---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021484                       # Number of seconds simulated
sim_ticks                                 21484337000                       # Number of ticks simulated
final_tick                               2757328146000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257432                       # Simulator instruction rate (inst/s)
host_op_rate                                   257432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15364539                       # Simulator tick rate (ticks/s)
host_mem_usage                                1404448                       # Number of bytes of host memory used
host_seconds                                  1398.31                       # Real time elapsed on the host
sim_insts                                   359968900                       # Number of instructions simulated
sim_ops                                     359968900                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst      1407360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        81968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      1517888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        86708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst    401883456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data     54086931                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      7552640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       642165                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst    187927424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data     48954549                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst    188167936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data     48789073                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst    202802688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data     51653811                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst    200497472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data     50789019                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu8.inst    192830720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu8.data     43297727                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu9.inst    183848320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu9.data     43024518                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst      8677120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       721917                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst      1734016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        96304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst      1666432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        93556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst      1756096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        91508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst      1740800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        94980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst      1716544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        93228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1928324938                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1407360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1517888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    401883456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      7552640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    187927424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    188167936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    202802688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    200497472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu8.inst    192830720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu9.inst    183848320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst      8677120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst      1734016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst      1666432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst      1756096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst      1740800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst      1716544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    1585726976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data        46792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data        45320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data      9421118                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data       158576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data      1772076                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data      1723848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data      1986312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data      1979344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu8.data      3018256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu9.data      2713112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu10.data       187128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu11.data        45924                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu12.data        45716                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu13.data        45876                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu14.data        45740                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu15.data        45828                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23280966                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst        21990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data        11343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst        23717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data        11841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst      6279429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data      6769161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst       118010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        81640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst      2936366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data      6121378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst      2940124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data      6100107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst      3168792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data      6458629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst      3132773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data      6351047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu8.inst      3012980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu8.data      5416035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu9.inst      2872630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu9.data      5381389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst       135580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data        92553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst        27094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data        14069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst        26038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data        13468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst        27439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data        12898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst        27200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data        13832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst        26821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data        13294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            67639683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data         6209                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data         5874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data      1180021                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data        20135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data       221883                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data       215845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data       248748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data       247914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu8.data       378417                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu9.data       340029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu10.data        23673                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu11.data         5955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu12.data         5926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu13.data         5947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu14.data         5930                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu15.data         5944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2918450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst     65506327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data      3815245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst     70650912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data      4035870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst  18705881219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data   2517505241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst    351541684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data     29889915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst   8747182843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data   2278615766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst   8758377603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data   2270913596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst   9439559992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data   2404254364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst   9332262476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data   2364002157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu8.inst   8975409388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu8.data   2015315949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu9.inst   8557318757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu9.data   2002599289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst    403881209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data     33602014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst     80710706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data      4482521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst     77564972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data      4354614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst     81738431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data      4259289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst     81026471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data      4420895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst     79897462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data      4339347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           89754919503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     65506327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     70650912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst  18705881219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    351541684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst   8747182843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst   8758377603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst   9439559992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst   9332262476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu8.inst   8975409388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu9.inst   8557318757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst    403881209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     80710706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     77564972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     81738431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     81026471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     79897462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      73808513430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data      2177959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data      2109444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data    438510995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data      7381005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data     82482229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data     80237431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data     92453958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data     92129629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu8.data    140486346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu9.data    126283255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu10.data      8709973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu11.data      2137557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu12.data      2127876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu13.data      2135323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu14.data      2128993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu15.data      2133089                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1083625061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst     65506327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data      5993203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst     70650912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data      6145314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst  18705881219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data   2956016236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst    351541684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data     37270920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst   8747182843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data   2361097994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst   8758377603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data   2351151027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst   9439559992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data   2496708323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst   9332262476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data   2456131786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu8.inst   8975409388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu8.data   2155802294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu9.inst   8557318757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu9.data   2128882544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst    403881209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data     42311988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst     80710706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data      6620079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst     77564972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data      6482490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst     81738431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data      6394612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst     81026471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data      6549888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst     79897462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data      6472436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          90838544564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    20764923750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       717340000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpufreq1700MHz.voltage_domain.voltage     0.920000                       # Voltage in Volts
system.cpufreq1700MHz.clock                       588                       # Clock period in ticks
system.cpufreq1100MHz.voltage_domain.voltage     0.800000                       # Voltage in Volts
system.cpufreq1100MHz.clock                       909                       # Clock period in ticks
system.cpufreq1200MHz.voltage_domain.voltage     0.800000                       # Voltage in Volts
system.cpufreq1200MHz.clock                       833                       # Clock period in ticks
system.cpufreq500MHz.voltage_domain.voltage     0.800000                       # Voltage in Volts
system.cpufreq500MHz.clock                       2000                       # Clock period in ticks
system.cpufreq1900MHz.voltage_domain.voltage     1.030000                       # Voltage in Volts
system.cpufreq1900MHz.clock                       526                       # Clock period in ticks
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.outstanding_req_hist::bucket_size            2                      
system.ruby.outstanding_req_hist::max_bucket           19                      
system.ruby.outstanding_req_hist::samples     70558283                      
system.ruby.outstanding_req_hist::mean       2.372415                      
system.ruby.outstanding_req_hist::gmean      2.086774                      
system.ruby.outstanding_req_hist::stdev      1.179505                      
system.ruby.outstanding_req_hist         |    18189126     25.78%     25.78% |    38698109     54.85%     80.62% |    13609544     19.29%     99.91% |       61257      0.09%    100.00% |         246      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total      70558283                      
system.ruby.latency_hist::bucket_size             512                      
system.ruby.latency_hist::max_bucket             5119                      
system.ruby.latency_hist::samples            70558270                      
system.ruby.latency_hist::mean               3.206230                      
system.ruby.latency_hist::gmean              3.022571                      
system.ruby.latency_hist::stdev              6.319798                      
system.ruby.latency_hist                 |    70557297    100.00%    100.00% |         548      0.00%    100.00% |         259      0.00%    100.00% |         104      0.00%    100.00% |          37      0.00%    100.00% |          15      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total              70558270                      
system.ruby.hit_latency_hist::bucket_size            1                      
system.ruby.hit_latency_hist::max_bucket            9                      
system.ruby.hit_latency_hist::samples        70400402                      
system.ruby.hit_latency_hist::mean           3.000036                      
system.ruby.hit_latency_hist::gmean          3.000031                      
system.ruby.hit_latency_hist::stdev          0.005998                      
system.ruby.hit_latency_hist             |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    70397869    100.00%    100.00% |        2533      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total          70400402                      
system.ruby.miss_latency_hist::bucket_size          512                      
system.ruby.miss_latency_hist::max_bucket         5119                      
system.ruby.miss_latency_hist::samples         157868                      
system.ruby.miss_latency_hist::mean         95.157416                      
system.ruby.miss_latency_hist::gmean        85.121075                      
system.ruby.miss_latency_hist::stdev        96.834749                      
system.ruby.miss_latency_hist            |      156895     99.38%     99.38% |         548      0.35%     99.73% |         259      0.16%     99.89% |         104      0.07%     99.96% |          37      0.02%     99.98% |          15      0.01%     99.99% |           6      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total           157868                      
system.ruby.l2_cntrl5.L2cache.demand_hits         6564                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses         2407                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses         8971                       # Number of cache demand accesses
system.ruby.l2_cntrl5.fully_busy_cycles            33                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.L2cache.demand_hits         6621                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses         2398                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses         9019                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits         7148                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses         2723                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses         9871                       # Number of cache demand accesses
system.ruby.l2_cntrl11.fully_busy_cycles          313                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.L2cache.demand_hits         6563                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses         2465                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses         9028                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits         6501                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses         2967                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses         9468                       # Number of cache demand accesses
system.ruby.l2_cntrl13.fully_busy_cycles          461                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.L2cache.demand_hits         7217                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses         2999                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        10216                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits         8228                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses         3577                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        11805                       # Number of cache demand accesses
system.ruby.l2_cntrl15.fully_busy_cycles         1423                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.L2cache.demand_hits         7009                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses         3058                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        10067                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits      6338342                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses         4925                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      6343267                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      2934713                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1654                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      2936367                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load        12092                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.sequencer.store_waiting_on_store        26836                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store        57323                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load       214358                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.fully_busy_cycles          6924                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      6311063                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses         4905                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      6315968                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      2938348                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1777                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      2940125                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.store_waiting_on_load        12126                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl5.sequencer.store_waiting_on_store        25239                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl5.sequencer.load_waiting_on_store        56925                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load       217598                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.fully_busy_cycles          6834                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      6697968                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses         9418                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      6707386                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      3166920                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1873                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      3168793                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.store_waiting_on_load        15905                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl6.sequencer.store_waiting_on_store        46573                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl6.sequencer.load_waiting_on_store        60323                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load       235107                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.fully_busy_cycles          6532                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits      6589882                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses         9086                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      6598968                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3130785                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1989                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3132774                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.store_waiting_on_load        17367                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl7.sequencer.store_waiting_on_store        48354                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store        60699                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load       242159                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.fully_busy_cycles          7783                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits        17289                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          263                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        17552                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        21767                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          224                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        21991                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load          108                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store         5680                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store          287                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load         4526                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.fully_busy_cycles           162                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits        17257                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          460                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses        17717                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits        23404                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses          314                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses        23718                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load           95                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store         4604                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store          184                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load         5052                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.fully_busy_cycles           251                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.L1Dcache.demand_hits      7885570                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        63626                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      7949196                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      6270242                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         9188                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      6279430                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load       279239                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.sequencer.store_waiting_on_store       436988                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store       117091                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load      1457634                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.fully_busy_cycles         28954                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits        99323                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses         2457                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       101780                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits       116982                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1029                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses       118011                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load          364                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.sequencer.store_waiting_on_store         9875                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store         2888                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load        25480                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.fully_busy_cycles           572                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.L2cache.demand_hits         8138                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses         3155                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        11293                       # Number of cache demand accesses
system.ruby.l2_cntrl1.fully_busy_cycles            43                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.L2cache.demand_hits         7081                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         2539                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses         9620                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits         7211                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses         3023                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        10234                       # Number of cache demand accesses
system.ruby.l2_cntrl3.fully_busy_cycles           675                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.L2cache.demand_hits         6579                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses         2235                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses         8814                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits      5777480                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        16984                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      5794464                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      3008926                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         4055                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      3012981                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load        20144                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.sequencer.store_waiting_on_store       122821                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl8.sequencer.load_waiting_on_store        60421                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load       297525                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.fully_busy_cycles          9496                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      5708651                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        12777                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      5721428                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      2869716                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2915                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      2872631                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load        13246                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.sequencer.store_waiting_on_store        91454                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store        62607                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load       258413                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.fully_busy_cycles          6108                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.L2cache.demand_hits         6860                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses         3452                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        10312                       # Number of cache demand accesses
system.ruby.l2_cntrl7.fully_busy_cycles           255                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.L2cache.demand_hits         7528                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses         2345                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses         9873                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits        19190                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          582                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses        19772                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits        26911                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses          290                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses        27201                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load          417                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.sequencer.store_waiting_on_store         4737                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store          346                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load         7174                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.fully_busy_cycles          249                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.L1Dcache.demand_hits        18694                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          553                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses        19247                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits        26529                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses          293                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses        26822                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load          126                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.sequencer.store_waiting_on_store         4924                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store          404                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load         6605                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.fully_busy_cycles          260                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits        18848                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          548                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses        19396                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits        25758                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses          281                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses        26039                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load          355                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.sequencer.store_waiting_on_store         4703                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store          197                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load         6861                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.fully_busy_cycles          244                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits        18301                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          550                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses        18851                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits        27155                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses          285                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses        27440                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load          414                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.sequencer.store_waiting_on_store         4905                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store          293                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load         6234                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.fully_busy_cycles          241                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits       113355                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses         2886                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       116241                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits       134762                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses          819                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses       135581                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.store_waiting_on_load         1882                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl10.sequencer.store_waiting_on_store        11790                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store         4194                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load        29608                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.fully_busy_cycles          597                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits        19471                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          567                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses        20038                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits        26800                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses          295                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses        27095                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load          187                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.sequencer.store_waiting_on_store         4893                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store          494                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load         7407                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.fully_busy_cycles          261                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.L2cache.demand_hits         6878                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses         2842                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses         9720                       # Number of cache demand accesses
system.ruby.l2_cntrl9.fully_busy_cycles            31                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.L2cache.demand_hits         6900                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses         2657                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses         9557                       # Number of cache demand accesses
system.ruby.l2_cntrl8.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl0.memBuffer.memReq          1519                       # Total number of memory requests
system.ruby.dir_cntrl0.memBuffer.memRead         1090                       # Number of memory reads
system.ruby.dir_cntrl0.memBuffer.memWrite          429                       # Number of memory writes
system.ruby.dir_cntrl0.memBuffer.memRefresh        25436                       # Number of memory refreshes
system.ruby.dir_cntrl0.memBuffer.memWaitCycles          113                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl0.memBuffer.totalStalls          113                       # Total number of stall cycles
system.ruby.dir_cntrl0.memBuffer.stallsPerReq     0.074391                       # Expected number of stall cycles per request
system.ruby.dir_cntrl0.memBuffer.memBankBusy           52                       # memory stalls due to busy bank
system.ruby.dir_cntrl0.memBuffer.memBusBusy           45                       # memory stalls due to busy bus
system.ruby.dir_cntrl0.memBuffer.memArbWait           16                       # memory stalls due to arbitration
system.ruby.dir_cntrl0.memBuffer.memBankCount |         209     13.76%     13.76% |           0      0.00%     13.76% |           0      0.00%     13.76% |           0      0.00%     13.76% |         186     12.24%     26.00% |           0      0.00%     26.00% |           0      0.00%     26.00% |           0      0.00%     26.00% |         182     11.98%     37.99% |           0      0.00%     37.99% |           0      0.00%     37.99% |           0      0.00%     37.99% |         181     11.92%     49.90% |           0      0.00%     49.90% |           0      0.00%     49.90% |           0      0.00%     49.90% |         188     12.38%     62.28% |           0      0.00%     62.28% |           0      0.00%     62.28% |           0      0.00%     62.28% |         188     12.38%     74.65% |           0      0.00%     74.65% |           0      0.00%     74.65% |           0      0.00%     74.65% |         187     12.31%     86.97% |           0      0.00%     86.97% |           0      0.00%     86.97% |           0      0.00%     86.97% |         198     13.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl0.memBuffer.memBankCount::total         1519                       # Number of accesses per bank
system.ruby.dir_cntrl1.memBuffer.memReq          1455                       # Total number of memory requests
system.ruby.dir_cntrl1.memBuffer.memRead         1096                       # Number of memory reads
system.ruby.dir_cntrl1.memBuffer.memWrite          359                       # Number of memory writes
system.ruby.dir_cntrl1.memBuffer.memRefresh        25012                       # Number of memory refreshes
system.ruby.dir_cntrl1.memBuffer.memWaitCycles          115                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl1.memBuffer.totalStalls          115                       # Total number of stall cycles
system.ruby.dir_cntrl1.memBuffer.stallsPerReq     0.079038                       # Expected number of stall cycles per request
system.ruby.dir_cntrl1.memBuffer.memBankBusy           70                       # memory stalls due to busy bank
system.ruby.dir_cntrl1.memBuffer.memBusBusy           38                       # memory stalls due to busy bus
system.ruby.dir_cntrl1.memBuffer.memArbWait            7                       # memory stalls due to arbitration
system.ruby.dir_cntrl1.memBuffer.memBankCount |         202     13.88%     13.88% |           0      0.00%     13.88% |           0      0.00%     13.88% |           0      0.00%     13.88% |         178     12.23%     26.12% |           0      0.00%     26.12% |           0      0.00%     26.12% |           0      0.00%     26.12% |         176     12.10%     38.21% |           0      0.00%     38.21% |           0      0.00%     38.21% |           0      0.00%     38.21% |         171     11.75%     49.97% |           0      0.00%     49.97% |           0      0.00%     49.97% |           0      0.00%     49.97% |         178     12.23%     62.20% |           0      0.00%     62.20% |           0      0.00%     62.20% |           0      0.00%     62.20% |         180     12.37%     74.57% |           0      0.00%     74.57% |           0      0.00%     74.57% |           0      0.00%     74.57% |         175     12.03%     86.60% |           0      0.00%     86.60% |           0      0.00%     86.60% |           0      0.00%     86.60% |         195     13.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl1.memBuffer.memBankCount::total         1455                       # Number of accesses per bank
system.ruby.dir_cntrl2.memBuffer.memReq          1439                       # Total number of memory requests
system.ruby.dir_cntrl2.memBuffer.memRead         1092                       # Number of memory reads
system.ruby.dir_cntrl2.memBuffer.memWrite          347                       # Number of memory writes
system.ruby.dir_cntrl2.memBuffer.memRefresh        24494                       # Number of memory refreshes
system.ruby.dir_cntrl2.memBuffer.memWaitCycles          132                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl2.memBuffer.totalStalls          132                       # Total number of stall cycles
system.ruby.dir_cntrl2.memBuffer.stallsPerReq     0.091730                       # Expected number of stall cycles per request
system.ruby.dir_cntrl2.memBuffer.memBankBusy           76                       # memory stalls due to busy bank
system.ruby.dir_cntrl2.memBuffer.memBusBusy           44                       # memory stalls due to busy bus
system.ruby.dir_cntrl2.memBuffer.memArbWait           12                       # memory stalls due to arbitration
system.ruby.dir_cntrl2.memBuffer.memBankCount |         205     14.25%     14.25% |           0      0.00%     14.25% |           0      0.00%     14.25% |           0      0.00%     14.25% |         170     11.81%     26.06% |           0      0.00%     26.06% |           0      0.00%     26.06% |           0      0.00%     26.06% |         170     11.81%     37.87% |           0      0.00%     37.87% |           0      0.00%     37.87% |           0      0.00%     37.87% |         178     12.37%     50.24% |           0      0.00%     50.24% |           0      0.00%     50.24% |           0      0.00%     50.24% |         175     12.16%     62.40% |           0      0.00%     62.40% |           0      0.00%     62.40% |           0      0.00%     62.40% |         177     12.30%     74.70% |           0      0.00%     74.70% |           0      0.00%     74.70% |           0      0.00%     74.70% |         174     12.09%     86.80% |           0      0.00%     86.80% |           0      0.00%     86.80% |           0      0.00%     86.80% |         190     13.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl2.memBuffer.memBankCount::total         1439                       # Number of accesses per bank
system.ruby.dir_cntrl3.memBuffer.memReq          1432                       # Total number of memory requests
system.ruby.dir_cntrl3.memBuffer.memRead         1077                       # Number of memory reads
system.ruby.dir_cntrl3.memBuffer.memWrite          355                       # Number of memory writes
system.ruby.dir_cntrl3.memBuffer.memRefresh        24592                       # Number of memory refreshes
system.ruby.dir_cntrl3.memBuffer.memWaitCycles          137                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl3.memBuffer.totalStalls          137                       # Total number of stall cycles
system.ruby.dir_cntrl3.memBuffer.stallsPerReq     0.095670                       # Expected number of stall cycles per request
system.ruby.dir_cntrl3.memBuffer.memBankBusy           47                       # memory stalls due to busy bank
system.ruby.dir_cntrl3.memBuffer.memBusBusy           66                       # memory stalls due to busy bus
system.ruby.dir_cntrl3.memBuffer.memDataBusBusy            1                       # memory stalls due to read read turnaround
system.ruby.dir_cntrl3.memBuffer.memArbWait           23                       # memory stalls due to arbitration
system.ruby.dir_cntrl3.memBuffer.memBankCount |         186     12.99%     12.99% |           0      0.00%     12.99% |           0      0.00%     12.99% |           0      0.00%     12.99% |         179     12.50%     25.49% |           0      0.00%     25.49% |           0      0.00%     25.49% |           0      0.00%     25.49% |         173     12.08%     37.57% |           0      0.00%     37.57% |           0      0.00%     37.57% |           0      0.00%     37.57% |         175     12.22%     49.79% |           0      0.00%     49.79% |           0      0.00%     49.79% |           0      0.00%     49.79% |         176     12.29%     62.08% |           0      0.00%     62.08% |           0      0.00%     62.08% |           0      0.00%     62.08% |         176     12.29%     74.37% |           0      0.00%     74.37% |           0      0.00%     74.37% |           0      0.00%     74.37% |         178     12.43%     86.80% |           0      0.00%     86.80% |           0      0.00%     86.80% |           0      0.00%     86.80% |         189     13.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl3.memBuffer.memBankCount::total         1432                       # Number of accesses per bank
system.ruby.dir_cntrl4.memBuffer.memReq          1416                       # Total number of memory requests
system.ruby.dir_cntrl4.memBuffer.memRead         1074                       # Number of memory reads
system.ruby.dir_cntrl4.memBuffer.memWrite          342                       # Number of memory writes
system.ruby.dir_cntrl4.memBuffer.memRefresh        24285                       # Number of memory refreshes
system.ruby.dir_cntrl4.memBuffer.memWaitCycles          110                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl4.memBuffer.totalStalls          110                       # Total number of stall cycles
system.ruby.dir_cntrl4.memBuffer.stallsPerReq     0.077684                       # Expected number of stall cycles per request
system.ruby.dir_cntrl4.memBuffer.memBankBusy           55                       # memory stalls due to busy bank
system.ruby.dir_cntrl4.memBuffer.memBusBusy           43                       # memory stalls due to busy bus
system.ruby.dir_cntrl4.memBuffer.memArbWait           12                       # memory stalls due to arbitration
system.ruby.dir_cntrl4.memBuffer.memBankCount |           0      0.00%      0.00% |         176     12.43%     12.43% |           0      0.00%     12.43% |           0      0.00%     12.43% |           0      0.00%     12.43% |         174     12.29%     24.72% |           0      0.00%     24.72% |           0      0.00%     24.72% |           0      0.00%     24.72% |         172     12.15%     36.86% |           0      0.00%     36.86% |           0      0.00%     36.86% |           0      0.00%     36.86% |         177     12.50%     49.36% |           0      0.00%     49.36% |           0      0.00%     49.36% |           0      0.00%     49.36% |         175     12.36%     61.72% |           0      0.00%     61.72% |           0      0.00%     61.72% |           0      0.00%     61.72% |         179     12.64%     74.36% |           0      0.00%     74.36% |           0      0.00%     74.36% |           0      0.00%     74.36% |         182     12.85%     87.22% |           0      0.00%     87.22% |           0      0.00%     87.22% |           0      0.00%     87.22% |         181     12.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl4.memBuffer.memBankCount::total         1416                       # Number of accesses per bank
system.ruby.dir_cntrl5.memBuffer.memReq          1416                       # Total number of memory requests
system.ruby.dir_cntrl5.memBuffer.memRead         1073                       # Number of memory reads
system.ruby.dir_cntrl5.memBuffer.memWrite          343                       # Number of memory writes
system.ruby.dir_cntrl5.memBuffer.memRefresh        24349                       # Number of memory refreshes
system.ruby.dir_cntrl5.memBuffer.memWaitCycles          136                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl5.memBuffer.totalStalls          136                       # Total number of stall cycles
system.ruby.dir_cntrl5.memBuffer.stallsPerReq     0.096045                       # Expected number of stall cycles per request
system.ruby.dir_cntrl5.memBuffer.memBankBusy          100                       # memory stalls due to busy bank
system.ruby.dir_cntrl5.memBuffer.memBusBusy           30                       # memory stalls due to busy bus
system.ruby.dir_cntrl5.memBuffer.memArbWait            6                       # memory stalls due to arbitration
system.ruby.dir_cntrl5.memBuffer.memBankCount |           0      0.00%      0.00% |         177     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |         179     12.64%     25.14% |           0      0.00%     25.14% |           0      0.00%     25.14% |           0      0.00%     25.14% |         171     12.08%     37.22% |           0      0.00%     37.22% |           0      0.00%     37.22% |           0      0.00%     37.22% |         176     12.43%     49.65% |           0      0.00%     49.65% |           0      0.00%     49.65% |           0      0.00%     49.65% |         171     12.08%     61.72% |           0      0.00%     61.72% |           0      0.00%     61.72% |           0      0.00%     61.72% |         174     12.29%     74.01% |           0      0.00%     74.01% |           0      0.00%     74.01% |           0      0.00%     74.01% |         176     12.43%     86.44% |           0      0.00%     86.44% |           0      0.00%     86.44% |           0      0.00%     86.44% |         192     13.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl5.memBuffer.memBankCount::total         1416                       # Number of accesses per bank
system.ruby.dir_cntrl6.memBuffer.memReq          1438                       # Total number of memory requests
system.ruby.dir_cntrl6.memBuffer.memRead         1078                       # Number of memory reads
system.ruby.dir_cntrl6.memBuffer.memWrite          360                       # Number of memory writes
system.ruby.dir_cntrl6.memBuffer.memRefresh        24507                       # Number of memory refreshes
system.ruby.dir_cntrl6.memBuffer.memWaitCycles           76                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl6.memBuffer.totalStalls           76                       # Total number of stall cycles
system.ruby.dir_cntrl6.memBuffer.stallsPerReq     0.052851                       # Expected number of stall cycles per request
system.ruby.dir_cntrl6.memBuffer.memBankBusy           33                       # memory stalls due to busy bank
system.ruby.dir_cntrl6.memBuffer.memBusBusy           34                       # memory stalls due to busy bus
system.ruby.dir_cntrl6.memBuffer.memArbWait            9                       # memory stalls due to arbitration
system.ruby.dir_cntrl6.memBuffer.memBankCount |           0      0.00%      0.00% |         175     12.17%     12.17% |           0      0.00%     12.17% |           0      0.00%     12.17% |           0      0.00%     12.17% |         183     12.73%     24.90% |           0      0.00%     24.90% |           0      0.00%     24.90% |           0      0.00%     24.90% |         171     11.89%     36.79% |           0      0.00%     36.79% |           0      0.00%     36.79% |           0      0.00%     36.79% |         178     12.38%     49.17% |           0      0.00%     49.17% |           0      0.00%     49.17% |           0      0.00%     49.17% |         175     12.17%     61.34% |           0      0.00%     61.34% |           0      0.00%     61.34% |           0      0.00%     61.34% |         175     12.17%     73.50% |           0      0.00%     73.50% |           0      0.00%     73.50% |           0      0.00%     73.50% |         188     13.07%     86.58% |           0      0.00%     86.58% |           0      0.00%     86.58% |           0      0.00%     86.58% |         193     13.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl6.memBuffer.memBankCount::total         1438                       # Number of accesses per bank
system.ruby.dir_cntrl7.memBuffer.memReq          1437                       # Total number of memory requests
system.ruby.dir_cntrl7.memBuffer.memRead         1081                       # Number of memory reads
system.ruby.dir_cntrl7.memBuffer.memWrite          356                       # Number of memory writes
system.ruby.dir_cntrl7.memBuffer.memRefresh        24517                       # Number of memory refreshes
system.ruby.dir_cntrl7.memBuffer.memWaitCycles          122                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl7.memBuffer.totalStalls          122                       # Total number of stall cycles
system.ruby.dir_cntrl7.memBuffer.stallsPerReq     0.084899                       # Expected number of stall cycles per request
system.ruby.dir_cntrl7.memBuffer.memBankBusy           69                       # memory stalls due to busy bank
system.ruby.dir_cntrl7.memBuffer.memBusBusy           45                       # memory stalls due to busy bus
system.ruby.dir_cntrl7.memBuffer.memArbWait            8                       # memory stalls due to arbitration
system.ruby.dir_cntrl7.memBuffer.memBankCount |           0      0.00%      0.00% |         177     12.32%     12.32% |           0      0.00%     12.32% |           0      0.00%     12.32% |           0      0.00%     12.32% |         187     13.01%     25.33% |           0      0.00%     25.33% |           0      0.00%     25.33% |           0      0.00%     25.33% |         172     11.97%     37.30% |           0      0.00%     37.30% |           0      0.00%     37.30% |           0      0.00%     37.30% |         178     12.39%     49.69% |           0      0.00%     49.69% |           0      0.00%     49.69% |           0      0.00%     49.69% |         172     11.97%     61.66% |           0      0.00%     61.66% |           0      0.00%     61.66% |           0      0.00%     61.66% |         178     12.39%     74.04% |           0      0.00%     74.04% |           0      0.00%     74.04% |           0      0.00%     74.04% |         184     12.80%     86.85% |           0      0.00%     86.85% |           0      0.00%     86.85% |           0      0.00%     86.85% |         189     13.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl7.memBuffer.memBankCount::total         1437                       # Number of accesses per bank
system.ruby.dir_cntrl8.memBuffer.memReq          1422                       # Total number of memory requests
system.ruby.dir_cntrl8.memBuffer.memRead         1083                       # Number of memory reads
system.ruby.dir_cntrl8.memBuffer.memWrite          339                       # Number of memory writes
system.ruby.dir_cntrl8.memBuffer.memRefresh        24519                       # Number of memory refreshes
system.ruby.dir_cntrl8.memBuffer.memWaitCycles          161                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl8.memBuffer.totalStalls          161                       # Total number of stall cycles
system.ruby.dir_cntrl8.memBuffer.stallsPerReq     0.113221                       # Expected number of stall cycles per request
system.ruby.dir_cntrl8.memBuffer.memBankBusy          100                       # memory stalls due to busy bank
system.ruby.dir_cntrl8.memBuffer.memBusBusy           44                       # memory stalls due to busy bus
system.ruby.dir_cntrl8.memBuffer.memArbWait           17                       # memory stalls due to arbitration
system.ruby.dir_cntrl8.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |         170     11.95%     11.95% |           0      0.00%     11.95% |           0      0.00%     11.95% |           0      0.00%     11.95% |         182     12.80%     24.75% |           0      0.00%     24.75% |           0      0.00%     24.75% |           0      0.00%     24.75% |         174     12.24%     36.99% |           0      0.00%     36.99% |           0      0.00%     36.99% |           0      0.00%     36.99% |         173     12.17%     49.16% |           0      0.00%     49.16% |           0      0.00%     49.16% |           0      0.00%     49.16% |         174     12.24%     61.39% |           0      0.00%     61.39% |           0      0.00%     61.39% |           0      0.00%     61.39% |         175     12.31%     73.70% |           0      0.00%     73.70% |           0      0.00%     73.70% |           0      0.00%     73.70% |         185     13.01%     86.71% |           0      0.00%     86.71% |           0      0.00%     86.71% |           0      0.00%     86.71% |         189     13.29%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl8.memBuffer.memBankCount::total         1422                       # Number of accesses per bank
system.ruby.dir_cntrl9.memBuffer.memReq          1428                       # Total number of memory requests
system.ruby.dir_cntrl9.memBuffer.memRead         1088                       # Number of memory reads
system.ruby.dir_cntrl9.memBuffer.memWrite          340                       # Number of memory writes
system.ruby.dir_cntrl9.memBuffer.memRefresh        24791                       # Number of memory refreshes
system.ruby.dir_cntrl9.memBuffer.memWaitCycles          144                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl9.memBuffer.memInputQ            1                       # Delay in the input queue
system.ruby.dir_cntrl9.memBuffer.totalStalls          145                       # Total number of stall cycles
system.ruby.dir_cntrl9.memBuffer.stallsPerReq     0.101541                       # Expected number of stall cycles per request
system.ruby.dir_cntrl9.memBuffer.memBankBusy           89                       # memory stalls due to busy bank
system.ruby.dir_cntrl9.memBuffer.memBusBusy           45                       # memory stalls due to busy bus
system.ruby.dir_cntrl9.memBuffer.memArbWait           10                       # memory stalls due to arbitration
system.ruby.dir_cntrl9.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |         170     11.90%     11.90% |           0      0.00%     11.90% |           0      0.00%     11.90% |           0      0.00%     11.90% |         177     12.39%     24.30% |           0      0.00%     24.30% |           0      0.00%     24.30% |           0      0.00%     24.30% |         183     12.82%     37.11% |           0      0.00%     37.11% |           0      0.00%     37.11% |           0      0.00%     37.11% |         171     11.97%     49.09% |           0      0.00%     49.09% |           0      0.00%     49.09% |           0      0.00%     49.09% |         171     11.97%     61.06% |           0      0.00%     61.06% |           0      0.00%     61.06% |           0      0.00%     61.06% |         174     12.18%     73.25% |           0      0.00%     73.25% |           0      0.00%     73.25% |           0      0.00%     73.25% |         193     13.52%     86.76% |           0      0.00%     86.76% |           0      0.00%     86.76% |           0      0.00%     86.76% |         189     13.24%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl9.memBuffer.memBankCount::total         1428                       # Number of accesses per bank
system.ruby.dir_cntrl10.memBuffer.memReq         1430                       # Total number of memory requests
system.ruby.dir_cntrl10.memBuffer.memRead         1089                       # Number of memory reads
system.ruby.dir_cntrl10.memBuffer.memWrite          341                       # Number of memory writes
system.ruby.dir_cntrl10.memBuffer.memRefresh        24749                       # Number of memory refreshes
system.ruby.dir_cntrl10.memBuffer.memWaitCycles           98                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl10.memBuffer.totalStalls           98                       # Total number of stall cycles
system.ruby.dir_cntrl10.memBuffer.stallsPerReq     0.068531                       # Expected number of stall cycles per request
system.ruby.dir_cntrl10.memBuffer.memBankBusy           49                       # memory stalls due to busy bank
system.ruby.dir_cntrl10.memBuffer.memBusBusy           38                       # memory stalls due to busy bus
system.ruby.dir_cntrl10.memBuffer.memArbWait           11                       # memory stalls due to arbitration
system.ruby.dir_cntrl10.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |         166     11.61%     11.61% |           0      0.00%     11.61% |           0      0.00%     11.61% |           0      0.00%     11.61% |         177     12.38%     23.99% |           0      0.00%     23.99% |           0      0.00%     23.99% |           0      0.00%     23.99% |         186     13.01%     36.99% |           0      0.00%     36.99% |           0      0.00%     36.99% |           0      0.00%     36.99% |         175     12.24%     49.23% |           0      0.00%     49.23% |           0      0.00%     49.23% |           0      0.00%     49.23% |         169     11.82%     61.05% |           0      0.00%     61.05% |           0      0.00%     61.05% |           0      0.00%     61.05% |         172     12.03%     73.08% |           0      0.00%     73.08% |           0      0.00%     73.08% |           0      0.00%     73.08% |         195     13.64%     86.71% |           0      0.00%     86.71% |           0      0.00%     86.71% |           0      0.00%     86.71% |         190     13.29%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl10.memBuffer.memBankCount::total         1430                       # Number of accesses per bank
system.ruby.dir_cntrl11.memBuffer.memReq         1427                       # Total number of memory requests
system.ruby.dir_cntrl11.memBuffer.memRead         1087                       # Number of memory reads
system.ruby.dir_cntrl11.memBuffer.memWrite          340                       # Number of memory writes
system.ruby.dir_cntrl11.memBuffer.memRefresh        24644                       # Number of memory refreshes
system.ruby.dir_cntrl11.memBuffer.memWaitCycles          151                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl11.memBuffer.totalStalls          151                       # Total number of stall cycles
system.ruby.dir_cntrl11.memBuffer.stallsPerReq     0.105816                       # Expected number of stall cycles per request
system.ruby.dir_cntrl11.memBuffer.memBankBusy           87                       # memory stalls due to busy bank
system.ruby.dir_cntrl11.memBuffer.memBusBusy           47                       # memory stalls due to busy bus
system.ruby.dir_cntrl11.memBuffer.memArbWait           17                       # memory stalls due to arbitration
system.ruby.dir_cntrl11.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |         169     11.84%     11.84% |           0      0.00%     11.84% |           0      0.00%     11.84% |           0      0.00%     11.84% |         175     12.26%     24.11% |           0      0.00%     24.11% |           0      0.00%     24.11% |           0      0.00%     24.11% |         181     12.68%     36.79% |           0      0.00%     36.79% |           0      0.00%     36.79% |           0      0.00%     36.79% |         171     11.98%     48.77% |           0      0.00%     48.77% |           0      0.00%     48.77% |           0      0.00%     48.77% |         173     12.12%     60.90% |           0      0.00%     60.90% |           0      0.00%     60.90% |           0      0.00%     60.90% |         179     12.54%     73.44% |           0      0.00%     73.44% |           0      0.00%     73.44% |           0      0.00%     73.44% |         195     13.67%     87.11% |           0      0.00%     87.11% |           0      0.00%     87.11% |           0      0.00%     87.11% |         184     12.89%    100.00% |           0      0.00%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl11.memBuffer.memBankCount::total         1427                       # Number of accesses per bank
system.ruby.dir_cntrl12.memBuffer.memReq         1432                       # Total number of memory requests
system.ruby.dir_cntrl12.memBuffer.memRead         1090                       # Number of memory reads
system.ruby.dir_cntrl12.memBuffer.memWrite          342                       # Number of memory writes
system.ruby.dir_cntrl12.memBuffer.memRefresh        24749                       # Number of memory refreshes
system.ruby.dir_cntrl12.memBuffer.memWaitCycles          177                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl12.memBuffer.totalStalls          177                       # Total number of stall cycles
system.ruby.dir_cntrl12.memBuffer.stallsPerReq     0.123603                       # Expected number of stall cycles per request
system.ruby.dir_cntrl12.memBuffer.memBankBusy          117                       # memory stalls due to busy bank
system.ruby.dir_cntrl12.memBuffer.memBusBusy           42                       # memory stalls due to busy bus
system.ruby.dir_cntrl12.memBuffer.memArbWait           18                       # memory stalls due to arbitration
system.ruby.dir_cntrl12.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         166     11.59%     11.59% |           0      0.00%     11.59% |           0      0.00%     11.59% |           0      0.00%     11.59% |         179     12.50%     24.09% |           0      0.00%     24.09% |           0      0.00%     24.09% |           0      0.00%     24.09% |         183     12.78%     36.87% |           0      0.00%     36.87% |           0      0.00%     36.87% |           0      0.00%     36.87% |         178     12.43%     49.30% |           0      0.00%     49.30% |           0      0.00%     49.30% |           0      0.00%     49.30% |         172     12.01%     61.31% |           0      0.00%     61.31% |           0      0.00%     61.31% |           0      0.00%     61.31% |         170     11.87%     73.18% |           0      0.00%     73.18% |           0      0.00%     73.18% |           0      0.00%     73.18% |         196     13.69%     86.87% |           0      0.00%     86.87% |           0      0.00%     86.87% |           0      0.00%     86.87% |         188     13.13%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl12.memBuffer.memBankCount::total         1432                       # Number of accesses per bank
system.ruby.dir_cntrl13.memBuffer.memReq         1440                       # Total number of memory requests
system.ruby.dir_cntrl13.memBuffer.memRead         1088                       # Number of memory reads
system.ruby.dir_cntrl13.memBuffer.memWrite          352                       # Number of memory writes
system.ruby.dir_cntrl13.memBuffer.memRefresh        24926                       # Number of memory refreshes
system.ruby.dir_cntrl13.memBuffer.memWaitCycles           99                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl13.memBuffer.totalStalls           99                       # Total number of stall cycles
system.ruby.dir_cntrl13.memBuffer.stallsPerReq     0.068750                       # Expected number of stall cycles per request
system.ruby.dir_cntrl13.memBuffer.memBankBusy           55                       # memory stalls due to busy bank
system.ruby.dir_cntrl13.memBuffer.memBusBusy           35                       # memory stalls due to busy bus
system.ruby.dir_cntrl13.memBuffer.memArbWait            9                       # memory stalls due to arbitration
system.ruby.dir_cntrl13.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         175     12.15%     12.15% |           0      0.00%     12.15% |           0      0.00%     12.15% |           0      0.00%     12.15% |         179     12.43%     24.58% |           0      0.00%     24.58% |           0      0.00%     24.58% |           0      0.00%     24.58% |         181     12.57%     37.15% |           0      0.00%     37.15% |           0      0.00%     37.15% |           0      0.00%     37.15% |         172     11.94%     49.10% |           0      0.00%     49.10% |           0      0.00%     49.10% |           0      0.00%     49.10% |         167     11.60%     60.69% |           0      0.00%     60.69% |           0      0.00%     60.69% |           0      0.00%     60.69% |         177     12.29%     72.99% |           0      0.00%     72.99% |           0      0.00%     72.99% |           0      0.00%     72.99% |         189     13.12%     86.11% |           0      0.00%     86.11% |           0      0.00%     86.11% |           0      0.00%     86.11% |         200     13.89%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl13.memBuffer.memBankCount::total         1440                       # Number of accesses per bank
system.ruby.dir_cntrl14.memBuffer.memReq         1442                       # Total number of memory requests
system.ruby.dir_cntrl14.memBuffer.memRead         1088                       # Number of memory reads
system.ruby.dir_cntrl14.memBuffer.memWrite          354                       # Number of memory writes
system.ruby.dir_cntrl14.memBuffer.memRefresh        24998                       # Number of memory refreshes
system.ruby.dir_cntrl14.memBuffer.memWaitCycles           81                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl14.memBuffer.totalStalls           81                       # Total number of stall cycles
system.ruby.dir_cntrl14.memBuffer.stallsPerReq     0.056172                       # Expected number of stall cycles per request
system.ruby.dir_cntrl14.memBuffer.memBankBusy           24                       # memory stalls due to busy bank
system.ruby.dir_cntrl14.memBuffer.memBusBusy           45                       # memory stalls due to busy bus
system.ruby.dir_cntrl14.memBuffer.memArbWait           12                       # memory stalls due to arbitration
system.ruby.dir_cntrl14.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         175     12.14%     12.14% |           0      0.00%     12.14% |           0      0.00%     12.14% |           0      0.00%     12.14% |         182     12.62%     24.76% |           0      0.00%     24.76% |           0      0.00%     24.76% |           0      0.00%     24.76% |         172     11.93%     36.69% |           0      0.00%     36.69% |           0      0.00%     36.69% |           0      0.00%     36.69% |         180     12.48%     49.17% |           0      0.00%     49.17% |           0      0.00%     49.17% |           0      0.00%     49.17% |         174     12.07%     61.23% |           0      0.00%     61.23% |           0      0.00%     61.23% |           0      0.00%     61.23% |         170     11.79%     73.02% |           0      0.00%     73.02% |           0      0.00%     73.02% |           0      0.00%     73.02% |         193     13.38%     86.41% |           0      0.00%     86.41% |           0      0.00%     86.41% |           0      0.00%     86.41% |         196     13.59%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl14.memBuffer.memBankCount::total         1442                       # Number of accesses per bank
system.ruby.dir_cntrl15.memBuffer.memReq         1444                       # Total number of memory requests
system.ruby.dir_cntrl15.memBuffer.memRead         1084                       # Number of memory reads
system.ruby.dir_cntrl15.memBuffer.memWrite          360                       # Number of memory writes
system.ruby.dir_cntrl15.memBuffer.memRefresh        24984                       # Number of memory refreshes
system.ruby.dir_cntrl15.memBuffer.memWaitCycles          115                       # Delay stalled at the head of the bank queue
system.ruby.dir_cntrl15.memBuffer.totalStalls          115                       # Total number of stall cycles
system.ruby.dir_cntrl15.memBuffer.stallsPerReq     0.079640                       # Expected number of stall cycles per request
system.ruby.dir_cntrl15.memBuffer.memBankBusy           55                       # memory stalls due to busy bank
system.ruby.dir_cntrl15.memBuffer.memBusBusy           48                       # memory stalls due to busy bus
system.ruby.dir_cntrl15.memBuffer.memArbWait           12                       # memory stalls due to arbitration
system.ruby.dir_cntrl15.memBuffer.memBankCount |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         179     12.40%     12.40% |           0      0.00%     12.40% |           0      0.00%     12.40% |           0      0.00%     12.40% |         183     12.67%     25.07% |           0      0.00%     25.07% |           0      0.00%     25.07% |           0      0.00%     25.07% |         178     12.33%     37.40% |           0      0.00%     37.40% |           0      0.00%     37.40% |           0      0.00%     37.40% |         177     12.26%     49.65% |           0      0.00%     49.65% |           0      0.00%     49.65% |           0      0.00%     49.65% |         166     11.50%     61.15% |           0      0.00%     61.15% |           0      0.00%     61.15% |           0      0.00%     61.15% |         173     11.98%     73.13% |           0      0.00%     73.13% |           0      0.00%     73.13% |           0      0.00%     73.13% |         190     13.16%     86.29% |           0      0.00%     86.29% |           0      0.00%     86.29% |           0      0.00%     86.29% |         198     13.71%    100.00% # Number of accesses per bank
system.ruby.dir_cntrl15.memBuffer.memBankCount::total         1444                       # Number of accesses per bank
system.ruby.network.flits_received       |      480120     21.67%     21.67% |       56774      2.56%     24.23% |     1678995     75.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total      2215889                      
system.ruby.network.flits_injected       |      480120     21.67%     21.67% |       56774      2.56%     24.23% |     1678995     75.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total      2215889                      
system.ruby.network.network_latency      |     9313308                       |      397909                       |    48592893                       |           0                       |           0                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.queueing_latency     |      977381                       |      192380                       |     3282840                       |           0                       |           0                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.average_vnet_latency |   19.397876                       |    7.008648                       |   28.941654                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_vqueue_latency |    2.035701                       |    3.388523                       |    1.955241                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_network_latency    26.311837                      
system.ruby.network.average_queueing_latency     2.009397                      
system.ruby.network.average_latency         28.321234                      
system.ruby.network.link_dynamic_power       0.035501                      
system.ruby.network.link_static_power               0                      
system.ruby.network.link_total_power         0.035501                      
system.ruby.network.router_dynamic_power     1.093861                      
system.ruby.network.router_static_power      1.604806                      
system.ruby.network.clk_power                0.587059                      
system.ruby.network.router_total_power       3.285726                      
system.ruby.network.avg_link_utilization     8.728359                      
system.ruby.network.avg_vc_load          |    0.500854      5.74%      5.74% |    0.501213      5.74%     11.48% |    0.500625      5.74%     17.22% |    0.500195      5.73%     22.95% |    0.015479      0.18%     23.12% |    0.015483      0.18%     23.30% |    0.015481      0.18%     23.48% |    0.015480      0.18%     23.66% |    1.654461     18.96%     42.61% |    1.679868     19.25%     61.86% |    1.651964     18.93%     80.78% |    1.677256     19.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       8.728359                      
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpufreq1600MHz.voltage_domain.voltage     0.880000                       # Voltage in Volts
system.cpufreq1600MHz.clock                       625                       # Clock period in ticks
system.cpufreq1400MHz.voltage_domain.voltage     0.800000                       # Voltage in Volts
system.cpufreq1400MHz.clock                       714                       # Clock period in ticks
system.cpufreq800MHz.voltage_domain.voltage     0.800000                       # Voltage in Volts
system.cpufreq800MHz.clock                       1250                       # Clock period in ticks
system.cpufreq2GHz.voltage_domain.voltage     1.100000                       # Voltage in Volts
system.cpufreq2GHz.clock                          500                       # Clock period in ticks
system.cpufreq1300MHz.voltage_domain.voltage     0.800000                       # Voltage in Volts
system.cpufreq1300MHz.clock                       769                       # Clock period in ticks
system.cpufreq1800MHz.voltage_domain.voltage     0.950000                       # Voltage in Volts
system.cpufreq1800MHz.clock                       556                       # Clock period in ticks
system.cpufreq1GHz.voltage_domain.voltage     0.800000                       # Voltage in Volts
system.cpufreq1GHz.clock                         1000                       # Clock period in ticks
system.cpufreq1500MHz.voltage_domain.voltage     0.820000                       # Voltage in Volts
system.cpufreq1500MHz.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.branchPred.lookups           24524                       # Number of BP lookups
system.cpu0.branchPred.condPredicted        17461                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect          225                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups        10424                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits            9158                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct     87.854950                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS            3725                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect           39                       # Number of incorrect RAS predictions.
system.cpu0.dtb.fetch_hits                   0                       # ITB hits
system.cpu0.dtb.fetch_misses                 0                       # ITB misses
system.cpu0.dtb.fetch_acv                    0                       # ITB acv
system.cpu0.dtb.fetch_accesses               0                       # ITB accesses
system.cpu0.dtb.read_hits                26429                       # DTB read hits
system.cpu0.dtb.read_misses                  6                       # DTB read misses
system.cpu0.dtb.read_acv                     0                       # DTB read access violations
system.cpu0.dtb.read_accesses                6                       # DTB read accesses
system.cpu0.dtb.write_hits                6745                       # DTB write hits
system.cpu0.dtb.write_misses                 0                       # DTB write misses
system.cpu0.dtb.write_acv                    0                       # DTB write access violations
system.cpu0.dtb.write_accesses               0                       # DTB write accesses
system.cpu0.dtb.data_hits                33174                       # DTB hits
system.cpu0.dtb.data_misses                  6                       # DTB misses
system.cpu0.dtb.data_acv                     0                       # DTB access violations
system.cpu0.dtb.data_accesses                6                       # DTB accesses
system.cpu0.itb.fetch_hits                2454                       # ITB hits
system.cpu0.itb.fetch_misses                 0                       # ITB misses
system.cpu0.itb.fetch_acv                    0                       # ITB acv
system.cpu0.itb.fetch_accesses            2454                       # ITB accesses
system.cpu0.itb.read_hits                    0                       # DTB read hits
system.cpu0.itb.read_misses                  0                       # DTB read misses
system.cpu0.itb.read_acv                     0                       # DTB read access violations
system.cpu0.itb.read_accesses                0                       # DTB read accesses
system.cpu0.itb.write_hits                   0                       # DTB write hits
system.cpu0.itb.write_misses                 0                       # DTB write misses
system.cpu0.itb.write_acv                    0                       # DTB write access violations
system.cpu0.itb.write_accesses               0                       # DTB write accesses
system.cpu0.itb.data_hits                    0                       # DTB hits
system.cpu0.itb.data_misses                  0                       # DTB misses
system.cpu0.itb.data_acv                     0                       # DTB access violations
system.cpu0.itb.data_accesses                0                       # DTB accesses
system.cpu0.numCycles                   183383                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles        66838                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                 116187                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches               24524                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches        12883                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                 24560                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles           12986                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.BlockedCycles          56712                       # Number of cycles fetch has spent blocked
system.cpu0.fetch.MiscStallCycles         3495                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu0.fetch.PendingQuiesceStallCycles          736                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles         2459                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines             22083                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes          4610                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples       162037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean      0.717040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev     1.971520                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0           137477     84.84%     84.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1             2095      1.29%     86.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2             4819      2.97%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3             3246      2.00%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4             3111      1.92%     93.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5             1328      0.82%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6             1451      0.90%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7             1154      0.71%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8             7356      4.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total       162037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate          0.133731                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                0.633576                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles            73088                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles         58061                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles             23525                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles           152                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles           7209                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved         1474                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred            25                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts         112844                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts           157                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles           7209                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles            76227                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles             765                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        54246                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles             20556                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles          3033                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts          96556                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents             1                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.LSQFullEvents           111                       # Number of times rename has blocked due to LSQ full
system.cpu0.rename.RenamedOperands        69630                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups        111397                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       111358                       # Number of integer rename lookups
system.cpu0.rename.CommittedMaps         33706                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps            35924                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts         3525                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          537                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts             12222                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads        28009                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores         7967                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         2138                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          747                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded              77426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded         4579                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued             69807                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            7                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        35342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        28007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         3352                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       162037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean     0.430809                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev     1.067952                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0       128814     79.50%     79.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1        16754     10.34%     89.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2         6657      4.11%     93.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3         3704      2.29%     96.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4         3122      1.93%     98.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5         1886      1.16%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6         1012      0.62%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           67      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           21      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       162037                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               1      0.04%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead           2059     79.74%     79.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite           522     20.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu         33116     47.44%     47.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult          176      0.25%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv             0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead        27584     39.51%     87.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite         6901      9.89%     97.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess         2030      2.91%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total          69807                       # Type of FU issued
system.cpu0.iq.rate                   0.380662                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                2582                       # FU busy when requested
system.cpu0.iq.fu_busy_rate           0.036988                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads       304240                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes       117347                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        53838                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses          72389                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          458                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        17204                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1680                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        20400                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles           7209                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles             416                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles            22                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts        82408                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts        12255                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts         28009                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts         7967                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts         4071                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          611                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts          693                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts         68777                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts         26435                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         1030                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                     0                       # number of swp insts executed
system.cpu0.iew.exec_nop                   403                       # number of nop insts executed
system.cpu0.iew.exec_refs                33219                       # number of memory reference insts executed
system.cpu0.iew.exec_branches             7870                       # Number of branches executed
system.cpu0.iew.exec_stores               6784                       # Number of stores executed
system.cpu0.iew.exec_rate             0.375046                       # Inst execution rate
system.cpu0.iew.wb_sent                  53914                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                 53838                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers             21182                       # num instructions producing a value
system.cpu0.iew.wb_consumers             27417                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate               0.293582                       # insts written-back per cycle
system.cpu0.iew.wb_fanout             0.772586                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        35057                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         1227                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts          664                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       154828                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.302032                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.969142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       131512     84.94%     84.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        13769      8.89%     93.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3974      2.57%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2369      1.53%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1220      0.79%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          586      0.38%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          370      0.24%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          315      0.20%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          713      0.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       154828                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts        46763                       # Number of instructions committed
system.cpu0.commit.committedOps          46763                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                  17092                       # Number of memory references committed
system.cpu0.commit.loads                 10805                       # Number of loads committed
system.cpu0.commit.membars                 435                       # Number of memory barriers committed
system.cpu0.commit.branches               6211                       # Number of branches committed
system.cpu0.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts             44643                       # Number of committed integer instructions.
system.cpu0.commit.function_calls         1059                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          232      0.50%      0.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        26776     57.26%     57.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          154      0.33%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        11240     24.04%     82.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         6331     13.54%     95.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess         2030      4.34%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        46763                       # Class of committed instruction
system.cpu0.commit.bw_lim_events           713                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads               235388                       # The number of ROB reads
system.cpu0.rob.rob_writes              170809                       # The number of ROB writes
system.cpu0.timesIdled                     273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                   21346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles             42787183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts               46531                       # Number of Instructions Simulated
system.cpu0.committedOps                 46531                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                       3.941093                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                 3.941093                       # CPI: Total CPI of All Threads
system.cpu0.ipc                       0.253737                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                 0.253737                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads            81286                       # number of integer regfile reads
system.cpu0.int_regfile_writes           39060                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                32                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               32                       # number of floating regfile writes
system.cpu0.misc_regfile_reads            2816                       # number of misc regfile reads
system.cpu0.misc_regfile_writes           1534                       # number of misc regfile writes
system.cpu1.branchPred.lookups           25097                       # Number of BP lookups
system.cpu1.branchPred.condPredicted        18413                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          377                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups        15172                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits           10125                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct     66.734775                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS            2954                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect           45                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                   0                       # ITB hits
system.cpu1.dtb.fetch_misses                 0                       # ITB misses
system.cpu1.dtb.fetch_acv                    0                       # ITB acv
system.cpu1.dtb.fetch_accesses               0                       # ITB accesses
system.cpu1.dtb.read_hits                25193                       # DTB read hits
system.cpu1.dtb.read_misses                  2                       # DTB read misses
system.cpu1.dtb.read_acv                     0                       # DTB read access violations
system.cpu1.dtb.read_accesses                2                       # DTB read accesses
system.cpu1.dtb.write_hits                6354                       # DTB write hits
system.cpu1.dtb.write_misses                 0                       # DTB write misses
system.cpu1.dtb.write_acv                    0                       # DTB write access violations
system.cpu1.dtb.write_accesses               0                       # DTB write accesses
system.cpu1.dtb.data_hits                31547                       # DTB hits
system.cpu1.dtb.data_misses                  2                       # DTB misses
system.cpu1.dtb.data_acv                     0                       # DTB access violations
system.cpu1.dtb.data_accesses                2                       # DTB accesses
system.cpu1.itb.fetch_hits                2150                       # ITB hits
system.cpu1.itb.fetch_misses                 0                       # ITB misses
system.cpu1.itb.fetch_acv                    0                       # ITB acv
system.cpu1.itb.fetch_accesses            2150                       # ITB accesses
system.cpu1.itb.read_hits                    0                       # DTB read hits
system.cpu1.itb.read_misses                  0                       # DTB read misses
system.cpu1.itb.read_acv                     0                       # DTB read access violations
system.cpu1.itb.read_accesses                0                       # DTB read accesses
system.cpu1.itb.write_hits                   0                       # DTB write hits
system.cpu1.itb.write_misses                 0                       # DTB write misses
system.cpu1.itb.write_acv                    0                       # DTB write access violations
system.cpu1.itb.write_accesses               0                       # DTB write accesses
system.cpu1.itb.data_hits                    0                       # DTB hits
system.cpu1.itb.data_misses                  0                       # DTB misses
system.cpu1.itb.data_acv                     0                       # DTB access violations
system.cpu1.itb.data_accesses                0                       # DTB accesses
system.cpu1.numCycles                   198005                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles        73340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                 125619                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches               25097                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches        13079                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                 25583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles           13062                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.BlockedCycles          56898                       # Number of cycles fetch has spent blocked
system.cpu1.fetch.MiscStallCycles         1009                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu1.fetch.PendingQuiesceStallCycles          780                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles         3267                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines             23846                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes          4998                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples       167997                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean      0.747745                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev     2.009682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0           142414     84.77%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1             1661      0.99%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2             4451      2.65%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3             2860      1.70%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4             3621      2.16%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5             2200      1.31%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6             1828      1.09%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7             1672      1.00%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8             7290      4.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total       167997                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate          0.126749                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                0.634423                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles            78115                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles         57992                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles             24649                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles           157                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles           7082                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved         1988                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred            42                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts         122036                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts           174                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles           7082                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles            80879                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles             623                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        54665                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles             22053                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles          2694                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts         107820                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents              5                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LSQFullEvents            22                       # Number of times rename has blocked due to LSQ full
system.cpu1.rename.RenamedOperands        78965                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups        134183                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       134144                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps         41260                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps            37705                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts         3188                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          402                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts             10457                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads        26887                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores         7332                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads         1582                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          410                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded              84125                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded         4012                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued             75639                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           45                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        32616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        27528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         3053                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       167997                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean     0.450240                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev     1.084309                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0       132333     78.77%     78.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1        17429     10.37%     89.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2         7118      4.24%     93.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3         4700      2.80%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4         3445      2.05%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5         1901      1.13%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6          934      0.56%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7          111      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           26      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       167997                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               1      0.05%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead           1440     75.35%     75.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite           470     24.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu         41123     54.37%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult          213      0.28%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv             0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead        25988     34.36%     89.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite         6429      8.50%     97.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess         1886      2.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total          75639                       # Type of FU issued
system.cpu1.iq.rate                   0.382006                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                1911                       # FU busy when requested
system.cpu1.iq.fu_busy_rate           0.025265                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads       321231                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes       120758                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        61523                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses          77550                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          430                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        15302                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         1378                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked        17606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles           7082                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles             503                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles             6                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts        88561                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts        17400                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts         26887                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts         7332                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts         3632                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          166                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          626                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts          792                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts         74775                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts         25195                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          864                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                     0                       # number of swp insts executed
system.cpu1.iew.exec_nop                   424                       # number of nop insts executed
system.cpu1.iew.exec_refs                31588                       # number of memory reference insts executed
system.cpu1.iew.exec_branches             9274                       # Number of branches executed
system.cpu1.iew.exec_stores               6393                       # Number of stores executed
system.cpu1.iew.exec_rate             0.377642                       # Inst execution rate
system.cpu1.iew.wb_sent                  61562                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                 61523                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers             26311                       # num instructions producing a value
system.cpu1.iew.wb_consumers             33843                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate               0.310714                       # insts written-back per cycle
system.cpu1.iew.wb_fanout             0.777443                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        32734                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          959                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          771                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       160915                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.344530                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.101568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       136129     84.60%     84.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        13221      8.22%     92.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         4491      2.79%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3089      1.92%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1145      0.71%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          739      0.46%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          406      0.25%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          301      0.19%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1394      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       160915                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts        55440                       # Number of instructions committed
system.cpu1.commit.committedOps          55440                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                  17539                       # Number of memory references committed
system.cpu1.commit.loads                 11585                       # Number of loads committed
system.cpu1.commit.membars                 309                       # Number of memory barriers committed
system.cpu1.commit.branches               7822                       # Number of branches committed
system.cpu1.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts             53427                       # Number of committed integer instructions.
system.cpu1.commit.function_calls         1061                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          257      0.46%      0.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35258     63.60%     64.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          191      0.34%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        11894     21.45%     85.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         5954     10.74%     96.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         1886      3.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        55440                       # Class of committed instruction
system.cpu1.commit.bw_lim_events          1394                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads               247148                       # The number of ROB reads
system.cpu1.rob.rob_writes              183400                       # The number of ROB writes
system.cpu1.timesIdled                     302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                   30008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles             42780191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts               55183                       # Number of Instructions Simulated
system.cpu1.committedOps                 55183                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                       3.588152                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                 3.588152                       # CPI: Total CPI of All Threads
system.cpu1.ipc                       0.278695                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                 0.278695                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads            92437                       # number of integer regfile reads
system.cpu1.int_regfile_writes           45850                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                32                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               32                       # number of floating regfile writes
system.cpu1.misc_regfile_reads            2490                       # number of misc regfile reads
system.cpu1.misc_regfile_writes           1343                       # number of misc regfile writes
system.cpu2.branchPred.lookups         2283916                       # Number of BP lookups
system.cpu2.branchPred.condPredicted      1902103                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect        17541                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups      1910898                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits         1865470                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct     97.622688                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS          107941                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect          527                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                   0                       # ITB hits
system.cpu2.dtb.fetch_misses                 0                       # ITB misses
system.cpu2.dtb.fetch_acv                    0                       # ITB acv
system.cpu2.dtb.fetch_accesses               0                       # ITB accesses
system.cpu2.dtb.read_hits             10277863                       # DTB read hits
system.cpu2.dtb.read_misses               2128                       # DTB read misses
system.cpu2.dtb.read_acv                     1                       # DTB read access violations
system.cpu2.dtb.read_accesses         10135494                       # DTB read accesses
system.cpu2.dtb.write_hits             1209076                       # DTB write hits
system.cpu2.dtb.write_misses              1016                       # DTB write misses
system.cpu2.dtb.write_acv                    1                       # DTB write access violations
system.cpu2.dtb.write_accesses         1109579                       # DTB write accesses
system.cpu2.dtb.data_hits             11486939                       # DTB hits
system.cpu2.dtb.data_misses               3144                       # DTB misses
system.cpu2.dtb.data_acv                     2                       # DTB access violations
system.cpu2.dtb.data_accesses         11245073                       # DTB accesses
system.cpu2.itb.fetch_hits             6128141                       # ITB hits
system.cpu2.itb.fetch_misses               530                       # ITB misses
system.cpu2.itb.fetch_acv                   56                       # ITB acv
system.cpu2.itb.fetch_accesses         6128671                       # ITB accesses
system.cpu2.itb.read_hits                    0                       # DTB read hits
system.cpu2.itb.read_misses                  0                       # DTB read misses
system.cpu2.itb.read_acv                     0                       # DTB read access violations
system.cpu2.itb.read_accesses                0                       # DTB read accesses
system.cpu2.itb.write_hits                   0                       # DTB write hits
system.cpu2.itb.write_misses                 0                       # DTB write misses
system.cpu2.itb.write_acv                    0                       # DTB write access violations
system.cpu2.itb.write_accesses               0                       # DTB write accesses
system.cpu2.itb.data_hits                    0                       # DTB hits
system.cpu2.itb.data_misses                  0                       # DTB misses
system.cpu2.itb.data_acv                     0                       # DTB access violations
system.cpu2.itb.data_accesses                0                       # DTB accesses
system.cpu2.numCycles                 29425592                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles     17250096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts               39946212                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches             2283916                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches      1973411                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles               7229714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles         4035415                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.BlockedCycles         951249                       # Number of cycles fetch has spent blocked
system.cpu2.fetch.MiscStallCycles       205532                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingDrainCycles            5                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu2.fetch.PendingTrapStallCycles         8032                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles          161                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles        52992                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines           6282911                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes       1469510                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples     28045380                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean      1.424342                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev     2.776718                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0         20815666     74.22%     74.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1           868910      3.10%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2           548773      1.96%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3           707115      2.52%     81.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4           664952      2.37%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5           515099      1.84%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6           316317      1.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7           143178      0.51%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8          3465370     12.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total     28045380                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate          0.077617                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                1.357533                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles         18121408                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles        966808                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles           6606017                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles          4057                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles        2347088                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved       258555                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred           651                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts       37837109                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts          1514                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles        2347088                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles         19353098                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles          315604                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       542681                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles           5380102                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles        106806                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts       29659034                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents            84                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents           6325                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LSQFullEvents         72722                       # Number of times rename has blocked due to LSQ full
system.cpu2.rename.RenamedOperands     25453394                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups      37080121                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups     36032236                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups      1047053                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps      11382495                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps         14070914                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts        32814                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         3483                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts            200182                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads     12345182                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores      1714184                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads       573005                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores        53223                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded           24129904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded        24490                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued          17627809                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          845                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined     10858646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     12699176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        15406                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     28045380                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean     0.628546                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev     0.957570                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0     17032087     60.73%     60.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1      6926204     24.70%     85.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2      1951247      6.96%     92.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3      1781718      6.35%     98.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4       327886      1.17%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5        16591      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6         8296      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7         1126      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8          225      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     28045380                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu              49      0.24%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult              0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv               0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd             0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp             0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt             0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd              0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu              0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp              0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt              0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc             0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult             0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt             0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt            0      0.00%      0.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead          14923     74.32%     74.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite          5107     25.43%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass         1400      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu       5665289     32.14%     32.15% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult        92163      0.52%     32.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv             0      0.00%     32.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd        72891      0.41%     33.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp            0      0.00%     33.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt         4015      0.02%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv          700      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     33.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead     10560133     59.91%     93.02% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite      1212097      6.88%     99.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess        19121      0.11%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total       17627809                       # Type of FU issued
system.cpu2.iq.rate                   0.599064                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt               20079                       # FU busy when requested
system.cpu2.iq.fu_busy_rate           0.001139                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads     61910205                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes     34031048                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     13227453                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads      1411720                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes       982790                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       700680                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses       16940426                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses          706062                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads       506959                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      5780441                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         5242                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          807                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       533780                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      3718307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles        2347088                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles          155065                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles         12197                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts     24302384                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts      4560938                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts      12345182                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts      1714184                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts        18329                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents            278                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents           733                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          807                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        12282                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         8110                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts        20392                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts      17343623                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts      10280693                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts       284189                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                     0                       # number of swp insts executed
system.cpu2.iew.exec_nop                147990                       # number of nop insts executed
system.cpu2.iew.exec_refs             11491118                       # number of memory reference insts executed
system.cpu2.iew.exec_branches           800925                       # Number of branches executed
system.cpu2.iew.exec_stores            1210425                       # Number of stores executed
system.cpu2.iew.exec_rate             0.589406                       # Inst execution rate
system.cpu2.iew.wb_sent               14032683                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count              13928133                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers          10974400                       # num instructions producing a value
system.cpu2.iew.wb_consumers          11406805                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate               0.473334                       # insts written-back per cycle
system.cpu2.iew.wb_fanout             0.962092                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts     10877303                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         9084                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts        20160                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     25698292                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.521722                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.113808                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     17748824     69.07%     69.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5688085     22.13%     91.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1001831      3.90%     95.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       556897      2.17%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        65193      0.25%     97.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       268046      1.04%     98.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       226107      0.88%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        59199      0.23%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        84110      0.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     25698292                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts     13407355                       # Number of instructions committed
system.cpu2.commit.committedOps       13407355                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                7745152                       # Number of memory references committed
system.cpu2.commit.loads               6564746                       # Number of loads committed
system.cpu2.commit.membars                4920                       # Number of memory barriers committed
system.cpu2.commit.branches             749945                       # Number of branches committed
system.cpu2.commit.fp_insts             699075                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts          13154416                       # Number of committed integer instructions.
system.cpu2.commit.function_calls        42485                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       122812      0.92%      0.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu      5345930     39.87%     40.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult        92041      0.69%     41.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            0      0.00%     41.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        72404      0.54%     42.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp            0      0.00%     42.02% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt         3906      0.03%     42.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     42.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv          700      0.01%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead      6569666     49.00%     91.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      1180775      8.81%     99.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess        19121      0.14%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total     13407355                       # Class of committed instruction
system.cpu2.commit.bw_lim_events         84110                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads             49880316                       # The number of ROB reads
system.cpu2.rob.rob_writes            50950710                       # The number of ROB writes
system.cpu2.timesIdled                   16524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                 1380212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles             11595066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts            13285943                       # Number of Instructions Simulated
system.cpu2.committedOps              13285943                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                       2.214791                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                 2.214791                       # CPI: Total CPI of All Threads
system.cpu2.ipc                       0.451510                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                 0.451510                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads         20432594                       # number of integer regfile reads
system.cpu2.int_regfile_writes        11792348                       # number of integer regfile writes
system.cpu2.fp_regfile_reads            566100                       # number of floating regfile reads
system.cpu2.fp_regfile_writes           275080                       # number of floating regfile writes
system.cpu2.misc_regfile_reads          923906                       # number of misc regfile reads
system.cpu2.misc_regfile_writes          13796                       # number of misc regfile writes
system.cpu3.branchPred.lookups           75015                       # Number of BP lookups
system.cpu3.branchPred.condPredicted        63326                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect         1334                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups        57914                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits           49881                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct     86.129433                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS            4038                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect          111                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                   0                       # ITB hits
system.cpu3.dtb.fetch_misses                 0                       # ITB misses
system.cpu3.dtb.fetch_acv                    0                       # ITB acv
system.cpu3.dtb.fetch_accesses               0                       # ITB accesses
system.cpu3.dtb.read_hits               159185                       # DTB read hits
system.cpu3.dtb.read_misses                121                       # DTB read misses
system.cpu3.dtb.read_acv                     1                       # DTB read access violations
system.cpu3.dtb.read_accesses           128610                       # DTB read accesses
system.cpu3.dtb.write_hits               21252                       # DTB write hits
system.cpu3.dtb.write_misses                24                       # DTB write misses
system.cpu3.dtb.write_acv                    0                       # DTB write access violations
system.cpu3.dtb.write_accesses           13507                       # DTB write accesses
system.cpu3.dtb.data_hits               180437                       # DTB hits
system.cpu3.dtb.data_misses                145                       # DTB misses
system.cpu3.dtb.data_acv                     1                       # DTB access violations
system.cpu3.dtb.data_accesses           142117                       # DTB accesses
system.cpu3.itb.fetch_hits               93065                       # ITB hits
system.cpu3.itb.fetch_misses                96                       # ITB misses
system.cpu3.itb.fetch_acv                    1                       # ITB acv
system.cpu3.itb.fetch_accesses           93161                       # ITB accesses
system.cpu3.itb.read_hits                    0                       # DTB read hits
system.cpu3.itb.read_misses                  0                       # DTB read misses
system.cpu3.itb.read_acv                     0                       # DTB read access violations
system.cpu3.itb.read_accesses                0                       # DTB read accesses
system.cpu3.itb.write_hits                   0                       # DTB write hits
system.cpu3.itb.write_misses                 0                       # DTB write misses
system.cpu3.itb.write_acv                    0                       # DTB write access violations
system.cpu3.itb.write_accesses               0                       # DTB write accesses
system.cpu3.itb.data_hits                    0                       # DTB hits
system.cpu3.itb.data_misses                  0                       # DTB misses
system.cpu3.itb.data_acv                     0                       # DTB access violations
system.cpu3.itb.data_accesses                0                       # DTB accesses
system.cpu3.numCycles                   677270                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles       348627                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                 644181                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches               75015                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches        53919                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                125245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles           79523                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.BlockedCycles          86878                       # Number of cycles fetch has spent blocked
system.cpu3.fetch.MiscStallCycles         5013                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu3.fetch.PendingTrapStallCycles          908                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles          562                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles         6238                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines            118338                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes         28533                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples       618629                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean      1.041304                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev     2.349826                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0           493384     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1             7947      1.28%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2            17047      2.76%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3            13890      2.25%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4            19414      3.14%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5            12059      1.95%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6             4678      0.76%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7             7229      1.17%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8            42981      6.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total       618629                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate          0.110761                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                0.951144                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles           361102                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles         91392                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles            120740                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles           397                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles          44996                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved         5081                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred           284                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts         622785                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts           615                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles          44996                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles           381341                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles            7458                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        77934                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles            101043                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles          5856                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts         530853                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents            465                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LSQFullEvents          1279                       # Number of times rename has blocked due to LSQ full
system.cpu3.rename.RenamedOperands       416084                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups        661848                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       656902                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups         4895                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps        154547                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps           261537                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts         5080                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          572                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts             19393                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads       186887                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores        31467                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads        17151                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          785                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded             394172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded         5240                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued            292490                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          261                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       203126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       219793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         3750                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       618629                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean     0.472804                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev     0.939616                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0       447874     72.40%     72.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1        98948     15.99%     88.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2        39591      6.40%     94.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3        19484      3.15%     97.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4         9168      1.48%     99.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5         2332      0.38%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6         1080      0.17%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7          120      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8           32      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       618629                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               4      0.14%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult              0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv               0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd             0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp             0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt             0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd              0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu              0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp              0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt              0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc             0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult             0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt             0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt            0      0.00%      0.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead           2143     77.42%     77.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite           621     22.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu        103889     35.52%     35.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult          382      0.13%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv             0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           12      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     35.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead       163602     55.93%     91.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite        21608      7.39%     98.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess         2997      1.02%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total         292490                       # Type of FU issued
system.cpu3.iq.rate                   0.431866                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                2768                       # FU busy when requested
system.cpu3.iq.fu_busy_rate           0.009464                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads      1199004                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes       594531                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       211883                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads         7634                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes         8072                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses         2378                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses         291361                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses            3897                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads        13793                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       106847                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         1694                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        11226                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked        74003                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles          44996                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles            4074                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles           342                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts       400515                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts       109979                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts        186887                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts        31467                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts         4475                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents             27                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents            36                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          470                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         1372                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts         1842                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts        287221                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts        159451                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts         5269                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                     0                       # number of swp insts executed
system.cpu3.iew.exec_nop                  1103                       # number of nop insts executed
system.cpu3.iew.exec_refs               180846                       # number of memory reference insts executed
system.cpu3.iew.exec_branches            22936                       # Number of branches executed
system.cpu3.iew.exec_stores              21395                       # Number of stores executed
system.cpu3.iew.exec_rate             0.424086                       # Inst execution rate
system.cpu3.iew.wb_sent                 217055                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                214261                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers            134763                       # num instructions producing a value
system.cpu3.iew.wb_consumers            145578                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate               0.316360                       # insts written-back per cycle
system.cpu3.iew.wb_fanout             0.925710                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts       203022                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         1490                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts         1772                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       573633                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.341579                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.947921                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       453261     79.02%     79.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        91142     15.89%     94.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        12600      2.20%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         6897      1.20%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2220      0.39%     98.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1350      0.24%     98.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         2721      0.47%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          584      0.10%     99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         2858      0.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       573633                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts       195941                       # Number of instructions committed
system.cpu3.commit.committedOps         195941                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                 100281                       # Number of memory references committed
system.cpu3.commit.loads                 80040                       # Number of loads committed
system.cpu3.commit.membars                 632                       # Number of memory barriers committed
system.cpu3.commit.branches              19680                       # Number of branches committed
system.cpu3.commit.fp_insts               2377                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts            192017                       # Number of committed integer instructions.
system.cpu3.commit.function_calls         1266                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass          619      0.32%      0.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        91035     46.46%     46.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          348      0.18%     46.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            0      0.00%     46.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           12      0.01%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        80672     41.17%     88.13% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        20258     10.34%     98.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess         2997      1.53%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total       195941                       # Class of committed instruction
system.cpu3.commit.bw_lim_events          2858                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads               968201                       # The number of ROB reads
system.cpu3.rob.rob_writes              843852                       # The number of ROB writes
system.cpu3.timesIdled                     990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                   58641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles             42292163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts              195322                       # Number of Instructions Simulated
system.cpu3.committedOps                195322                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                       3.467454                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                 3.467454                       # CPI: Total CPI of All Threads
system.cpu3.ipc                       0.288396                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                 0.288396                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads           337179                       # number of integer regfile reads
system.cpu3.int_regfile_writes          171803                       # number of integer regfile writes
system.cpu3.fp_regfile_reads              2205                       # number of floating regfile reads
system.cpu3.fp_regfile_writes              236                       # number of floating regfile writes
system.cpu3.misc_regfile_reads            7078                       # number of misc regfile reads
system.cpu3.misc_regfile_writes           2138                       # number of misc regfile writes
system.cpu4.branchPred.lookups         1649172                       # Number of BP lookups
system.cpu4.branchPred.condPredicted      1627326                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect         3158                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups       934759                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits          924254                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct     98.876181                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS            5739                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect          150                       # Number of incorrect RAS predictions.
system.cpu4.dtb.fetch_hits                   0                       # ITB hits
system.cpu4.dtb.fetch_misses                 0                       # ITB misses
system.cpu4.dtb.fetch_acv                    0                       # ITB acv
system.cpu4.dtb.fetch_accesses               0                       # ITB accesses
system.cpu4.dtb.read_hits              6999363                       # DTB read hits
system.cpu4.dtb.read_misses                291                       # DTB read misses
system.cpu4.dtb.read_acv                    21                       # DTB read access violations
system.cpu4.dtb.read_accesses          6966205                       # DTB read accesses
system.cpu4.dtb.write_hits              224197                       # DTB write hits
system.cpu4.dtb.write_misses                50                       # DTB write misses
system.cpu4.dtb.write_acv                    0                       # DTB write access violations
system.cpu4.dtb.write_accesses          217324                       # DTB write accesses
system.cpu4.dtb.data_hits              7223560                       # DTB hits
system.cpu4.dtb.data_misses                341                       # DTB misses
system.cpu4.dtb.data_acv                    21                       # DTB access violations
system.cpu4.dtb.data_accesses          7183529                       # DTB accesses
system.cpu4.itb.fetch_hits             2915467                       # ITB hits
system.cpu4.itb.fetch_misses               297                       # ITB misses
system.cpu4.itb.fetch_acv                    2                       # ITB acv
system.cpu4.itb.fetch_accesses         2915764                       # ITB accesses
system.cpu4.itb.read_hits                    0                       # DTB read hits
system.cpu4.itb.read_misses                  0                       # DTB read misses
system.cpu4.itb.read_acv                     0                       # DTB read access violations
system.cpu4.itb.read_accesses                0                       # DTB read accesses
system.cpu4.itb.write_hits                   0                       # DTB write hits
system.cpu4.itb.write_misses                 0                       # DTB write misses
system.cpu4.itb.write_acv                    0                       # DTB write access violations
system.cpu4.itb.write_accesses               0                       # DTB write accesses
system.cpu4.itb.data_hits                    0                       # DTB hits
system.cpu4.itb.data_misses                  0                       # DTB misses
system.cpu4.itb.data_acv                     0                       # DTB access violations
system.cpu4.itb.data_accesses                0                       # DTB accesses
system.cpu4.numCycles                 13104159                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles      8503946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts               20928250                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches             1649172                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches       929993                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles               3893363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles          714366                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.BlockedCycles         126488                       # Number of cycles fetch has spent blocked
system.cpu4.fetch.MiscStallCycles        14074                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu4.fetch.PendingTrapStallCycles         2573                       # Number of stall cycles due to pending traps
system.cpu4.fetch.PendingQuiesceStallCycles          599                       # Number of stall cycles due to pending quiesce instructions
system.cpu4.fetch.IcacheWaitRetryStallCycles        13704                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines           2937286                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes        245694                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples     12982702                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean      1.612010                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev     2.946547                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0          9089339     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1           750792      5.78%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2            90420      0.70%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3           739970      5.70%     82.19% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4            84464      0.65%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5            54158      0.42%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6            87492      0.67%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7            45426      0.35%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8          2040641     15.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total     12982702                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate          0.125851                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                1.597069                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles          8665645                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles        131496                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles           3757572                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles           357                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles         427630                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved        12966                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred           384                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts       20027960                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts          1250                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles         427630                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles          8900596                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles           17746                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       102757                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles           3522953                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles         11019                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts       18374590                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents             8                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents            359                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LSQFullEvents         12636                       # Number of times rename has blocked due to LSQ full
system.cpu4.rename.RenamedOperands     16017987                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups      24084715                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups     22647001                       # Number of integer rename lookups
system.cpu4.rename.fp_rename_lookups      1437641                       # Number of floating rename lookups
system.cpu4.rename.CommittedMaps      13406370                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps          2611603                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts         6577                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts          698                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts             41063                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads      7293540                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores       563862                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads       134912                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores        20808                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded           17275181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded         5892                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued          16013038                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued          220                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined      2220110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      2873556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         4340                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     12982702                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean     1.233413                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev     0.904228                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0      2797682     21.55%     21.55% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1      5518890     42.51%     64.06% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2      3667851     28.25%     92.31% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3       855454      6.59%     98.90% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4       123875      0.95%     99.85% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5        17296      0.13%     99.99% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6         1504      0.01%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7          120      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8           30      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total     12982702                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               4      0.02%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd             0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp             0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt             0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv             0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc             0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult             0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt             0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt            0      0.00%      0.02% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead          25348     97.31%     97.32% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite           698      2.68%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass           50      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu       8594120     53.67%     53.67% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult          780      0.00%     53.67% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv             0      0.00%     53.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd        71249      0.44%     54.12% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp          173      0.00%     54.12% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt           75      0.00%     54.12% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult        71316      0.45%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv          119      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt           84      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.57% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead      7046417     44.00%     98.57% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite       224621      1.40%     99.97% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess         4034      0.03%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total       16013038                       # Type of FU issued
system.cpu4.iq.rate                   1.221981                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt               26050                       # FU busy when requested
system.cpu4.iq.fu_busy_rate           0.001627                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads     43147261                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes     17044901                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     14588643                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads      1887784                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes      2457034                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses       540054                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses       15084466                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses          954572                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads       102898                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      1165119                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses        10188                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          762                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       341871                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked       814003                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles         427630                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles            9215                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles           467                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts     17284513                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts       798228                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts       7293540                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts       563862                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts         5115                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents             15                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents           156                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          762                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect         1673                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect         1952                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts         3625                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts      15962455                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts       6999832                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts        50580                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                     0                       # number of swp insts executed
system.cpu4.iew.exec_nop                  3440                       # number of nop insts executed
system.cpu4.iew.exec_refs              7224190                       # number of memory reference insts executed
system.cpu4.iew.exec_branches          1435060                       # Number of branches executed
system.cpu4.iew.exec_stores             224358                       # Number of stores executed
system.cpu4.iew.exec_rate             1.218121                       # Inst execution rate
system.cpu4.iew.wb_sent               15138752                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count              15128697                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers          13322806                       # num instructions producing a value
system.cpu4.iew.wb_consumers          14722920                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate               1.154496                       # insts written-back per cycle
system.cpu4.iew.wb_fanout             0.904902                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts      2221506                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         1552                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts         3567                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     12555072                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.199563                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.174641                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      6846789     54.53%     54.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      3441766     27.41%     81.95% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       811695      6.47%     88.41% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3        33612      0.27%     88.68% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4        15765      0.13%     88.81% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         6482      0.05%     88.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       694679      5.53%     94.39% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7         3206      0.03%     94.42% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       701078      5.58%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     12555072                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts     15060602                       # Number of instructions committed
system.cpu4.commit.committedOps       15060602                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                6350404                       # Number of memory references committed
system.cpu4.commit.loads               6128413                       # Number of loads committed
system.cpu4.commit.membars                 626                       # Number of memory barriers committed
system.cpu4.commit.branches            1428926                       # Number of branches committed
system.cpu4.commit.fp_insts             529062                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts          14910910                       # Number of committed integer instructions.
system.cpu4.commit.function_calls         1645                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass         2354      0.02%      0.02% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu      8560311     56.84%     56.85% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          741      0.00%     56.86% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv            0      0.00%     56.86% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd        71052      0.47%     57.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp          162      0.00%     57.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt           75      0.00%     57.33% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult        70633      0.47%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv          106      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt           81      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead      6129039     40.70%     98.50% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       222014      1.47%     99.97% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess         4034      0.03%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total     15060602                       # Class of committed instruction
system.cpu4.commit.bw_lim_events        701078                       # number cycles where commit BW limit reached
system.cpu4.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu4.rob.rob_reads             29133149                       # The number of ROB reads
system.cpu4.rob.rob_writes            35000179                       # The number of ROB writes
system.cpu4.timesIdled                    1722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                  121457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles             30844692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts            15058298                       # Number of Instructions Simulated
system.cpu4.committedOps              15058298                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                       0.870228                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                 0.870228                       # CPI: Total CPI of All Threads
system.cpu4.ipc                       1.149124                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                 1.149124                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads         20142332                       # number of integer regfile reads
system.cpu4.int_regfile_writes        13065440                       # number of integer regfile writes
system.cpu4.fp_regfile_reads            412109                       # number of floating regfile reads
system.cpu4.fp_regfile_writes           413302                       # number of floating regfile writes
system.cpu4.misc_regfile_reads         1194742                       # number of misc regfile reads
system.cpu4.misc_regfile_writes           2696                       # number of misc regfile writes
system.cpu5.branchPred.lookups         1646090                       # Number of BP lookups
system.cpu5.branchPred.condPredicted      1623824                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect         3250                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups       936421                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits          922216                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct     98.483054                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS            6049                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect          158                       # Number of incorrect RAS predictions.
system.cpu5.dtb.fetch_hits                   0                       # ITB hits
system.cpu5.dtb.fetch_misses                 0                       # ITB misses
system.cpu5.dtb.fetch_acv                    0                       # ITB acv
system.cpu5.dtb.fetch_accesses               0                       # ITB accesses
system.cpu5.dtb.read_hits              6977732                       # DTB read hits
system.cpu5.dtb.read_misses                253                       # DTB read misses
system.cpu5.dtb.read_acv                    29                       # DTB read access violations
system.cpu5.dtb.read_accesses          6945916                       # DTB read accesses
system.cpu5.dtb.write_hits              218080                       # DTB write hits
system.cpu5.dtb.write_misses                49                       # DTB write misses
system.cpu5.dtb.write_acv                    0                       # DTB write access violations
system.cpu5.dtb.write_accesses          210701                       # DTB write accesses
system.cpu5.dtb.data_hits              7195812                       # DTB hits
system.cpu5.dtb.data_misses                302                       # DTB misses
system.cpu5.dtb.data_acv                    29                       # DTB access violations
system.cpu5.dtb.data_accesses          7156617                       # DTB accesses
system.cpu5.itb.fetch_hits             2917387                       # ITB hits
system.cpu5.itb.fetch_misses               230                       # ITB misses
system.cpu5.itb.fetch_acv                    2                       # ITB acv
system.cpu5.itb.fetch_accesses         2917617                       # ITB accesses
system.cpu5.itb.read_hits                    0                       # DTB read hits
system.cpu5.itb.read_misses                  0                       # DTB read misses
system.cpu5.itb.read_acv                     0                       # DTB read access violations
system.cpu5.itb.read_accesses                0                       # DTB read accesses
system.cpu5.itb.write_hits                   0                       # DTB write hits
system.cpu5.itb.write_misses                 0                       # DTB write misses
system.cpu5.itb.write_acv                    0                       # DTB write access violations
system.cpu5.itb.write_accesses               0                       # DTB write accesses
system.cpu5.itb.data_hits                    0                       # DTB hits
system.cpu5.itb.data_misses                  0                       # DTB misses
system.cpu5.itb.data_acv                     0                       # DTB access violations
system.cpu5.itb.data_accesses                0                       # DTB accesses
system.cpu5.numCycles                 13077155                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles      8511599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts               20885558                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches             1646090                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches       928265                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles               3885063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles          720112                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.BlockedCycles         116702                       # Number of cycles fetch has spent blocked
system.cpu5.fetch.MiscStallCycles        14196                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu5.fetch.PendingTrapStallCycles         2363                       # Number of stall cycles due to pending traps
system.cpu5.fetch.PendingQuiesceStallCycles          409                       # Number of stall cycles due to pending quiesce instructions
system.cpu5.fetch.IcacheWaitRetryStallCycles        13312                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines           2941033                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes        248430                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples     12974844                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean      1.609696                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev     2.944222                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0          9089781     70.06%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1           750280      5.78%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2            81581      0.63%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3           740240      5.71%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4            93228      0.72%     82.89% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5            52795      0.41%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6            85895      0.66%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7            49213      0.38%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8          2031831     15.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total     12974844                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate          0.125875                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                1.597103                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles          8671645                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles        122200                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles           3749923                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles           200                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles         430874                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved        12955                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred           383                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts       19992217                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts          1288                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles         430874                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles          8909243                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles           14269                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles        98018                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles           3512359                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles         10080                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts       18324889                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents             4                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents             17                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LSQFullEvents         12089                       # Number of times rename has blocked due to LSQ full
system.cpu5.rename.RenamedOperands     15992714                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups      24008063                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups     22616930                       # Number of integer rename lookups
system.cpu5.rename.fp_rename_lookups      1391053                       # Number of floating rename lookups
system.cpu5.rename.CommittedMaps      13363678                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps          2629016                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts         6755                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts          813                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts             40318                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads      7273760                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores       551484                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads       118755                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores        18659                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded           17227193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded         5615                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued          15967433                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued          365                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined      2224266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined      2880442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved         4269                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     12974844                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean     1.230645                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev     0.905731                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0      2827081     21.79%     21.79% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1      5490738     42.32%     64.11% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2      3653268     28.16%     92.26% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3       864845      6.67%     98.93% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4       120877      0.93%     99.86% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5        16294      0.13%     99.99% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6         1575      0.01%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7          132      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8           34      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total     12974844                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               5      0.02%      0.02% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd             0      0.00%      0.02% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp             0      0.00%      0.02% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt             0      0.00%      0.02% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult            3      0.01%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv             0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd              0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu              0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp              0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt              0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc             0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult             0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt             0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt            0      0.00%      0.03% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead          24100     96.78%     96.82% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite           793      3.18%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass           56      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu       8576638     53.71%     53.71% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult          860      0.01%     53.72% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv             0      0.00%     53.72% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd        68300      0.43%     54.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp          173      0.00%     54.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt           84      0.00%     54.15% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult        67887      0.43%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv          122      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt           89      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.57% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead      7030613     44.03%     98.61% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite       218619      1.37%     99.97% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess         3992      0.03%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total       15967433                       # Type of FU issued
system.cpu5.iq.rate                   1.221017                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt               24901                       # FU busy when requested
system.cpu5.iq.fu_busy_rate           0.001559                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads     43134954                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes     17067834                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses     14558200                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads      1800021                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes      2389960                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses       513729                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses       15082881                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses          909397                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads        95459                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      1169429                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses         9331                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       335533                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked       819404                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles         430874                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles            7435                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles           259                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts     17236175                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts       798100                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts       7273760                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts       551484                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts         5088                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents             14                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents           150                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect         1756                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect         1952                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts         3708                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts      15911600                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts       6978176                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts        55832                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                     0                       # number of swp insts executed
system.cpu5.iew.exec_nop                  3367                       # number of nop insts executed
system.cpu5.iew.exec_refs              7196396                       # number of memory reference insts executed
system.cpu5.iew.exec_branches          1432125                       # Number of branches executed
system.cpu5.iew.exec_stores             218220                       # Number of stores executed
system.cpu5.iew.exec_rate             1.216748                       # Inst execution rate
system.cpu5.iew.wb_sent               15081791                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count              15071929                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers          13273241                       # num instructions producing a value
system.cpu5.iew.wb_consumers          14671831                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate               1.152539                       # insts written-back per cycle
system.cpu5.iew.wb_fanout             0.904675                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts      2224515                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         1346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts         3632                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     12543970                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.196494                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.174035                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      6861994     54.70%     54.70% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      3426436     27.32%     82.02% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       804699      6.42%     88.43% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3        31207      0.25%     88.68% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4        16764      0.13%     88.82% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         6961      0.06%     88.87% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       693300      5.53%     94.40% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7         3202      0.03%     94.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       699407      5.58%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     12543970                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts     15008786                       # Number of instructions committed
system.cpu5.commit.committedOps       15008786                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                6320274                       # Number of memory references committed
system.cpu5.commit.loads               6104323                       # Number of loads committed
system.cpu5.commit.membars                 458                       # Number of memory barriers committed
system.cpu5.commit.branches            1426066                       # Number of branches committed
system.cpu5.commit.fp_insts             503586                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts          14865292                       # Number of committed integer instructions.
system.cpu5.commit.function_calls         1678                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass         2387      0.02%      0.02% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu      8544813     56.93%     56.95% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          829      0.01%     56.95% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv            0      0.00%     56.95% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd        68060      0.45%     57.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp          162      0.00%     57.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt           84      0.00%     57.41% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult        67534      0.45%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv          109      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt           81      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.86% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead      6104781     40.67%     98.53% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       215954      1.44%     99.97% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess         3992      0.03%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total     15008786                       # Class of committed instruction
system.cpu5.commit.bw_lim_events        699407                       # number cycles where commit BW limit reached
system.cpu5.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu5.rob.rob_reads             29074961                       # The number of ROB reads
system.cpu5.rob.rob_writes            34906988                       # The number of ROB writes
system.cpu5.timesIdled                    1707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                  102311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles             30870972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts            15006455                       # Number of Instructions Simulated
system.cpu5.committedOps              15006455                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                       0.871435                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                 0.871435                       # CPI: Total CPI of All Threads
system.cpu5.ipc                       1.147532                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                 1.147532                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads         20090641                       # number of integer regfile reads
system.cpu5.int_regfile_writes        13037858                       # number of integer regfile writes
system.cpu5.fp_regfile_reads            393659                       # number of floating regfile reads
system.cpu5.fp_regfile_writes           393254                       # number of floating regfile writes
system.cpu5.misc_regfile_reads         1137234                       # number of misc regfile reads
system.cpu5.misc_regfile_writes           2660                       # number of misc regfile writes
system.cpu6.branchPred.lookups         1785421                       # Number of BP lookups
system.cpu6.branchPred.condPredicted      1758054                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect         3197                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups      1035453                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits         1024082                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct     98.901833                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS            6364                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect          121                       # Number of incorrect RAS predictions.
system.cpu6.dtb.fetch_hits                   0                       # ITB hits
system.cpu6.dtb.fetch_misses                 0                       # ITB misses
system.cpu6.dtb.fetch_acv                    0                       # ITB acv
system.cpu6.dtb.fetch_accesses               0                       # ITB accesses
system.cpu6.dtb.read_hits              7424263                       # DTB read hits
system.cpu6.dtb.read_misses                319                       # DTB read misses
system.cpu6.dtb.read_acv                    17                       # DTB read access violations
system.cpu6.dtb.read_accesses          7382743                       # DTB read accesses
system.cpu6.dtb.write_hits              251767                       # DTB write hits
system.cpu6.dtb.write_misses               114                       # DTB write misses
system.cpu6.dtb.write_acv                    0                       # DTB write access violations
system.cpu6.dtb.write_accesses          242622                       # DTB write accesses
system.cpu6.dtb.data_hits              7676030                       # DTB hits
system.cpu6.dtb.data_misses                433                       # DTB misses
system.cpu6.dtb.data_acv                    17                       # DTB access violations
system.cpu6.dtb.data_accesses          7625365                       # DTB accesses
system.cpu6.itb.fetch_hits             3137092                       # ITB hits
system.cpu6.itb.fetch_misses              1012                       # ITB misses
system.cpu6.itb.fetch_acv                    3                       # ITB acv
system.cpu6.itb.fetch_accesses         3138104                       # ITB accesses
system.cpu6.itb.read_hits                    0                       # DTB read hits
system.cpu6.itb.read_misses                  0                       # DTB read misses
system.cpu6.itb.read_acv                     0                       # DTB read access violations
system.cpu6.itb.read_accesses                0                       # DTB read accesses
system.cpu6.itb.write_hits                   0                       # DTB write hits
system.cpu6.itb.write_misses                 0                       # DTB write misses
system.cpu6.itb.write_acv                    0                       # DTB write access violations
system.cpu6.itb.write_accesses               0                       # DTB write accesses
system.cpu6.itb.data_hits                    0                       # DTB hits
system.cpu6.itb.data_misses                  0                       # DTB misses
system.cpu6.itb.data_acv                     0                       # DTB access violations
system.cpu6.itb.data_accesses                0                       # DTB accesses
system.cpu6.numCycles                 14105423                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles      9187868                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts               22151097                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches             1785421                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches      1030446                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles               4144906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles          795208                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.BlockedCycles         154714                       # Number of cycles fetch has spent blocked
system.cpu6.fetch.MiscStallCycles        13323                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu6.fetch.PendingTrapStallCycles         4645                       # Number of stall cycles due to pending traps
system.cpu6.fetch.PendingQuiesceStallCycles          530                       # Number of stall cycles due to pending quiesce instructions
system.cpu6.fetch.IcacheWaitRetryStallCycles        13933                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines           3169697                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes        278754                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples     13992759                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean      1.583040                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev     2.918093                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0          9847853     70.38%     70.38% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1           789344      5.64%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2           110938      0.79%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3           783699      5.60%     82.41% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4           108007      0.77%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5            71247      0.51%     83.69% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6            94156      0.67%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7            64539      0.46%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8          2122976     15.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total     13992759                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate          0.126577                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                1.570396                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles          9343187                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles        161730                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles           4015077                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles           246                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles         472517                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved        17214                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred           410                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts       21293898                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts          1261                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles         472517                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles          9601596                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles           25288                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       123546                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles           3756564                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles         13247                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts       19608560                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents              5                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LSQFullEvents         14237                       # Number of times rename has blocked due to LSQ full
system.cpu6.rename.RenamedOperands     17064922                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups      25655351                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups     24307356                       # Number of integer rename lookups
system.cpu6.rename.fp_rename_lookups      1347918                       # Number of floating rename lookups
system.cpu6.rename.CommittedMaps      14152756                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps          2912138                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts         8181                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts          884                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts             49044                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads      7765019                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores       598001                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads       175784                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores        16098                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded           18360847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded         5886                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued          16952707                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued          364                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined      2449359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined      3128976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved         4363                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     13992759                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean     1.211534                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev     0.908566                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0      3207327     22.92%     22.92% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1      5837957     41.72%     64.64% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2      3888790     27.79%     92.43% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3       915491      6.54%     98.98% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4       127369      0.91%     99.89% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5        13981      0.10%     99.99% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6         1631      0.01%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7          174      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8           39      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total     13992759                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               8      0.04%      0.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult            9      0.05%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv             0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd              0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu              0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp              0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt              0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc             0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult             0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt             0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt            0      0.00%      0.09% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead          18887     95.70%     95.78% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite           832      4.22%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass           38      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu       9081218     53.57%     53.57% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult         1148      0.01%     53.57% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv             0      0.00%     53.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd        65616      0.39%     53.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp          112      0.00%     53.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt           57      0.00%     53.96% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult        66222      0.39%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv           85      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt           55      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.35% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead      7480774     44.13%     98.48% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite       252243      1.49%     99.97% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess         5139      0.03%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total       16952707                       # Type of FU issued
system.cpu6.iq.rate                   1.201857                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt               19736                       # FU busy when requested
system.cpu6.iq.fu_busy_rate           0.001164                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads     46196525                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes     18529295                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses     15487797                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads      1721746                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes      2287550                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses       514882                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses       16103994                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses          868411                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads       146382                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      1274089                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses        16000                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation          771                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       349149                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked       881756                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles         472517                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles           14466                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles           440                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts     18370560                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts       919621                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts       7765019                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts       598001                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts         5268                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents             10                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents           247                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          771                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect         1745                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect         2084                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts         3829                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts      16891318                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts       7424789                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts        61387                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                     0                       # number of swp insts executed
system.cpu6.iew.exec_nop                  3827                       # number of nop insts executed
system.cpu6.iew.exec_refs              7676750                       # number of memory reference insts executed
system.cpu6.iew.exec_branches          1520202                       # Number of branches executed
system.cpu6.iew.exec_stores             251961                       # Number of stores executed
system.cpu6.iew.exec_rate             1.197505                       # Inst execution rate
system.cpu6.iew.wb_sent               16017291                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count              16002679                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers          14058412                       # num instructions producing a value
system.cpu6.iew.wb_consumers          15520137                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate               1.134505                       # insts written-back per cycle
system.cpu6.iew.wb_fanout             0.905818                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts      2449278                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         1523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts         3753                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     13520242                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.177304                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.155011                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      7448948     55.09%     55.09% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      3680284     27.22%     82.32% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       852982      6.31%     88.62% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3        44982      0.33%     88.96% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4        16403      0.12%     89.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         8012      0.06%     89.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       726820      5.38%     94.51% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7         4840      0.04%     94.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       736971      5.45%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     13520242                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts     15917434                       # Number of instructions committed
system.cpu6.commit.committedOps       15917434                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                6739774                       # Number of memory references committed
system.cpu6.commit.loads               6490922                       # Number of loads committed
system.cpu6.commit.membars                 514                       # Number of memory barriers committed
system.cpu6.commit.branches            1512316                       # Number of branches committed
system.cpu6.commit.fp_insts             504944                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts          15776485                       # Number of committed integer instructions.
system.cpu6.commit.function_calls         1993                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass         2515      0.02%      0.02% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu      9036799     56.77%     56.79% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         1097      0.01%     56.80% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv            0      0.00%     56.80% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd        65420      0.41%     57.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp          106      0.00%     57.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt           57      0.00%     57.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult        65884      0.41%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv           72      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt           53      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.62% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead      6491436     40.78%     98.40% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       248856      1.56%     99.97% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess         5139      0.03%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total     15917434                       # Class of committed instruction
system.cpu6.commit.bw_lim_events        736971                       # number cycles where commit BW limit reached
system.cpu6.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu6.rob.rob_reads             31145701                       # The number of ROB reads
system.cpu6.rob.rob_writes            37213632                       # The number of ROB writes
system.cpu6.timesIdled                    2114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                  112664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles             29842922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts            15914957                       # Number of Instructions Simulated
system.cpu6.committedOps              15914957                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                       0.886300                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                 0.886300                       # CPI: Total CPI of All Threads
system.cpu6.ipc                       1.128286                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                 1.128286                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads         21330334                       # number of integer regfile reads
system.cpu6.int_regfile_writes        13859841                       # number of integer regfile writes
system.cpu6.fp_regfile_reads            395435                       # number of floating regfile reads
system.cpu6.fp_regfile_writes           384691                       # number of floating regfile writes
system.cpu6.misc_regfile_reads         1100442                       # number of misc regfile reads
system.cpu6.misc_regfile_writes           3277                       # number of misc regfile writes
system.cpu7.branchPred.lookups         1774930                       # Number of BP lookups
system.cpu7.branchPred.condPredicted      1743089                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect         3815                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups      1032088                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits         1020704                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct     98.896993                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS            7508                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect          177                       # Number of incorrect RAS predictions.
system.cpu7.dtb.fetch_hits                   0                       # ITB hits
system.cpu7.dtb.fetch_misses                 0                       # ITB misses
system.cpu7.dtb.fetch_acv                    0                       # ITB acv
system.cpu7.dtb.fetch_accesses               0                       # ITB accesses
system.cpu7.dtb.read_hits              7332292                       # DTB read hits
system.cpu7.dtb.read_misses                365                       # DTB read misses
system.cpu7.dtb.read_acv                    15                       # DTB read access violations
system.cpu7.dtb.read_accesses          7283387                       # DTB read accesses
system.cpu7.dtb.write_hits              251072                       # DTB write hits
system.cpu7.dtb.write_misses               108                       # DTB write misses
system.cpu7.dtb.write_acv                    0                       # DTB write access violations
system.cpu7.dtb.write_accesses          241063                       # DTB write accesses
system.cpu7.dtb.data_hits              7583364                       # DTB hits
system.cpu7.dtb.data_misses                473                       # DTB misses
system.cpu7.dtb.data_acv                    15                       # DTB access violations
system.cpu7.dtb.data_accesses          7524450                       # DTB accesses
system.cpu7.itb.fetch_hits             3096444                       # ITB hits
system.cpu7.itb.fetch_misses               410                       # ITB misses
system.cpu7.itb.fetch_acv                    3                       # ITB acv
system.cpu7.itb.fetch_accesses         3096854                       # ITB accesses
system.cpu7.itb.read_hits                    0                       # DTB read hits
system.cpu7.itb.read_misses                  0                       # DTB read misses
system.cpu7.itb.read_acv                     0                       # DTB read access violations
system.cpu7.itb.read_accesses                0                       # DTB read accesses
system.cpu7.itb.write_hits                   0                       # DTB write hits
system.cpu7.itb.write_misses                 0                       # DTB write misses
system.cpu7.itb.write_acv                    0                       # DTB write access violations
system.cpu7.itb.write_accesses               0                       # DTB write accesses
system.cpu7.itb.data_hits                    0                       # DTB hits
system.cpu7.itb.data_misses                  0                       # DTB misses
system.cpu7.itb.data_acv                     0                       # DTB access violations
system.cpu7.itb.data_accesses                0                       # DTB accesses
system.cpu7.numCycles                 13986123                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles      9076010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts               22001909                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches             1774930                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches      1028212                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles               4109274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles          811034                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.BlockedCycles         160380                       # Number of cycles fetch has spent blocked
system.cpu7.fetch.MiscStallCycles        16217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu7.fetch.PendingTrapStallCycles         4139                       # Number of stall cycles due to pending traps
system.cpu7.fetch.PendingQuiesceStallCycles          581                       # Number of stall cycles due to pending quiesce instructions
system.cpu7.fetch.IcacheWaitRetryStallCycles        14402                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines           3133762                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes        281279                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples     13863634                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean      1.587023                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev     2.920725                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0          9754360     70.36%     70.36% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1           771209      5.56%     75.92% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2           116545      0.84%     76.76% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3           770130      5.56%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4           113663      0.82%     83.14% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5            72926      0.53%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6            91278      0.66%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7            67914      0.49%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8          2105609     15.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total     13863634                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate          0.126907                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                1.573124                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles          9238719                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles        168361                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles           3973944                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles           317                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles         482291                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved        19750                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred           406                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts       21124038                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts          1317                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles         482291                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles          9499821                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles           27179                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       127342                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles           3712769                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles         14231                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts       19383798                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents             7                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents              9                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LSQFullEvents         14930                       # Number of times rename has blocked due to LSQ full
system.cpu7.rename.RenamedOperands     16849121                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups      25354840                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups     23993216                       # Number of integer rename lookups
system.cpu7.rename.fp_rename_lookups      1361535                       # Number of floating rename lookups
system.cpu7.rename.CommittedMaps      13888390                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps          2960711                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts         8641                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         1003                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts             52723                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads      7680155                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores       596613                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads       160247                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores        20949                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded           18102668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded         7023                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued          16697299                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          425                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined      2484401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined      3157155                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved         5409                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     13863634                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean     1.204396                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev     0.915127                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0      3254264     23.47%     23.47% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1      5745253     41.44%     64.91% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2      3812836     27.50%     92.42% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3       902969      6.51%     98.93% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4       126798      0.91%     99.84% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5        19097      0.14%     99.98% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6         2170      0.02%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7          206      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8           41      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total     13863634                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               7      0.03%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult              0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv               0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd             0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp             0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt             0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv             0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd              0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu              0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp              0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt              0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc             0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult             0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt             0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt            0      0.00%      0.03% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead          23511     96.14%     96.16% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite           938      3.84%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass           56      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu       8910443     53.36%     53.36% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult         1238      0.01%     53.37% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv             0      0.00%     53.37% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd        65448      0.39%     53.76% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp          171      0.00%     53.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt           84      0.00%     53.77% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult        65495      0.39%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv          120      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt           84      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.16% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead      7397296     44.30%     98.46% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite       251644      1.51%     99.97% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess         5220      0.03%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total       16697299                       # Type of FU issued
system.cpu7.iq.rate                   1.193848                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt               24456                       # FU busy when requested
system.cpu7.iq.fu_busy_rate           0.001465                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads     45526239                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes     18274309                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses     15212088                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads      1756873                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes      2320375                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses       503701                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses       15834280                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses          887419                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads       149827                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1306299                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses        17063                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          602                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       348595                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked       896936                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles         482291                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles           14912                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles           440                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts     18113799                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts       938840                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts       7680155                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts       596613                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts         6355                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents             10                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents           237                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents          602                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect         2152                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect         2306                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts         4458                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts      16627106                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts       7332879                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts        70192                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                     0                       # number of swp insts executed
system.cpu7.iew.exec_nop                  4108                       # number of nop insts executed
system.cpu7.iew.exec_refs              7584146                       # number of memory reference insts executed
system.cpu7.iew.exec_branches          1493814                       # Number of branches executed
system.cpu7.iew.exec_stores             251267                       # Number of stores executed
system.cpu7.iew.exec_rate             1.188829                       # Inst execution rate
system.cpu7.iew.wb_sent               15731923                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count              15715789                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers          13795093                       # num instructions producing a value
system.cpu7.iew.wb_consumers          15230049                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate               1.123670                       # insts written-back per cycle
system.cpu7.iew.wb_fanout             0.905781                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts      2485207                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         1614                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts         4378                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     13381343                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.167658                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.147518                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      7421983     55.47%     55.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      3608440     26.97%     82.43% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       834917      6.24%     88.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3        48464      0.36%     89.03% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4        22225      0.17%     89.20% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         7804      0.06%     89.26% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       711965      5.32%     94.58% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7         2909      0.02%     94.60% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       722636      5.40%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     13381343                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts     15624827                       # Number of instructions committed
system.cpu7.commit.committedOps       15624827                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                6621866                       # Number of memory references committed
system.cpu7.commit.loads               6373848                       # Number of loads committed
system.cpu7.commit.membars                 550                       # Number of memory barriers committed
system.cpu7.commit.branches            1484694                       # Number of branches committed
system.cpu7.commit.fp_insts             494386                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts          15483460                       # Number of committed integer instructions.
system.cpu7.commit.function_calls         2250                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass         2924      0.02%      0.02% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu      8862075     56.72%     56.74% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         1181      0.01%     56.74% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv            0      0.00%     56.74% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd        65305      0.42%     57.16% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp          162      0.00%     57.16% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt           84      0.00%     57.16% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult        65265      0.42%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv          109      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt           81      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.58% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead      6374398     40.80%     98.38% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       248023      1.59%     99.97% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess         5220      0.03%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total     15624827                       # Class of committed instruction
system.cpu7.commit.bw_lim_events        722636                       # number cycles where commit BW limit reached
system.cpu7.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu7.rob.rob_reads             30764458                       # The number of ROB reads
system.cpu7.rob.rob_writes            36711283                       # The number of ROB writes
system.cpu7.timesIdled                    2211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                  122489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles             29961362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts            15621959                       # Number of Instructions Simulated
system.cpu7.committedOps              15621959                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                       0.895286                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                 0.895286                       # CPI: Total CPI of All Threads
system.cpu7.ipc                       1.116961                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                 1.116961                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads         20981345                       # number of integer regfile reads
system.cpu7.int_regfile_writes        13608411                       # number of integer regfile writes
system.cpu7.fp_regfile_reads            388027                       # number of floating regfile reads
system.cpu7.fp_regfile_writes           377985                       # number of floating regfile writes
system.cpu7.misc_regfile_reads         1109448                       # number of misc regfile reads
system.cpu7.misc_regfile_writes           3398                       # number of misc regfile writes
system.cpu8.branchPred.lookups         1661649                       # Number of BP lookups
system.cpu8.branchPred.condPredicted      1615467                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect         5094                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups      1043219                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits         1013786                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct     97.178637                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS           14091                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect          244                       # Number of incorrect RAS predictions.
system.cpu8.dtb.fetch_hits                   0                       # ITB hits
system.cpu8.dtb.fetch_misses                 0                       # ITB misses
system.cpu8.dtb.fetch_acv                    0                       # ITB acv
system.cpu8.dtb.fetch_accesses               0                       # ITB accesses
system.cpu8.dtb.read_hits              6616116                       # DTB read hits
system.cpu8.dtb.read_misses                590                       # DTB read misses
system.cpu8.dtb.read_acv                    10                       # DTB read access violations
system.cpu8.dtb.read_accesses          6529595                       # DTB read accesses
system.cpu8.dtb.write_hits              383481                       # DTB write hits
system.cpu8.dtb.write_misses               233                       # DTB write misses
system.cpu8.dtb.write_acv                    0                       # DTB write access violations
system.cpu8.dtb.write_accesses          325966                       # DTB write accesses
system.cpu8.dtb.data_hits              6999597                       # DTB hits
system.cpu8.dtb.data_misses                823                       # DTB misses
system.cpu8.dtb.data_acv                    10                       # DTB access violations
system.cpu8.dtb.data_accesses          6855561                       # DTB accesses
system.cpu8.itb.fetch_hits             2932868                       # ITB hits
system.cpu8.itb.fetch_misses               411                       # ITB misses
system.cpu8.itb.fetch_acv                   71                       # ITB acv
system.cpu8.itb.fetch_accesses         2933279                       # ITB accesses
system.cpu8.itb.read_hits                    0                       # DTB read hits
system.cpu8.itb.read_misses                  0                       # DTB read misses
system.cpu8.itb.read_acv                     0                       # DTB read access violations
system.cpu8.itb.read_accesses                0                       # DTB read accesses
system.cpu8.itb.write_hits                   0                       # DTB write hits
system.cpu8.itb.write_misses                 0                       # DTB write misses
system.cpu8.itb.write_acv                    0                       # DTB write access violations
system.cpu8.itb.write_accesses               0                       # DTB write accesses
system.cpu8.itb.data_hits                    0                       # DTB hits
system.cpu8.itb.data_misses                  0                       # DTB misses
system.cpu8.itb.data_acv                     0                       # DTB access violations
system.cpu8.itb.data_accesses                0                       # DTB accesses
system.cpu8.numCycles                 14439240                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles      8716942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts               20690259                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches             1661649                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches      1027877                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles               3880744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles          983003                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.BlockedCycles         416569                       # Number of cycles fetch has spent blocked
system.cpu8.fetch.MiscStallCycles        23884                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu8.fetch.PendingTrapStallCycles         4626                       # Number of stall cycles due to pending traps
system.cpu8.fetch.PendingQuiesceStallCycles          552                       # Number of stall cycles due to pending quiesce instructions
system.cpu8.fetch.IcacheWaitRetryStallCycles        29132                       # Number of stall cycles due to full MSHR
system.cpu8.fetch.CacheLines           3015114                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes        341055                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples     13655473                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean      1.515162                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev     2.855758                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0          9774729     71.58%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1           641702      4.70%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2           223372      1.64%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3           687121      5.03%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::4           129410      0.95%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::5            79563      0.58%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::6           128359      0.94%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::7            74895      0.55%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::8          1916322     14.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total     13655473                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate          0.115079                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                1.432919                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles          8909939                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles        423903                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles           3738528                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles           672                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles         582429                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved        25035                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred           685                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts       19782330                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts          2165                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles         582429                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles          9208489                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles          169744                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles       202980                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles           3439886                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles         51944                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts       17934966                       # Number of instructions processed by rename
system.cpu8.rename.ROBFullEvents            26                       # Number of times rename has blocked due to ROB full
system.cpu8.rename.IQFullEvents            398                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LSQFullEvents         49325                       # Number of times rename has blocked due to LSQ full
system.cpu8.rename.RenamedOperands     15376598                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups      23433669                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups     22113007                       # Number of integer rename lookups
system.cpu8.rename.fp_rename_lookups      1320548                       # Number of floating rename lookups
system.cpu8.rename.CommittedMaps      11925128                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps          3451451                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts        13440                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts         2150                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts            105350                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads      7059824                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores       772623                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads       259941                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores        27067                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded           16522101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded        11489                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued          14825715                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued         1015                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined      2958641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined      3660927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved         8245                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     13655473                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean     1.085698                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev     0.956653                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0      4260868     31.20%     31.20% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1      5176939     37.91%     69.11% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2      3206388     23.48%     92.59% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3       838757      6.14%     98.74% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::4       149422      1.09%     99.83% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::5        17485      0.13%     99.96% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::6         4748      0.03%     99.99% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::7          800      0.01%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::8           66      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total     13655473                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu              42      0.13%      0.13% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult              0      0.00%      0.13% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv               0      0.00%      0.13% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd             0      0.00%      0.13% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp             0      0.00%      0.13% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt             0      0.00%      0.13% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult            2      0.01%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv             0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd              0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu              0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp              0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt              0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc             0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult             0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt             0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt            0      0.00%      0.14% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead          30487     93.59%     93.73% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite          2044      6.27%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass           22      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu       7617695     51.38%     51.38% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult         1591      0.01%     51.39% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv             0      0.00%     51.39% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd        65878      0.44%     51.84% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp           81      0.00%     51.84% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt           33      0.00%     51.84% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult        63582      0.43%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv           62      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt           39      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.27% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead      6684386     45.09%     97.35% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite       384422      2.59%     99.95% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess         7924      0.05%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total       14825715                       # Type of FU issued
system.cpu8.iq.rate                   1.026766                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt               32575                       # FU busy when requested
system.cpu8.iq.fu_busy_rate           0.002197                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads     41638653                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes     17195273                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     13218281                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads      1701839                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes      2297848                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses       497047                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses       13995623                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses          862645                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads       251638                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads      1537938                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses        21683                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation          920                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       394038                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked      1091116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles         582429                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles           83708                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles          5133                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts     16544228                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts       994528                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts       7059824                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts       772623                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts         9953                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents             42                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents           224                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents          920                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect         2270                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect         3760                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts         6030                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts      14748752                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts       6617013                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts        76962                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                     0                       # number of swp insts executed
system.cpu8.iew.exec_nop                 10638                       # number of nop insts executed
system.cpu8.iew.exec_refs              7000835                       # number of memory reference insts executed
system.cpu8.iew.exec_branches          1283134                       # Number of branches executed
system.cpu8.iew.exec_stores             383822                       # Number of stores executed
system.cpu8.iew.exec_rate             1.021435                       # Inst execution rate
system.cpu8.iew.wb_sent               13731434                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count              13715328                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers          11800356                       # num instructions producing a value
system.cpu8.iew.wb_consumers          12969521                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate               0.949865                       # insts written-back per cycle
system.cpu8.iew.wb_fanout             0.909853                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts      2958716                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls         3244                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts         5840                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     13073044                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     1.038728                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     2.010215                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0      7637485     58.42%     58.42% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1      3386993     25.91%     84.33% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2       735320      5.62%     89.95% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3        70236      0.54%     90.49% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4        51540      0.39%     90.89% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5        25601      0.20%     91.08% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6       572056      4.38%     95.46% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7         6013      0.05%     95.50% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8       587800      4.50%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     13073044                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts     13579333                       # Number of instructions committed
system.cpu8.commit.committedOps       13579333                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                5900463                       # Number of memory references committed
system.cpu8.commit.loads               5521878                       # Number of loads committed
system.cpu8.commit.membars                1241                       # Number of memory barriers committed
system.cpu8.commit.branches            1265712                       # Number of branches committed
system.cpu8.commit.fp_insts             488724                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts          13431387                       # Number of committed integer instructions.
system.cpu8.commit.function_calls         3670                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass         8749      0.06%      0.06% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu      7530224     55.45%     55.52% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult         1445      0.01%     55.53% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv            0      0.00%     55.53% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd        65693      0.48%     56.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp           70      0.00%     56.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt           33      0.00%     56.01% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult        63344      0.47%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv           46      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt           35      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.48% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead      5523119     40.67%     97.15% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       378651      2.79%     99.94% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess         7924      0.06%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total     13579333                       # Class of committed instruction
system.cpu8.commit.bw_lim_events        587800                       # number cycles where commit BW limit reached
system.cpu8.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu8.rob.rob_reads             29017034                       # The number of ROB reads
system.cpu8.rob.rob_writes            33671497                       # The number of ROB writes
system.cpu8.timesIdled                    8454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                  783767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles             29509936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts            13570606                       # Number of Instructions Simulated
system.cpu8.committedOps              13570606                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                       1.064008                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                 1.064008                       # CPI: Total CPI of All Threads
system.cpu8.ipc                       0.939842                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                 0.939842                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads         18519128                       # number of integer regfile reads
system.cpu8.int_regfile_writes        11693321                       # number of integer regfile writes
system.cpu8.fp_regfile_reads            387411                       # number of floating regfile reads
system.cpu8.fp_regfile_writes           370496                       # number of floating regfile writes
system.cpu8.misc_regfile_reads         1071390                       # number of misc regfile reads
system.cpu8.misc_regfile_writes           5873                       # number of misc regfile writes
system.cpu9.branchPred.lookups         1579573                       # Number of BP lookups
system.cpu9.branchPred.condPredicted      1543532                       # Number of conditional branches predicted
system.cpu9.branchPred.condIncorrect         3843                       # Number of conditional branches incorrect
system.cpu9.branchPred.BTBLookups       956904                       # Number of BTB lookups
system.cpu9.branchPred.BTBHits          939794                       # Number of BTB hits
system.cpu9.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu9.branchPred.BTBHitPct     98.211942                       # BTB Hit Percentage
system.cpu9.branchPred.usedRAS           11546                       # Number of times the RAS was used to get a target.
system.cpu9.branchPred.RASInCorrect          204                       # Number of incorrect RAS predictions.
system.cpu9.dtb.fetch_hits                   0                       # ITB hits
system.cpu9.dtb.fetch_misses                 0                       # ITB misses
system.cpu9.dtb.fetch_acv                    0                       # ITB acv
system.cpu9.dtb.fetch_accesses               0                       # ITB accesses
system.cpu9.dtb.read_hits              6444760                       # DTB read hits
system.cpu9.dtb.read_misses                435                       # DTB read misses
system.cpu9.dtb.read_acv                     8                       # DTB read access violations
system.cpu9.dtb.read_accesses          6368899                       # DTB read accesses
system.cpu9.dtb.write_hits              343827                       # DTB write hits
system.cpu9.dtb.write_misses               176                       # DTB write misses
system.cpu9.dtb.write_acv                    0                       # DTB write access violations
system.cpu9.dtb.write_accesses          292901                       # DTB write accesses
system.cpu9.dtb.data_hits              6788587                       # DTB hits
system.cpu9.dtb.data_misses                611                       # DTB misses
system.cpu9.dtb.data_acv                     8                       # DTB access violations
system.cpu9.dtb.data_accesses          6661800                       # DTB accesses
system.cpu9.itb.fetch_hits             2808330                       # ITB hits
system.cpu9.itb.fetch_misses               381                       # ITB misses
system.cpu9.itb.fetch_acv                   15                       # ITB acv
system.cpu9.itb.fetch_accesses         2808711                       # ITB accesses
system.cpu9.itb.read_hits                    0                       # DTB read hits
system.cpu9.itb.read_misses                  0                       # DTB read misses
system.cpu9.itb.read_acv                     0                       # DTB read access violations
system.cpu9.itb.read_accesses                0                       # DTB read accesses
system.cpu9.itb.write_hits                   0                       # DTB write hits
system.cpu9.itb.write_misses                 0                       # DTB write misses
system.cpu9.itb.write_acv                    0                       # DTB write access violations
system.cpu9.itb.write_accesses               0                       # DTB write accesses
system.cpu9.itb.data_hits                    0                       # DTB hits
system.cpu9.itb.data_misses                  0                       # DTB misses
system.cpu9.itb.data_acv                     0                       # DTB access violations
system.cpu9.itb.data_accesses                0                       # DTB accesses
system.cpu9.numCycles                 13590512                       # number of cpu cycles simulated
system.cpu9.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu9.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu9.fetch.icacheStallCycles      8315737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu9.fetch.Insts               19814603                       # Number of instructions fetch has processed
system.cpu9.fetch.Branches             1579573                       # Number of branches that fetch encountered
system.cpu9.fetch.predictedBranches       951340                       # Number of branches that fetch has predicted taken
system.cpu9.fetch.Cycles               3717561                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu9.fetch.SquashCycles          834748                       # Number of cycles fetch has spent squashing
system.cpu9.fetch.BlockedCycles         360317                       # Number of cycles fetch has spent blocked
system.cpu9.fetch.MiscStallCycles        15018                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu9.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu9.fetch.PendingTrapStallCycles         3924                       # Number of stall cycles due to pending traps
system.cpu9.fetch.PendingQuiesceStallCycles          589                       # Number of stall cycles due to pending quiesce instructions
system.cpu9.fetch.IcacheWaitRetryStallCycles        22218                       # Number of stall cycles due to full MSHR
system.cpu9.fetch.CacheLines           2874270                       # Number of cache lines fetched
system.cpu9.fetch.IcacheSquashes        299508                       # Number of outstanding Icache misses that were squashed
system.cpu9.fetch.rateDist::samples     12926595                       # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::mean      1.532856                       # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::stdev     2.874507                       # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::0          9209034     71.24%     71.24% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::1           641488      4.96%     76.20% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::2           193755      1.50%     77.70% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::3           677984      5.24%     82.95% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::4           102598      0.79%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::5            61706      0.48%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::6           115406      0.89%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::7            56697      0.44%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::8          1867927     14.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.rateDist::total     12926595                       # Number of instructions fetched each cycle (Total)
system.cpu9.fetch.branchRate          0.116226                       # Number of branch fetches per cycle
system.cpu9.fetch.rate                1.457973                       # Number of inst fetches per cycle
system.cpu9.decode.IdleCycles          8482827                       # Number of cycles decode is idle
system.cpu9.decode.BlockedCycles        365196                       # Number of cycles decode is blocked
system.cpu9.decode.RunCycles           3587257                       # Number of cycles decode is running
system.cpu9.decode.UnblockCycles           523                       # Number of cycles decode is unblocking
system.cpu9.decode.SquashCycles         490790                       # Number of cycles decode is squashing
system.cpu9.decode.BranchResolved        18778                       # Number of times decode resolved a branch
system.cpu9.decode.BranchMispred           533                       # Number of times decode detected a branch misprediction
system.cpu9.decode.DecodedInsts       18961053                       # Number of instructions handled by decode
system.cpu9.decode.SquashedInsts          1740                       # Number of squashed instructions handled by decode
system.cpu9.rename.SquashCycles         490790                       # Number of cycles rename is squashing
system.cpu9.rename.IdleCycles          8748240                       # Number of cycles rename is idle
system.cpu9.rename.BlockCycles          151429                       # Number of cycles rename is blocking
system.cpu9.rename.serializeStallCycles       169338                       # count of cycles rename stalled for serializing inst
system.cpu9.rename.RunCycles           3321648                       # Number of cycles rename is running
system.cpu9.rename.UnblockCycles         45149                       # Number of cycles rename is unblocking
system.cpu9.rename.RenamedInsts       17266331                       # Number of instructions processed by rename
system.cpu9.rename.ROBFullEvents            22                       # Number of times rename has blocked due to ROB full
system.cpu9.rename.IQFullEvents            187                       # Number of times rename has blocked due to IQ full
system.cpu9.rename.LSQFullEvents         42394                       # Number of times rename has blocked due to LSQ full
system.cpu9.rename.RenamedOperands     14844908                       # Number of destination operands rename has renamed
system.cpu9.rename.RenameLookups      22617798                       # Number of register rename lookups that rename has made
system.cpu9.rename.int_rename_lookups     21263516                       # Number of integer rename lookups
system.cpu9.rename.fp_rename_lookups      1354173                       # Number of floating rename lookups
system.cpu9.rename.CommittedMaps      11882379                       # Number of HB maps that are committed
system.cpu9.rename.UndoneMaps          2962510                       # Number of HB maps that are undone due to squashing
system.cpu9.rename.serializingInsts        11284                       # count of serializing insts renamed
system.cpu9.rename.tempSerializingInsts         1544                       # count of temporary serializing insts renamed
system.cpu9.rename.skidInsts             86829                       # count of insts added to the skid buffer
system.cpu9.memDep0.insertedLoads      6765168                       # Number of loads inserted to the mem dependence unit.
system.cpu9.memDep0.insertedStores       706173                       # Number of stores inserted to the mem dependence unit.
system.cpu9.memDep0.conflictingLoads       189929                       # Number of conflicting loads.
system.cpu9.memDep0.conflictingStores        25769                       # Number of conflicting stores.
system.cpu9.iq.iqInstsAdded           16002303                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu9.iq.iqNonSpecInstsAdded         9453                       # Number of non-speculative instructions added to the IQ
system.cpu9.iq.iqInstsIssued          14581637                       # Number of instructions issued
system.cpu9.iq.iqSquashedInstsIssued          823                       # Number of squashed instructions issued
system.cpu9.iq.iqSquashedInstsExamined      2518104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu9.iq.iqSquashedOperandsExamined      3189790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu9.iq.iqSquashedNonSpecRemoved         6835                       # Number of squashed non-spec instructions that were removed
system.cpu9.iq.issued_per_cycle::samples     12926595                       # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::mean     1.128034                       # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::stdev     0.947884                       # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::0      3688185     28.53%     28.53% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::1      5064558     39.18%     67.71% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::2      3196613     24.73%     92.44% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::3       816302      6.31%     98.75% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::4       133860      1.04%     99.79% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::5        23480      0.18%     99.97% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::6         3124      0.02%    100.00% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::7          421      0.00%    100.00% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::8           52      0.00%    100.00% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu9.iq.issued_per_cycle::total     12926595                       # Number of insts issued each cycle
system.cpu9.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu9.iq.fu_full::IntAlu              29      0.13%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::IntMult              0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::IntDiv               0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::FloatAdd             0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::FloatCmp             0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::FloatCvt             0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::FloatMult            1      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::FloatDiv             0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::FloatSqrt            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdAdd              0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdAddAcc            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdAlu              0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdCmp              0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdCvt              0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdMisc             0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdMult             0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdMultAcc            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdShift            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdShiftAcc            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdSqrt             0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatAdd            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatAlu            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatCmp            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatCvt            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatDiv            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatMisc            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatMult            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::SimdFloatSqrt            0      0.00%      0.13% # attempts to use FU when none available
system.cpu9.iq.fu_full::MemRead          20467     91.86%     92.00% # attempts to use FU when none available
system.cpu9.iq.fu_full::MemWrite          1783      8.00%    100.00% # attempts to use FU when none available
system.cpu9.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu9.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu9.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.cpu9.iq.FU_type_0::IntAlu       7605188     52.16%     52.16% # Type of FU issued
system.cpu9.iq.FU_type_0::IntMult         1148      0.01%     52.16% # Type of FU issued
system.cpu9.iq.FU_type_0::IntDiv             0      0.00%     52.16% # Type of FU issued
system.cpu9.iq.FU_type_0::FloatAdd        63653      0.44%     52.60% # Type of FU issued
system.cpu9.iq.FU_type_0::FloatCmp          105      0.00%     52.60% # Type of FU issued
system.cpu9.iq.FU_type_0::FloatCvt           48      0.00%     52.60% # Type of FU issued
system.cpu9.iq.FU_type_0::FloatMult        63198      0.43%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::FloatDiv           70      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::FloatSqrt           48      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdAdd            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdAddAcc            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdAlu            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdCmp            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdCvt            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdMisc            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdMult            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdMultAcc            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdShift            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdSqrt            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatAdd            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatCmp            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatCvt            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatDiv            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatMult            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.04% # Type of FU issued
system.cpu9.iq.FU_type_0::MemRead      6496700     44.55%     97.59% # Type of FU issued
system.cpu9.iq.FU_type_0::MemWrite       344522      2.36%     99.95% # Type of FU issued
system.cpu9.iq.FU_type_0::IprAccess         6925      0.05%    100.00% # Type of FU issued
system.cpu9.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu9.iq.FU_type_0::total       14581637                       # Type of FU issued
system.cpu9.iq.rate                   1.072928                       # Inst issue rate
system.cpu9.iq.fu_busy_cnt               22280                       # FU busy when requested
system.cpu9.iq.fu_busy_rate           0.001528                       # FU busy rate (busy events/executed inst)
system.cpu9.iq.int_inst_queue_reads     40382212                       # Number of integer instruction queue reads
system.cpu9.iq.int_inst_queue_writes     16208615                       # Number of integer instruction queue writes
system.cpu9.iq.int_inst_queue_wakeup_accesses     13094142                       # Number of integer instruction queue wakeup accesses
system.cpu9.iq.fp_inst_queue_reads      1730758                       # Number of floating instruction queue reads
system.cpu9.iq.fp_inst_queue_writes      2321958                       # Number of floating instruction queue writes
system.cpu9.iq.fp_inst_queue_wakeup_accesses       495009                       # Number of floating instruction queue wakeup accesses
system.cpu9.iq.int_alu_accesses       13732059                       # Number of integer alu accesses
system.cpu9.iq.fp_alu_accesses          871826                       # Number of floating point alu accesses
system.cpu9.iew.lsq.thread0.forwLoads       193553                       # Number of loads that had data forwarded from stores
system.cpu9.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu9.iew.lsq.thread0.squashedLoads      1297759                       # Number of loads squashed
system.cpu9.iew.lsq.thread0.ignoredResponses        11650                       # Number of memory responses ignored because the instruction is squashed
system.cpu9.iew.lsq.thread0.memOrderViolation          724                       # Number of memory ordering violations
system.cpu9.iew.lsq.thread0.squashedStores       366005                       # Number of stores squashed
system.cpu9.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu9.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu9.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu9.iew.lsq.thread0.cacheBlocked       974453                       # Number of times an access to memory failed due to the cache being blocked
system.cpu9.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu9.iew.iewSquashCycles         490790                       # Number of cycles IEW is squashing
system.cpu9.iew.iewBlockCycles           73743                       # Number of cycles IEW is blocking
system.cpu9.iew.iewUnblockCycles          4528                       # Number of cycles IEW is unblocking
system.cpu9.iew.iewDispatchedInsts     16021154                       # Number of instructions dispatched to IQ
system.cpu9.iew.iewDispSquashedInsts       926984                       # Number of squashed instructions skipped by dispatch
system.cpu9.iew.iewDispLoadInsts       6765168                       # Number of dispatched load instructions
system.cpu9.iew.iewDispStoreInsts       706173                       # Number of dispatched store instructions
system.cpu9.iew.iewDispNonSpecInsts         8331                       # Number of dispatched non-speculative instructions
system.cpu9.iew.iewIQFullEvents             24                       # Number of times the IQ has become full, causing a stall
system.cpu9.iew.iewLSQFullEvents           208                       # Number of times the LSQ has become full, causing a stall
system.cpu9.iew.memOrderViolationEvents          724                       # Number of memory order violations
system.cpu9.iew.predictedTakenIncorrect         1727                       # Number of branches that were predicted taken incorrectly
system.cpu9.iew.predictedNotTakenIncorrect         2971                       # Number of branches that were predicted not taken incorrectly
system.cpu9.iew.branchMispredicts         4698                       # Number of branch mispredicts detected at execute
system.cpu9.iew.iewExecutedInsts      14525328                       # Number of executed instructions
system.cpu9.iew.iewExecLoadInsts       6445456                       # Number of load instructions executed
system.cpu9.iew.iewExecSquashedInsts        56307                       # Number of squashed instructions skipped in execute
system.cpu9.iew.exec_swp                     0                       # number of swp insts executed
system.cpu9.iew.exec_nop                  9398                       # number of nop insts executed
system.cpu9.iew.exec_refs              6789543                       # number of memory reference insts executed
system.cpu9.iew.exec_branches          1278808                       # Number of branches executed
system.cpu9.iew.exec_stores             344087                       # Number of stores executed
system.cpu9.iew.exec_rate             1.068784                       # Inst execution rate
system.cpu9.iew.wb_sent               13601937                       # cumulative count of insts sent to commit
system.cpu9.iew.wb_count              13589151                       # cumulative count of insts written-back
system.cpu9.iew.wb_producers          11751062                       # num instructions producing a value
system.cpu9.iew.wb_consumers          12938986                       # num instructions consuming a value
system.cpu9.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu9.iew.wb_rate               0.999900                       # insts written-back per cycle
system.cpu9.iew.wb_fanout             0.908190                       # average fanout of values written-back
system.cpu9.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu9.commit.commitSquashedInsts      2516989                       # The number of squashed insts skipped by commit
system.cpu9.commit.commitNonSpecStalls         2618                       # The number of times commit has been forced to stall to communicate backwards
system.cpu9.commit.branchMispredicts         4554                       # The number of times a branch was mispredicted
system.cpu9.commit.committed_per_cycle::samples     12435805                       # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::mean     1.085473                       # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::stdev     2.055747                       # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::0      7102235     57.11%     57.11% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::1      3298892     26.53%     83.64% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::2       727204      5.85%     89.49% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::3        62132      0.50%     89.99% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::4        40161      0.32%     90.31% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::5        23782      0.19%     90.50% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::6       584789      4.70%     95.20% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::7         2138      0.02%     95.22% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::8       594472      4.78%    100.00% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu9.commit.committed_per_cycle::total     12435805                       # Number of insts commited each cycle
system.cpu9.commit.committedInsts     13498726                       # Number of instructions committed
system.cpu9.commit.committedOps       13498726                       # Number of ops (including micro ops) committed
system.cpu9.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu9.commit.refs                5807568                       # Number of memory references committed
system.cpu9.commit.loads               5467400                       # Number of loads committed
system.cpu9.commit.membars                 940                       # Number of memory barriers committed
system.cpu9.commit.branches            1267452                       # Number of branches committed
system.cpu9.commit.fp_insts             486932                       # Number of committed floating point instructions.
system.cpu9.commit.int_insts          13356360                       # Number of committed integer instructions.
system.cpu9.commit.function_calls         3114                       # Number of function calls committed.
system.cpu9.commit.op_class_0::No_OpClass         7799      0.06%      0.06% # Class of committed instruction
system.cpu9.commit.op_class_0::IntAlu      7547680     55.91%     55.97% # Class of committed instruction
system.cpu9.commit.op_class_0::IntMult         1058      0.01%     55.98% # Class of committed instruction
system.cpu9.commit.op_class_0::IntDiv            0      0.00%     55.98% # Class of committed instruction
system.cpu9.commit.op_class_0::FloatAdd        63479      0.47%     56.45% # Class of committed instruction
system.cpu9.commit.op_class_0::FloatCmp           88      0.00%     56.45% # Class of committed instruction
system.cpu9.commit.op_class_0::FloatCvt           48      0.00%     56.45% # Class of committed instruction
system.cpu9.commit.op_class_0::FloatMult        62999      0.47%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::FloatDiv           60      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::FloatSqrt           44      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdMult            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu9.commit.op_class_0::MemRead      5468340     40.51%     97.43% # Class of committed instruction
system.cpu9.commit.op_class_0::MemWrite       340206      2.52%     99.95% # Class of committed instruction
system.cpu9.commit.op_class_0::IprAccess         6925      0.05%    100.00% # Class of committed instruction
system.cpu9.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu9.commit.op_class_0::total     13498726                       # Class of committed instruction
system.cpu9.commit.bw_lim_events        594472                       # number cycles where commit BW limit reached
system.cpu9.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu9.rob.rob_reads             27851673                       # The number of ROB reads
system.cpu9.rob.rob_writes            32528754                       # The number of ROB writes
system.cpu9.timesIdled                    6907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu9.idleCycles                  663917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu9.quiesceCycles             30358102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu9.committedInsts            13490959                       # Number of Instructions Simulated
system.cpu9.committedOps              13490959                       # Number of Ops (including micro ops) Simulated
system.cpu9.cpi                       1.007379                       # CPI: Cycles Per Instruction
system.cpu9.cpi_total                 1.007379                       # CPI: Total CPI of All Threads
system.cpu9.ipc                       0.992675                       # IPC: Instructions Per Cycle
system.cpu9.ipc_total                 0.992675                       # IPC: Total IPC of All Threads
system.cpu9.int_regfile_reads         18285738                       # number of integer regfile reads
system.cpu9.int_regfile_writes        11609324                       # number of integer regfile writes
system.cpu9.fp_regfile_reads            379861                       # number of floating regfile reads
system.cpu9.fp_regfile_writes           369289                       # number of floating regfile writes
system.cpu9.misc_regfile_reads         1100661                       # number of misc regfile reads
system.cpu9.misc_regfile_writes           5018                       # number of misc regfile writes
system.cpu10.branchPred.lookups          111350                       # Number of BP lookups
system.cpu10.branchPred.condPredicted        97168                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect         1301                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups        93611                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits           83699                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct     89.411501                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS            4122                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect          106                       # Number of incorrect RAS predictions.
system.cpu10.dtb.fetch_hits                   0                       # ITB hits
system.cpu10.dtb.fetch_misses                 0                       # ITB misses
system.cpu10.dtb.fetch_acv                    0                       # ITB acv
system.cpu10.dtb.fetch_accesses               0                       # ITB accesses
system.cpu10.dtb.read_hits               187598                       # DTB read hits
system.cpu10.dtb.read_misses                104                       # DTB read misses
system.cpu10.dtb.read_acv                     1                       # DTB read access violations
system.cpu10.dtb.read_accesses           142810                       # DTB read accesses
system.cpu10.dtb.write_hits               24879                       # DTB write hits
system.cpu10.dtb.write_misses                28                       # DTB write misses
system.cpu10.dtb.write_acv                    0                       # DTB write access violations
system.cpu10.dtb.write_accesses           16793                       # DTB write accesses
system.cpu10.dtb.data_hits               212477                       # DTB hits
system.cpu10.dtb.data_misses                132                       # DTB misses
system.cpu10.dtb.data_acv                     1                       # DTB access violations
system.cpu10.dtb.data_accesses           159603                       # DTB accesses
system.cpu10.itb.fetch_hits               99701                       # ITB hits
system.cpu10.itb.fetch_misses               101                       # ITB misses
system.cpu10.itb.fetch_acv                    1                       # ITB acv
system.cpu10.itb.fetch_accesses           99802                       # ITB accesses
system.cpu10.itb.read_hits                    0                       # DTB read hits
system.cpu10.itb.read_misses                  0                       # DTB read misses
system.cpu10.itb.read_acv                     0                       # DTB read access violations
system.cpu10.itb.read_accesses                0                       # DTB read accesses
system.cpu10.itb.write_hits                   0                       # DTB write hits
system.cpu10.itb.write_misses                 0                       # DTB write misses
system.cpu10.itb.write_acv                    0                       # DTB write access violations
system.cpu10.itb.write_accesses               0                       # DTB write accesses
system.cpu10.itb.data_hits                    0                       # DTB hits
system.cpu10.itb.data_misses                  0                       # DTB misses
system.cpu10.itb.data_acv                     0                       # DTB access violations
system.cpu10.itb.data_accesses                0                       # DTB accesses
system.cpu10.numCycles                   810412                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles       395067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                 763127                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches              111350                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches        87821                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                166036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles           94103                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.BlockedCycles         103726                       # Number of cycles fetch has spent blocked
system.cpu10.fetch.MiscStallCycles         4885                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu10.fetch.PendingTrapStallCycles          921                       # Number of stall cycles due to pending traps
system.cpu10.fetch.PendingQuiesceStallCycles          662                       # Number of stall cycles due to pending quiesce instructions
system.cpu10.fetch.IcacheWaitRetryStallCycles         5621                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines            135866                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes         32976                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples       729671                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean      1.045851                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev     2.278177                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0           563635     77.25%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1             8127      1.11%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2            48064      6.59%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3            16899      2.32%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4            19359      2.65%     89.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5            12069      1.65%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6             5162      0.71%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7            11426      1.57%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8            44930      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total       729671                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate          0.137399                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                0.941653                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles           411784                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles        107139                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles            157942                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles           212                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles          52592                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved         7294                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred           173                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts         734263                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts           639                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles          52592                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles           436355                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles            7120                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        95138                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles            133392                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles          5073                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts         633845                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents            15                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents             11                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LSQFullEvents          1463                       # Number of times rename has blocked due to LSQ full
system.cpu10.rename.RenamedOperands       484527                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups        786503                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       778516                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         7940                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps        185606                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps           298921                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts         4934                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          802                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts             18314                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads       219701                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores        38323                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads        18965                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          656                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded             476881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded         4997                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued            349834                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued          263                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       246847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       266368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved         3856                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       729671                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean     0.479441                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev     0.924948                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0       519300     71.17%     71.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1       125867     17.25%     88.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2        48672      6.67%     95.09% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3        22319      3.06%     98.15% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4         9549      1.31%     99.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5         2540      0.35%     99.80% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6         1231      0.17%     99.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7          160      0.02%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8           33      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       729671                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu               1      0.04%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead           1978     76.55%     76.59% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite           605     23.41%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu        126997     36.30%     36.30% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult          439      0.13%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv             0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd            8      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     36.43% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead       194572     55.62%     92.05% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite        25101      7.18%     99.22% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess         2717      0.78%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total         349834                       # Type of FU issued
system.cpu10.iq.rate                   0.431674                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                2584                       # FU busy when requested
system.cpu10.iq.fu_busy_rate           0.007386                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads      1422454                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes       717474                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       252305                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads         9732                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes        11315                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses         3860                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses         347498                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses            4920                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads        18782                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       123607                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses         1994                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        14551                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked        89338                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles          52592                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles            3338                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles           116                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts       482857                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts       129679                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts        219701                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts        38323                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts         4543                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents             14                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents            40                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          513                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect         1249                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts         1762                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts        340909                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts        187779                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts         8925                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                     0                       # number of swp insts executed
system.cpu10.iew.exec_nop                   979                       # number of nop insts executed
system.cpu10.iew.exec_refs               212751                       # number of memory reference insts executed
system.cpu10.iew.exec_branches            28851                       # Number of branches executed
system.cpu10.iew.exec_stores              24972                       # Number of stores executed
system.cpu10.iew.exec_rate             0.420661                       # Inst execution rate
system.cpu10.iew.wb_sent                 258248                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                256165                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers            162378                       # num instructions producing a value
system.cpu10.iew.wb_consumers            174706                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate               0.316092                       # insts written-back per cycle
system.cpu10.iew.wb_fanout             0.929436                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts       246676                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls         1141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts         1688                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples       677079                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.346642                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.986646                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0       539325     79.65%     79.65% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       100376     14.82%     94.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2        15801      2.33%     96.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         9824      1.45%     98.26% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2891      0.43%     98.69% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1514      0.22%     98.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         2030      0.30%     99.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          604      0.09%     99.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4714      0.70%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total       677079                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts       234704                       # Number of instructions committed
system.cpu10.commit.committedOps         234704                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                 119866                       # Number of memory references committed
system.cpu10.commit.loads                 96094                       # Number of loads committed
system.cpu10.commit.membars                 370                       # Number of memory barriers committed
system.cpu10.commit.branches              24452                       # Number of branches committed
system.cpu10.commit.fp_insts               3859                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts            231086                       # Number of committed integer instructions.
system.cpu10.commit.function_calls         1363                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          566      0.24%      0.24% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       110773     47.20%     47.44% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          403      0.17%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            8      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.61% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        96464     41.10%     88.71% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite        23773     10.13%     98.84% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess         2717      1.16%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total       234704                       # Class of committed instruction
system.cpu10.commit.bw_lim_events          4714                       # number cycles where commit BW limit reached
system.cpu10.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu10.rob.rob_reads              1152351                       # The number of ROB reads
system.cpu10.rob.rob_writes             1016240                       # The number of ROB writes
system.cpu10.timesIdled                     890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                   80741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles             42165796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts              234138                       # Number of Instructions Simulated
system.cpu10.committedOps                234138                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                       3.461258                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                 3.461258                       # CPI: Total CPI of All Threads
system.cpu10.ipc                       0.288912                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                 0.288912                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads           401245                       # number of integer regfile reads
system.cpu10.int_regfile_writes          204156                       # number of integer regfile writes
system.cpu10.fp_regfile_reads              3758                       # number of floating regfile reads
system.cpu10.fp_regfile_writes              168                       # number of floating regfile writes
system.cpu10.misc_regfile_reads            7910                       # number of misc regfile reads
system.cpu10.misc_regfile_writes           1918                       # number of misc regfile writes
system.cpu11.branchPred.lookups           56786                       # Number of BP lookups
system.cpu11.branchPred.condPredicted        49086                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect          481                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups        45906                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits           39996                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct     87.125866                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS            3093                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect           53                       # Number of incorrect RAS predictions.
system.cpu11.dtb.fetch_hits                   0                       # ITB hits
system.cpu11.dtb.fetch_misses                 0                       # ITB misses
system.cpu11.dtb.fetch_acv                    0                       # ITB acv
system.cpu11.dtb.fetch_accesses               0                       # ITB accesses
system.cpu11.dtb.read_hits                36473                       # DTB read hits
system.cpu11.dtb.read_misses                  3                       # DTB read misses
system.cpu11.dtb.read_acv                     0                       # DTB read access violations
system.cpu11.dtb.read_accesses                3                       # DTB read accesses
system.cpu11.dtb.write_hits                6510                       # DTB write hits
system.cpu11.dtb.write_misses                 0                       # DTB write misses
system.cpu11.dtb.write_acv                    0                       # DTB write access violations
system.cpu11.dtb.write_accesses               0                       # DTB write accesses
system.cpu11.dtb.data_hits                42983                       # DTB hits
system.cpu11.dtb.data_misses                  3                       # DTB misses
system.cpu11.dtb.data_acv                     0                       # DTB access violations
system.cpu11.dtb.data_accesses                3                       # DTB accesses
system.cpu11.itb.fetch_hits                2207                       # ITB hits
system.cpu11.itb.fetch_misses                 0                       # ITB misses
system.cpu11.itb.fetch_acv                    0                       # ITB acv
system.cpu11.itb.fetch_accesses            2207                       # ITB accesses
system.cpu11.itb.read_hits                    0                       # DTB read hits
system.cpu11.itb.read_misses                  0                       # DTB read misses
system.cpu11.itb.read_acv                     0                       # DTB read access violations
system.cpu11.itb.read_accesses                0                       # DTB read accesses
system.cpu11.itb.write_hits                   0                       # DTB write hits
system.cpu11.itb.write_misses                 0                       # DTB write misses
system.cpu11.itb.write_acv                    0                       # DTB write access violations
system.cpu11.itb.write_accesses               0                       # DTB write accesses
system.cpu11.itb.data_hits                    0                       # DTB hits
system.cpu11.itb.data_misses                  0                       # DTB misses
system.cpu11.itb.data_acv                     0                       # DTB access violations
system.cpu11.itb.data_accesses                0                       # DTB accesses
system.cpu11.numCycles                   291721                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles        82765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                 195098                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches               56786                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches        43089                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                 56964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles           23324                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.BlockedCycles          78345                       # Number of cycles fetch has spent blocked
system.cpu11.fetch.MiscStallCycles          836                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu11.fetch.PendingQuiesceStallCycles          624                       # Number of stall cycles due to pending quiesce instructions
system.cpu11.fetch.IcacheWaitRetryStallCycles         2994                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines             27208                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes          5900                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples       235076                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean      0.829936                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev     1.836998                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0           178112     75.77%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1             1880      0.80%     76.57% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2            33375     14.20%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3             3471      1.48%     92.24% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4             4305      1.83%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5             2230      0.95%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6             2019      0.86%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7             1901      0.81%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8             7783      3.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total       235076                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate          0.194659                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                0.668783                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles            90842                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles         79449                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles             52068                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles           200                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles          12515                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved         2448                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred            38                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts         183613                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts           165                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles          12515                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles            98084                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles            1511                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        75247                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles             44935                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles          2783                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts         158701                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents            11                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents             12                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LSQFullEvents            18                       # Number of times rename has blocked due to LSQ full
system.cpu11.rename.RenamedOperands       106659                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups        186494                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       186455                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps         43729                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps            62930                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts         3357                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          497                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts             11234                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads        42118                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores         7650                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads         1695                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          443                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded             116128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded         4245                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued             93969                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           96                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        60211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        54428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved         3249                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       235076                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean     0.399739                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev     0.958556                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0       182483     77.63%     77.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1        33314     14.17%     91.80% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2         7844      3.34%     95.14% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3         4972      2.12%     97.25% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4         3516      1.50%     98.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5         1875      0.80%     99.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6          920      0.39%     99.94% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7          124      0.05%     99.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8           28      0.01%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       235076                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu               1      0.05%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead           1439     74.83%     74.88% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite           483     25.12%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu         44287     47.13%     47.13% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult          212      0.23%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv             0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.35% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead        40930     43.56%     90.91% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite         6598      7.02%     97.93% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess         1942      2.07%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total          93969                       # Type of FU issued
system.cpu11.iq.rate                   0.322119                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                1923                       # FU busy when requested
system.cpu11.iq.fu_busy_rate           0.020464                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads       425033                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes       180592                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        67052                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses          95892                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          438                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        28456                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1603                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        26768                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles          12515                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles              97                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles            15                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts       120790                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts        28557                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts         42118                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts         7650                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts         3823                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents             14                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          237                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          721                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts          958                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts         89459                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts         36476                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts         4510                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                     0                       # number of swp insts executed
system.cpu11.iew.exec_nop                   417                       # number of nop insts executed
system.cpu11.iew.exec_refs                43025                       # number of memory reference insts executed
system.cpu11.iew.exec_branches            11748                       # Number of branches executed
system.cpu11.iew.exec_stores               6549                       # Number of stores executed
system.cpu11.iew.exec_rate             0.306659                       # Inst execution rate
system.cpu11.iew.wb_sent                  67138                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                 67052                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers             28557                       # num instructions producing a value
system.cpu11.iew.wb_consumers             36211                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate               0.229850                       # insts written-back per cycle
system.cpu11.iew.wb_fanout             0.788628                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts        59706                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          996                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts          894                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples       222561                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.269904                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.959667                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0       193503     86.94%     86.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        17342      7.79%     94.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         4604      2.07%     96.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         3088      1.39%     98.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1157      0.52%     98.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          743      0.33%     99.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          397      0.18%     99.22% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          285      0.13%     99.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         1442      0.65%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total       222561                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts        60070                       # Number of instructions committed
system.cpu11.commit.committedOps          60070                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                  19709                       # Number of memory references committed
system.cpu11.commit.loads                 13662                       # Number of loads committed
system.cpu11.commit.membars                 316                       # Number of memory barriers committed
system.cpu11.commit.branches               9888                       # Number of branches committed
system.cpu11.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts             58002                       # Number of committed integer instructions.
system.cpu11.commit.function_calls         1074                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          247      0.41%      0.41% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        37663     62.70%     63.11% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          191      0.32%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        13978     23.27%     86.70% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         6049     10.07%     96.77% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess         1942      3.23%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        60070                       # Class of committed instruction
system.cpu11.commit.bw_lim_events          1442                       # number cycles where commit BW limit reached
system.cpu11.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu11.rob.rob_reads               340348                       # The number of ROB reads
system.cpu11.rob.rob_writes              252041                       # The number of ROB writes
system.cpu11.timesIdled                     335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                   56645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles             42684793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts               59823                       # Number of Instructions Simulated
system.cpu11.committedOps                 59823                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                       4.876402                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                 4.876402                       # CPI: Total CPI of All Threads
system.cpu11.ipc                       0.205069                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                 0.205069                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads           106940                       # number of integer regfile reads
system.cpu11.int_regfile_writes           48792                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                32                       # number of floating regfile reads
system.cpu11.fp_regfile_writes               32                       # number of floating regfile writes
system.cpu11.misc_regfile_reads            2588                       # number of misc regfile reads
system.cpu11.misc_regfile_writes           1423                       # number of misc regfile writes
system.cpu12.branchPred.lookups           53736                       # Number of BP lookups
system.cpu12.branchPred.condPredicted        46616                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect          448                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups        43466                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits           38033                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct     87.500575                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS            3009                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect           45                       # Number of incorrect RAS predictions.
system.cpu12.dtb.fetch_hits                   0                       # ITB hits
system.cpu12.dtb.fetch_misses                 0                       # ITB misses
system.cpu12.dtb.fetch_acv                    0                       # ITB acv
system.cpu12.dtb.fetch_accesses               0                       # ITB accesses
system.cpu12.dtb.read_hits                35048                       # DTB read hits
system.cpu12.dtb.read_misses                 13                       # DTB read misses
system.cpu12.dtb.read_acv                     0                       # DTB read access violations
system.cpu12.dtb.read_accesses               13                       # DTB read accesses
system.cpu12.dtb.write_hits                6469                       # DTB write hits
system.cpu12.dtb.write_misses                 0                       # DTB write misses
system.cpu12.dtb.write_acv                    0                       # DTB write access violations
system.cpu12.dtb.write_accesses               0                       # DTB write accesses
system.cpu12.dtb.data_hits                41517                       # DTB hits
system.cpu12.dtb.data_misses                 13                       # DTB misses
system.cpu12.dtb.data_acv                     0                       # DTB access violations
system.cpu12.dtb.data_accesses               13                       # DTB accesses
system.cpu12.itb.fetch_hits                2184                       # ITB hits
system.cpu12.itb.fetch_misses                 0                       # ITB misses
system.cpu12.itb.fetch_acv                    0                       # ITB acv
system.cpu12.itb.fetch_accesses            2184                       # ITB accesses
system.cpu12.itb.read_hits                    0                       # DTB read hits
system.cpu12.itb.read_misses                  0                       # DTB read misses
system.cpu12.itb.read_acv                     0                       # DTB read access violations
system.cpu12.itb.read_accesses                0                       # DTB read accesses
system.cpu12.itb.write_hits                   0                       # DTB write hits
system.cpu12.itb.write_misses                 0                       # DTB write misses
system.cpu12.itb.write_acv                    0                       # DTB write access violations
system.cpu12.itb.write_accesses               0                       # DTB write accesses
system.cpu12.itb.data_hits                    0                       # DTB hits
system.cpu12.itb.data_misses                  0                       # DTB misses
system.cpu12.itb.data_acv                     0                       # DTB access violations
system.cpu12.itb.data_accesses                0                       # DTB accesses
system.cpu12.numCycles                   284859                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles        79866                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                 187617                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches               53736                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches        41042                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                 54299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles           22320                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.BlockedCycles          75152                       # Number of cycles fetch has spent blocked
system.cpu12.fetch.MiscStallCycles          451                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu12.fetch.PendingQuiesceStallCycles          780                       # Number of stall cycles due to pending quiesce instructions
system.cpu12.fetch.IcacheWaitRetryStallCycles         2878                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines             26151                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes          5586                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples       225453                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean      0.832178                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev     1.849313                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0           171154     75.92%     75.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1             1782      0.79%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2            31724     14.07%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3             3175      1.41%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4             3848      1.71%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5             2192      0.97%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6             2132      0.95%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7             1850      0.82%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8             7596      3.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total       225453                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate          0.188641                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                0.658631                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles            87450                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles         76239                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles             49548                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles           218                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles          11996                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved         2076                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred            35                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts         176509                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts           143                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles          11996                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles            94235                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles            1492                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        72151                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles             42861                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles          2717                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts         153143                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents            11                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents             11                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LSQFullEvents             1                       # Number of times rename has blocked due to LSQ full
system.cpu12.rename.RenamedOperands       103571                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups        180712                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       180673                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps         43079                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps            60492                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts         3247                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          419                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts             10996                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads        40520                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores         7561                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads         1679                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          410                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded             112035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded         4094                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued             91247                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued          135                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        57200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        51875                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved         3123                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       225453                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean     0.404727                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev     0.972236                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0       175190     77.71%     77.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1        31373     13.92%     91.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2         7472      3.31%     94.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3         4946      2.19%     97.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4         3512      1.56%     98.69% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5         1882      0.83%     99.52% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6          939      0.42%     99.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7          112      0.05%     99.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8           27      0.01%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       225453                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu               1      0.05%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead           1431     74.73%     74.78% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite           483     25.22%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu         43186     47.33%     47.33% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult          211      0.23%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv             0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.56% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead        39374     43.15%     90.71% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite         6558      7.19%     97.90% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess         1918      2.10%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total          91247                       # Type of FU issued
system.cpu12.iq.rate                   0.320323                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                1915                       # FU busy when requested
system.cpu12.iq.fu_busy_rate           0.020987                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads       409997                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes       173335                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        65329                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses          93162                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          443                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        27357                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1555                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked        25953                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles          11996                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles             133                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles            21                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts       116547                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts        27693                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts         40520                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts         7561                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts         3746                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents             20                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          217                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          662                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts          879                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts         86879                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts         35061                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts         4368                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                     0                       # number of swp insts executed
system.cpu12.iew.exec_nop                   418                       # number of nop insts executed
system.cpu12.iew.exec_refs                41569                       # number of memory reference insts executed
system.cpu12.iew.exec_branches            10873                       # Number of branches executed
system.cpu12.iew.exec_stores               6508                       # Number of stores executed
system.cpu12.iew.exec_rate             0.304989                       # Inst execution rate
system.cpu12.iew.wb_sent                  65387                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                 65329                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers             27954                       # num instructions producing a value
system.cpu12.iew.wb_consumers             35739                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate               0.229338                       # insts written-back per cycle
system.cpu12.iew.wb_fanout             0.782171                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts        57282                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          971                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts          857                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples       213457                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.275817                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.967416                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0       185229     86.78%     86.78% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        16509      7.73%     94.51% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         4595      2.15%     96.66% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         3140      1.47%     98.13% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1191      0.56%     98.69% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          760      0.36%     99.05% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          387      0.18%     99.23% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          298      0.14%     99.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         1348      0.63%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total       213457                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts        58875                       # Number of instructions committed
system.cpu12.commit.committedOps          58875                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                  19169                       # Number of memory references committed
system.cpu12.commit.loads                 13163                       # Number of loads committed
system.cpu12.commit.membars                 312                       # Number of memory barriers committed
system.cpu12.commit.branches               9383                       # Number of branches committed
system.cpu12.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts             56836                       # Number of committed integer instructions.
system.cpu12.commit.function_calls         1069                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          247      0.42%      0.42% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        37037     62.91%     63.33% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          191      0.32%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.65% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        13475     22.89%     86.54% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6007     10.20%     96.74% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess         1918      3.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        58875                       # Class of committed instruction
system.cpu12.commit.bw_lim_events          1348                       # number cycles where commit BW limit reached
system.cpu12.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu12.rob.rob_reads               327719                       # The number of ROB reads
system.cpu12.rob.rob_writes              244281                       # The number of ROB writes
system.cpu12.timesIdled                     341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                   59406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles             42691016                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts               58628                       # Number of Instructions Simulated
system.cpu12.committedOps                 58628                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                       4.858753                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                 4.858753                       # CPI: Total CPI of All Threads
system.cpu12.ipc                       0.205814                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                 0.205814                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads           104668                       # number of integer regfile reads
system.cpu12.int_regfile_writes           47944                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                32                       # number of floating regfile reads
system.cpu12.fp_regfile_writes               32                       # number of floating regfile writes
system.cpu12.misc_regfile_reads            2530                       # number of misc regfile reads
system.cpu12.misc_regfile_writes           1387                       # number of misc regfile writes
system.cpu13.branchPred.lookups           46182                       # Number of BP lookups
system.cpu13.branchPred.condPredicted        38347                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect          499                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups        35070                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits           29213                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct     83.299116                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS            3212                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect           53                       # Number of incorrect RAS predictions.
system.cpu13.dtb.fetch_hits                   0                       # ITB hits
system.cpu13.dtb.fetch_misses                 0                       # ITB misses
system.cpu13.dtb.fetch_acv                    0                       # ITB acv
system.cpu13.dtb.fetch_accesses               0                       # ITB accesses
system.cpu13.dtb.read_hits                32449                       # DTB read hits
system.cpu13.dtb.read_misses                  3                       # DTB read misses
system.cpu13.dtb.read_acv                     0                       # DTB read access violations
system.cpu13.dtb.read_accesses                3                       # DTB read accesses
system.cpu13.dtb.write_hits                6514                       # DTB write hits
system.cpu13.dtb.write_misses                 0                       # DTB write misses
system.cpu13.dtb.write_acv                    0                       # DTB write access violations
system.cpu13.dtb.write_accesses               0                       # DTB write accesses
system.cpu13.dtb.data_hits                38963                       # DTB hits
system.cpu13.dtb.data_misses                  3                       # DTB misses
system.cpu13.dtb.data_acv                     0                       # DTB access violations
system.cpu13.dtb.data_accesses                3                       # DTB accesses
system.cpu13.itb.fetch_hits                2198                       # ITB hits
system.cpu13.itb.fetch_misses                 0                       # ITB misses
system.cpu13.itb.fetch_acv                    0                       # ITB acv
system.cpu13.itb.fetch_accesses            2198                       # ITB accesses
system.cpu13.itb.read_hits                    0                       # DTB read hits
system.cpu13.itb.read_misses                  0                       # DTB read misses
system.cpu13.itb.read_acv                     0                       # DTB read access violations
system.cpu13.itb.read_accesses                0                       # DTB read accesses
system.cpu13.itb.write_hits                   0                       # DTB write hits
system.cpu13.itb.write_misses                 0                       # DTB write misses
system.cpu13.itb.write_acv                    0                       # DTB write access violations
system.cpu13.itb.write_accesses               0                       # DTB write accesses
system.cpu13.itb.data_hits                    0                       # DTB hits
system.cpu13.itb.data_misses                  0                       # DTB misses
system.cpu13.itb.data_acv                     0                       # DTB access violations
system.cpu13.itb.data_accesses                0                       # DTB accesses
system.cpu13.numCycles                   283734                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles        83916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                 171919                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches               46182                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches        32425                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                 45889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles           20639                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.BlockedCycles          72750                       # Number of cycles fetch has spent blocked
system.cpu13.fetch.MiscStallCycles          272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu13.fetch.PendingQuiesceStallCycles          624                       # Number of stall cycles due to pending quiesce instructions
system.cpu13.fetch.IcacheWaitRetryStallCycles         2987                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines             27552                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes          5966                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples       217617                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean      0.790007                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev     1.877116                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0           171728     78.91%     78.91% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1             1815      0.83%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2            22599     10.38%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3             3719      1.71%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4             3996      1.84%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5             2178      1.00%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6             2000      0.92%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7             1781      0.82%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8             7801      3.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total       217617                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate          0.162765                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                0.605916                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles            89953                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles         73913                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles             42405                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles           198                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles          11146                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved         2531                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred            37                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts         163220                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts           159                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles          11146                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles            95653                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles            1209                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        70037                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles             36821                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles          2750                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts         141391                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents             9                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents             16                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LSQFullEvents             9                       # Number of times rename has blocked due to LSQ full
system.cpu13.rename.RenamedOperands        97514                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups        168393                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       168354                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps         42498                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps            55016                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts         3456                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          628                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts             11499                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads        36706                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores         7879                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads         1695                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          496                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded             105533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded         4334                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued             87553                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           73                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        52123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        45898                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved         3356                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       217617                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean     0.402326                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev     0.988199                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0       171641     78.87%     78.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1        26546     12.20%     91.07% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2         7984      3.67%     94.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3         4973      2.29%     97.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4         3488      1.60%     98.63% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5         1910      0.88%     99.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6          934      0.43%     99.94% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7          114      0.05%     99.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8           27      0.01%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       217617                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu               1      0.05%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead           1449     74.81%     74.86% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite           487     25.14%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu         43323     49.48%     49.48% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult          212      0.24%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv             0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.72% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead        35495     40.54%     90.27% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite         6597      7.53%     97.80% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess         1926      2.20%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total          87553                       # Type of FU issued
system.cpu13.iq.rate                   0.308574                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                1937                       # FU busy when requested
system.cpu13.iq.fu_busy_rate           0.022124                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads       394733                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes       161997                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        64893                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses          89490                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          440                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        24205                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1848                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        23934                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles          11146                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles              99                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles            10                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts       110285                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts        24555                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts         36706                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts         7879                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts         3929                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents              8                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          230                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          744                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts          974                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts         84455                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts         32452                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts         3098                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                     0                       # number of swp insts executed
system.cpu13.iew.exec_nop                   418                       # number of nop insts executed
system.cpu13.iew.exec_refs                39005                       # number of memory reference insts executed
system.cpu13.iew.exec_branches            10625                       # Number of branches executed
system.cpu13.iew.exec_stores               6553                       # Number of stores executed
system.cpu13.iew.exec_rate             0.297656                       # Inst execution rate
system.cpu13.iew.wb_sent                  64978                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                 64893                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers             27509                       # num instructions producing a value
system.cpu13.iew.wb_consumers             35223                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate               0.228711                       # insts written-back per cycle
system.cpu13.iew.wb_fanout             0.780995                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts        51624                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          978                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts          908                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples       206471                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.279201                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.984827                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0       179663     87.02%     87.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        15080      7.30%     94.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4556      2.21%     96.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         3166      1.53%     98.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1184      0.57%     98.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          755      0.37%     99.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          396      0.19%     99.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          298      0.14%     99.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         1373      0.66%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total       206471                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts        57647                       # Number of instructions committed
system.cpu13.commit.committedOps          57647                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                  18532                       # Number of memory references committed
system.cpu13.commit.loads                 12501                       # Number of loads committed
system.cpu13.commit.membars                 312                       # Number of memory barriers committed
system.cpu13.commit.branches               8712                       # Number of branches committed
system.cpu13.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts             55599                       # Number of committed integer instructions.
system.cpu13.commit.function_calls         1072                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          247      0.43%      0.43% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        36437     63.21%     63.64% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          191      0.33%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.97% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        12813     22.23%     86.19% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6033     10.47%     96.66% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess         1926      3.34%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        57647                       # Class of committed instruction
system.cpu13.commit.bw_lim_events          1373                       # number cycles where commit BW limit reached
system.cpu13.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu13.rob.rob_reads               313822                       # The number of ROB reads
system.cpu13.rob.rob_writes              229661                       # The number of ROB writes
system.cpu13.timesIdled                     328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                   66117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles             42689631                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts               57400                       # Number of Instructions Simulated
system.cpu13.committedOps                 57400                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                       4.943101                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                 4.943101                       # CPI: Total CPI of All Threads
system.cpu13.ipc                       0.202302                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                 0.202302                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads           101936                       # number of integer regfile reads
system.cpu13.int_regfile_writes           47751                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                32                       # number of floating regfile reads
system.cpu13.fp_regfile_writes               32                       # number of floating regfile writes
system.cpu13.misc_regfile_reads            2548                       # number of misc regfile reads
system.cpu13.misc_regfile_writes           1399                       # number of misc regfile writes
system.cpu14.branchPred.lookups           57810                       # Number of BP lookups
system.cpu14.branchPred.condPredicted        50066                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect          487                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups        47295                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits           41396                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct     87.527223                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS            2973                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect           45                       # Number of incorrect RAS predictions.
system.cpu14.dtb.fetch_hits                   0                       # ITB hits
system.cpu14.dtb.fetch_misses                 0                       # ITB misses
system.cpu14.dtb.fetch_acv                    0                       # ITB acv
system.cpu14.dtb.fetch_accesses               0                       # ITB accesses
system.cpu14.dtb.read_hits                36426                       # DTB read hits
system.cpu14.dtb.read_misses                 14                       # DTB read misses
system.cpu14.dtb.read_acv                     0                       # DTB read access violations
system.cpu14.dtb.read_accesses               14                       # DTB read accesses
system.cpu14.dtb.write_hits                6470                       # DTB write hits
system.cpu14.dtb.write_misses                 0                       # DTB write misses
system.cpu14.dtb.write_acv                    0                       # DTB write access violations
system.cpu14.dtb.write_accesses               0                       # DTB write accesses
system.cpu14.dtb.data_hits                42896                       # DTB hits
system.cpu14.dtb.data_misses                 14                       # DTB misses
system.cpu14.dtb.data_acv                     0                       # DTB access violations
system.cpu14.dtb.data_accesses               14                       # DTB accesses
system.cpu14.itb.fetch_hits                2212                       # ITB hits
system.cpu14.itb.fetch_misses                 0                       # ITB misses
system.cpu14.itb.fetch_acv                    0                       # ITB acv
system.cpu14.itb.fetch_accesses            2212                       # ITB accesses
system.cpu14.itb.read_hits                    0                       # DTB read hits
system.cpu14.itb.read_misses                  0                       # DTB read misses
system.cpu14.itb.read_acv                     0                       # DTB read access violations
system.cpu14.itb.read_accesses                0                       # DTB read accesses
system.cpu14.itb.write_hits                   0                       # DTB write hits
system.cpu14.itb.write_misses                 0                       # DTB write misses
system.cpu14.itb.write_acv                    0                       # DTB write access violations
system.cpu14.itb.write_accesses               0                       # DTB write accesses
system.cpu14.itb.data_hits                    0                       # DTB hits
system.cpu14.itb.data_misses                  0                       # DTB misses
system.cpu14.itb.data_acv                     0                       # DTB access violations
system.cpu14.itb.data_accesses                0                       # DTB accesses
system.cpu14.numCycles                   290293                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles        83402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                 195302                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches               57810                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches        44369                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                 57669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles           23685                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.BlockedCycles          69146                       # Number of cycles fetch has spent blocked
system.cpu14.fetch.MiscStallCycles          443                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu14.fetch.PendingQuiesceStallCycles          624                       # Number of stall cycles due to pending quiesce instructions
system.cpu14.fetch.IcacheWaitRetryStallCycles         2761                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines             27300                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes          5978                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples       226778                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean      0.861203                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev     1.854058                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0           169109     74.57%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1             1798      0.79%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2            34480     15.20%     90.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3             3691      1.63%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4             3906      1.72%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5             2134      0.94%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6             2135      0.94%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7             1833      0.81%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8             7692      3.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total       226778                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate          0.199144                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                0.672775                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles            90921                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles         70265                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles             52679                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles           211                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles          12700                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved         2638                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred            37                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts         183723                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts           144                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles          12700                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles            98078                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles            1557                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        66064                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles             45622                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles          2756                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts         159470                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents            14                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents             20                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LSQFullEvents            24                       # Number of times rename has blocked due to LSQ full
system.cpu14.rename.RenamedOperands       106736                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups        186425                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       186386                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps         43431                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps            63305                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts         3238                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          407                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts             11134                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads        42258                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores         7505                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads         1652                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          410                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded             116016                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded         4067                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued             93616                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued          124                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        60420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        54872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved         3083                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       226778                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean     0.412809                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev     0.971040                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0       174364     76.89%     76.89% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1        33241     14.66%     91.55% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2         7759      3.42%     94.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3         4981      2.20%     97.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4         3468      1.53%     98.69% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5         1908      0.84%     99.53% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6          923      0.41%     99.94% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7          108      0.05%     99.99% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8           26      0.01%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       226778                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu               1      0.05%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead           1434     75.00%     75.05% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite           477     24.95%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu         43805     46.79%     46.79% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult          212      0.23%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv             0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.02% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead        41119     43.92%     90.94% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite         6554      7.00%     97.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess         1926      2.06%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total          93616                       # Type of FU issued
system.cpu14.iq.rate                   0.322488                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                1912                       # FU busy when requested
system.cpu14.iq.fu_busy_rate           0.020424                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads       416046                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes       180509                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        66289                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses          95528                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          450                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        28786                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1487                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked        26901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles          12700                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles             136                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles            20                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts       120500                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts        29302                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts         42258                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts         7505                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts         3708                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents             16                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          231                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          731                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts          962                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts         88882                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts         36440                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts         4734                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                     0                       # number of swp insts executed
system.cpu14.iew.exec_nop                   417                       # number of nop insts executed
system.cpu14.iew.exec_refs                42949                       # number of memory reference insts executed
system.cpu14.iew.exec_branches            11513                       # Number of branches executed
system.cpu14.iew.exec_stores               6509                       # Number of stores executed
system.cpu14.iew.exec_rate             0.306180                       # Inst execution rate
system.cpu14.iew.wb_sent                  66390                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                 66289                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers             28313                       # num instructions producing a value
system.cpu14.iew.wb_consumers             36034                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate               0.228352                       # insts written-back per cycle
system.cpu14.iew.wb_fanout             0.785730                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts        59922                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          984                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts          896                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples       214078                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.278240                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.975763                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0       185480     86.64%     86.64% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        16911      7.90%     94.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         4573      2.14%     96.68% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         3082      1.44%     98.12% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1177      0.55%     98.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          737      0.34%     99.01% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          387      0.18%     99.19% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          301      0.14%     99.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         1430      0.67%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total       214078                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts        59565                       # Number of instructions committed
system.cpu14.commit.committedOps          59565                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                  19490                       # Number of memory references committed
system.cpu14.commit.loads                 13472                       # Number of loads committed
system.cpu14.commit.membars                 314                       # Number of memory barriers committed
system.cpu14.commit.branches               9713                       # Number of branches committed
system.cpu14.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts             57506                       # Number of committed integer instructions.
system.cpu14.commit.function_calls         1070                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          247      0.41%      0.41% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        37396     62.78%     63.20% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          191      0.32%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.52% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        13786     23.14%     86.66% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         6019     10.10%     96.77% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess         1926      3.23%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        59565                       # Class of committed instruction
system.cpu14.commit.bw_lim_events          1430                       # number cycles where commit BW limit reached
system.cpu14.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu14.rob.rob_reads               331588                       # The number of ROB reads
system.cpu14.rob.rob_writes              251644                       # The number of ROB writes
system.cpu14.timesIdled                     345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                   63515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles             42687072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts               59318                       # Number of Instructions Simulated
system.cpu14.committedOps                 59318                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                       4.893843                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                 4.893843                       # CPI: Total CPI of All Threads
system.cpu14.ipc                       0.204338                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                 0.204338                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads           106382                       # number of integer regfile reads
system.cpu14.int_regfile_writes           48309                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                32                       # number of floating regfile reads
system.cpu14.fp_regfile_writes               32                       # number of floating regfile writes
system.cpu14.misc_regfile_reads            2558                       # number of misc regfile reads
system.cpu14.misc_regfile_writes           1419                       # number of misc regfile writes
system.cpu15.branchPred.lookups           51739                       # Number of BP lookups
system.cpu15.branchPred.condPredicted        44240                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect          512                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups        41647                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits           34998                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct     84.034864                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS            3041                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect           53                       # Number of incorrect RAS predictions.
system.cpu15.dtb.fetch_hits                   0                       # ITB hits
system.cpu15.dtb.fetch_misses                 0                       # ITB misses
system.cpu15.dtb.fetch_acv                    0                       # ITB acv
system.cpu15.dtb.fetch_accesses               0                       # ITB accesses
system.cpu15.dtb.read_hits                34527                       # DTB read hits
system.cpu15.dtb.read_misses                  7                       # DTB read misses
system.cpu15.dtb.read_acv                     0                       # DTB read access violations
system.cpu15.dtb.read_accesses                7                       # DTB read accesses
system.cpu15.dtb.write_hits                6511                       # DTB write hits
system.cpu15.dtb.write_misses                 0                       # DTB write misses
system.cpu15.dtb.write_acv                    0                       # DTB write access violations
system.cpu15.dtb.write_accesses               0                       # DTB write accesses
system.cpu15.dtb.data_hits                41038                       # DTB hits
system.cpu15.dtb.data_misses                  7                       # DTB misses
system.cpu15.dtb.data_acv                     0                       # DTB access violations
system.cpu15.dtb.data_accesses                7                       # DTB accesses
system.cpu15.itb.fetch_hits                2255                       # ITB hits
system.cpu15.itb.fetch_misses                 0                       # ITB misses
system.cpu15.itb.fetch_acv                    0                       # ITB acv
system.cpu15.itb.fetch_accesses            2255                       # ITB accesses
system.cpu15.itb.read_hits                    0                       # DTB read hits
system.cpu15.itb.read_misses                  0                       # DTB read misses
system.cpu15.itb.read_acv                     0                       # DTB read access violations
system.cpu15.itb.read_accesses                0                       # DTB read accesses
system.cpu15.itb.write_hits                   0                       # DTB write hits
system.cpu15.itb.write_misses                 0                       # DTB write misses
system.cpu15.itb.write_acv                    0                       # DTB write access violations
system.cpu15.itb.write_accesses               0                       # DTB write accesses
system.cpu15.itb.data_hits                    0                       # DTB hits
system.cpu15.itb.data_misses                  0                       # DTB misses
system.cpu15.itb.data_acv                     0                       # DTB access violations
system.cpu15.itb.data_accesses                0                       # DTB accesses
system.cpu15.numCycles                   297523                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted              0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles        82239                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                 185759                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches               51739                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches        38039                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                 51909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles           22253                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.BlockedCycles          71637                       # Number of cycles fetch has spent blocked
system.cpu15.fetch.MiscStallCycles          384                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu15.fetch.PendingQuiesceStallCycles          624                       # Number of stall cycles due to pending quiesce instructions
system.cpu15.fetch.IcacheWaitRetryStallCycles         2976                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines             26927                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes          5744                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples       221851                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean      0.837314                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev     1.886027                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0           169942     76.60%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1             1862      0.84%     77.44% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2            28459     12.83%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3             3334      1.50%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4             4132      1.86%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5             2141      0.97%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6             2058      0.93%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7             1988      0.90%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8             7935      3.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total       221851                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate          0.173899                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                0.624352                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles            89329                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles         72761                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles             47498                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles           217                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles          12044                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved         2318                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred            45                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts         175220                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts           185                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles          12044                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles            95812                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles            1597                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        68509                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles             41117                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles          2771                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts         152055                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents            13                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents             15                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LSQFullEvents            21                       # Number of times rename has blocked due to LSQ full
system.cpu15.rename.RenamedOperands       103714                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups        179841                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       179802                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps         42733                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps            60981                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts         3409                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          413                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts             11302                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads        39848                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores         7670                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads         1813                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          498                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded             111381                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded         4218                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued             90773                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued          163                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        57307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        51466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved         3224                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       221851                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean     0.409162                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev     0.986262                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0       172942     77.95%     77.95% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1        29574     13.33%     91.28% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2         7708      3.47%     94.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3         5032      2.27%     97.03% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4         3568      1.61%     98.64% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5         1918      0.86%     99.50% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6          967      0.44%     99.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7          113      0.05%     99.99% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8           29      0.01%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       221851                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu               1      0.05%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead           1534     75.87%     75.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite           487     24.09%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu         43477     47.90%     47.90% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult          211      0.23%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv             0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     48.13% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead        38558     42.48%     90.61% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite         6593      7.26%     97.87% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess         1934      2.13%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total          90773                       # Type of FU issued
system.cpu15.iq.rate                   0.305096                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                2022                       # FU busy when requested
system.cpu15.iq.fu_busy_rate           0.022275                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads       405582                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes       172912                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        65411                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses          92795                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          582                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        27035                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1639                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        25452                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles          12044                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles             145                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles            22                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts       116010                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts        28016                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts         39848                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts         7670                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts         3753                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents             21                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          244                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          739                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts          983                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts         86660                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts         34534                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts         4113                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                     0                       # number of swp insts executed
system.cpu15.iew.exec_nop                   411                       # number of nop insts executed
system.cpu15.iew.exec_refs                41084                       # number of memory reference insts executed
system.cpu15.iew.exec_branches            10831                       # Number of branches executed
system.cpu15.iew.exec_stores               6550                       # Number of stores executed
system.cpu15.iew.exec_rate             0.291272                       # Inst execution rate
system.cpu15.iew.wb_sent                  65501                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                 65411                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers             27951                       # num instructions producing a value
system.cpu15.iew.wb_consumers             35619                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate               0.219852                       # insts written-back per cycle
system.cpu15.iew.wb_fanout             0.784722                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts        56795                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts          918                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples       209807                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.277403                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.977702                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0       182420     86.95%     86.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        15636      7.45%     94.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4627      2.21%     96.60% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         3120      1.49%     98.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1176      0.56%     98.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          749      0.36%     99.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          414      0.20%     99.21% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          302      0.14%     99.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         1363      0.65%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total       209807                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts        58201                       # Number of instructions committed
system.cpu15.commit.committedOps          58201                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                 0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                  18844                       # Number of memory references committed
system.cpu15.commit.loads                 12813                       # Number of loads committed
system.cpu15.commit.membars                 318                       # Number of memory barriers committed
system.cpu15.commit.branches               9029                       # Number of branches committed
system.cpu15.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts             56139                       # Number of committed integer instructions.
system.cpu15.commit.function_calls         1069                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          241      0.41%      0.41% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        36669     63.00%     63.42% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          191      0.33%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        13131     22.56%     86.31% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         6035     10.37%     96.68% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess         1934      3.32%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        58201                       # Class of committed instruction
system.cpu15.commit.bw_lim_events          1363                       # number cycles where commit BW limit reached
system.cpu15.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.cpu15.rob.rob_reads               322893                       # The number of ROB reads
system.cpu15.rob.rob_writes              242030                       # The number of ROB writes
system.cpu15.timesIdled                     358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                   75672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles             42672393                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts               57960                       # Number of Instructions Simulated
system.cpu15.committedOps                 57960                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                       5.133247                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                 5.133247                       # CPI: Total CPI of All Threads
system.cpu15.ipc                       0.194808                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                 0.194808                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads           104297                       # number of integer regfile reads
system.cpu15.int_regfile_writes           48073                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                32                       # number of floating regfile reads
system.cpu15.fp_regfile_writes               32                       # number of floating regfile writes
system.cpu15.misc_regfile_reads            2570                       # number of misc regfile reads
system.cpu15.misc_regfile_writes           1421                       # number of misc regfile writes
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      464                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    105     25.00%     25.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    22      5.24%     30.24% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    17      4.05%     34.29% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   276     65.71%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                420                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     105     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     22      9.48%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     17      7.33%     62.07% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                     88     37.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 232                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            21406406000     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               9748500      0.05%     99.68% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              14305500      0.07%     99.74% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              54845000      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        21485305000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.318841                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.552381                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 342     80.47%     80.47% # number of callpals executed
system.cpu00.kern.callpal::rdps                    44     10.35%     90.82% # number of callpals executed
system.cpu00.kern.callpal::rti                     39      9.18%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  425                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.throughput                        343320                       # Throughput (bytes/s)
system.iobus.trans_dist::WriteReq                 922                       # Transaction distribution
system.iobus.trans_dist::WriteResp                922                       # Transaction distribution
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.tsunami.cchip.pio           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.tsunami.cchip.pio           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.tsunami.cchip.pio          510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.tsunami.cchip.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.tsunami.cchip.pio          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total          114                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.tsunami.cchip.pio           86                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total           86                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.tsunami.cchip.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.tsunami.cchip.pio           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.tsunami.cchip.pio           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total           90                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.tsunami.cchip.pio           82                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total           82                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.tsunami.cchip.pio           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.tsunami.cchip.pio           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.tsunami.cchip.pio           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl14.sequencer.mem-master-port::system.tsunami.cchip.pio           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl14.sequencer.mem-master-port::total           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl15.sequencer.mem-master-port::system.tsunami.cchip.pio           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl15.sequencer.mem-master-port::total           78                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1844                       # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.tsunami.cchip.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.tsunami.cchip.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.tsunami.cchip.pio         2040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.tsunami.cchip.pio          448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.tsunami.cchip.pio          456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total          456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.tsunami.cchip.pio          344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total          344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.tsunami.cchip.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total          352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.tsunami.cchip.pio          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.tsunami.cchip.pio          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total          360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.tsunami.cchip.pio          328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total          328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.tsunami.cchip.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.tsunami.cchip.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.tsunami.cchip.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl14.sequencer.mem-master-port::system.tsunami.cchip.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl14.sequencer.mem-master-port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl15.sequencer.mem-master-port::system.tsunami.cchip.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.ruby.l1_cntrl15.sequencer.mem-master-port::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total                 7376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus                    7376                       # Total data (bytes)
system.iobus.reqLayer0.occupancy              2005500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               44500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy              319000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy               63500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy               68000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer11.occupancy              50500                       # Layer occupancy (ticks)
system.iobus.respLayer11.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer13.occupancy              49500                       # Layer occupancy (ticks)
system.iobus.respLayer13.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer15.occupancy              52000                       # Layer occupancy (ticks)
system.iobus.respLayer15.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer17.occupancy              74000                       # Layer occupancy (ticks)
system.iobus.respLayer17.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer19.occupancy              51000                       # Layer occupancy (ticks)
system.iobus.respLayer19.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer21.occupancy              47000                       # Layer occupancy (ticks)
system.iobus.respLayer21.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer23.occupancy              42500                       # Layer occupancy (ticks)
system.iobus.respLayer23.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer25.occupancy              44000                       # Layer occupancy (ticks)
system.iobus.respLayer25.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer27.occupancy              42500                       # Layer occupancy (ticks)
system.iobus.respLayer27.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer29.occupancy              44000                       # Layer occupancy (ticks)
system.iobus.respLayer29.utilization              0.0                       # Layer utilization (%)
system.iobus.respLayer31.occupancy              43500                       # Layer occupancy (ticks)
system.iobus.respLayer31.utilization              0.0                       # Layer utilization (%)
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      429                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    105     27.34%     27.34% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    22      5.73%     33.07% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    17      4.43%     37.50% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   240     62.50%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                384                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     105     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     22      9.48%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     17      7.33%     62.07% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     88     37.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 232                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            21424067000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               9290000      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              14475000      0.07%     99.81% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              41288000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        21489120000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.366667                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.604167                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 306     78.46%     78.46% # number of callpals executed
system.cpu01.kern.callpal::rdps                    45     11.54%     90.00% # number of callpals executed
system.cpu01.kern.callpal::rti                     39     10.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  390                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                39                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      8                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     3133                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    433     40.89%     40.89% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    22      2.08%     42.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     3      0.28%     43.25% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   601     56.75%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               1059                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     433     48.65%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     22      2.47%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      3      0.34%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    432     48.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 890                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            21253050000     98.93%     98.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              12585000      0.06%     98.99% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              13357500      0.06%     99.05% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             203631500      0.95%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        21482624000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.718802                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.840415                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::71                      15     50.00%     50.00% # number of syscalls executed
system.cpu02.kern.syscall::74                      15     50.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   30                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 230     13.46%     13.46% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  20      1.17%     14.63% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 918     53.72%     68.34% # number of callpals executed
system.cpu02.kern.callpal::rdps                    58      3.39%     71.74% # number of callpals executed
system.cpu02.kern.callpal::rti                    116      6.79%     78.53% # number of callpals executed
system.cpu02.kern.callpal::callsys                 46      2.69%     81.22% # number of callpals executed
system.cpu02.kern.callpal::rdunique               321     18.78%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 1709                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             137                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               108                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               109                      
system.cpu02.kern.mode_good::user                 108                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.795620                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.885714                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1346557000      8.61%      8.61% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        14300572000     91.39%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     20                       # number of times the context was actually changed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     36                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      597                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    124     29.38%     29.38% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    22      5.21%     34.60% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    20      4.74%     39.34% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   256     60.66%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                422                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     124     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     22      8.00%     53.09% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     20      7.27%     60.36% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    109     39.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 275                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            21392217500     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4915000      0.02%     99.59% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              23095500      0.11%     99.70% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              64509000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        21484737000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.425781                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.651659                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::wripir                  15      3.11%      3.11% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  20      4.15%      7.26% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 336     69.71%     76.97% # number of callpals executed
system.cpu03.kern.callpal::rdps                    45      9.34%     86.31% # number of callpals executed
system.cpu03.kern.callpal::rti                     45      9.34%     95.64% # number of callpals executed
system.cpu03.kern.callpal::callsys                  3      0.62%     96.27% # number of callpals executed
system.cpu03.kern.callpal::rdunique                18      3.73%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  482                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel              65                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 8                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 8                      
system.cpu03.kern.mode_good::user                   8                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.123077                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.219178                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     102507544500     99.80%     99.80% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user          206744500      0.20%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     20                       # number of times the context was actually changed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      731                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    120     28.37%     28.37% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    22      5.20%     33.57% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    19      4.49%     38.06% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   262     61.94%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                423                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     120     44.78%     44.78% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     22      8.21%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     19      7.09%     60.07% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    107     39.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 268                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            21369938000     99.45%     99.45% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              12021500      0.06%     99.50% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              40552000      0.19%     99.69% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              66363500      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        21488875000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.408397                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.633570                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::wripir                  17      3.35%      3.35% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  15      2.96%      6.31% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 338     66.67%     72.98% # number of callpals executed
system.cpu04.kern.callpal::rdps                    45      8.88%     81.85% # number of callpals executed
system.cpu04.kern.callpal::rti                     45      8.88%     90.73% # number of callpals executed
system.cpu04.kern.callpal::callsys                  3      0.59%     91.32% # number of callpals executed
system.cpu04.kern.callpal::rdunique                44      8.68%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  507                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              59                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                16                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                15                      
system.cpu04.kern.mode_good::user                  16                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.254237                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.413333                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     100149723500     94.43%     94.43% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         5910117500      5.57%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     15                       # number of times the context was actually changed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      705                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    121     28.74%     28.74% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    22      5.23%     33.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    20      4.75%     38.72% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   258     61.28%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                421                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     121     45.15%     45.15% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     22      8.21%     53.36% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     20      7.46%     60.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    105     39.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 268                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            21362756000     99.43%     99.43% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              13164000      0.06%     99.49% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              42529500      0.20%     99.69% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              67408000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        21485857500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.406977                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.636580                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  16      3.30%      3.51% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 332     68.45%     71.96% # number of callpals executed
system.cpu05.kern.callpal::rdps                    44      9.07%     81.03% # number of callpals executed
system.cpu05.kern.callpal::rti                     47      9.69%     90.72% # number of callpals executed
system.cpu05.kern.callpal::callsys                  3      0.62%     91.34% # number of callpals executed
system.cpu05.kern.callpal::rdunique                42      8.66%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  485                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              62                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                16                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                15                      
system.cpu05.kern.mode_good::user                  16                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.241935                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.397436                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      99993737500     94.43%     94.43% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         5901437000      5.57%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     16                       # number of times the context was actually changed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      876                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    128     28.19%     28.19% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    22      4.85%     33.04% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    22      4.85%     37.89% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   282     62.11%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                454                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     128     43.84%     43.84% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     22      7.53%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     22      7.53%     58.90% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    120     41.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 292                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            21359504500     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              12546000      0.06%     99.46% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              38688000      0.18%     99.64% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              78052500      0.36%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        21488791000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.425532                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.643172                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::wripir                   1      0.18%      0.18% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  12      2.18%      2.36% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 360     65.45%     67.82% # number of callpals executed
system.cpu06.kern.callpal::rdps                    44      8.00%     75.82% # number of callpals executed
system.cpu06.kern.callpal::rti                     51      9.27%     85.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                  7      1.27%     86.36% # number of callpals executed
system.cpu06.kern.callpal::rdunique                75     13.64%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  550                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              62                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                25                      
system.cpu06.kern.mode_good::user                  26                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.403226                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.579545                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      97831248000     93.87%     93.87% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         6393683000      6.13%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      900                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    137     29.09%     29.09% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    22      4.67%     33.76% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    24      5.10%     38.85% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   288     61.15%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                471                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     137     44.34%     44.34% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     22      7.12%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     24      7.77%     59.22% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    126     40.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 309                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            21335171000     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              10606500      0.05%     99.34% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              55542000      0.26%     99.60% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              85862500      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        21487182000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.437500                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.656051                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  14      2.44%      2.61% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 375     65.33%     67.94% # number of callpals executed
system.cpu07.kern.callpal::rdps                    44      7.67%     75.61% # number of callpals executed
system.cpu07.kern.callpal::rti                     52      9.06%     84.67% # number of callpals executed
system.cpu07.kern.callpal::callsys                  7      1.22%     85.89% # number of callpals executed
system.cpu07.kern.callpal::rdunique                81     14.11%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  574                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              65                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                22                      
system.cpu07.kern.mode_good::user                  23                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.338462                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.511364                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      97830869000     93.94%     93.94% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         6307843500      6.06%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     1338                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    227     34.55%     34.55% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    22      3.35%     37.90% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    23      3.50%     41.40% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   385     58.60%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                657                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     227     46.52%     46.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     22      4.51%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     23      4.71%     55.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    216     44.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 488                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            21280648500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              12648500      0.06%     99.10% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              61909000      0.29%     99.38% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             132550500      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        21487756500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.561039                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.742770                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::71                       2     40.00%     40.00% # number of syscalls executed
system.cpu08.kern.syscall::73                       2     40.00%     80.00% # number of syscalls executed
system.cpu08.kern.syscall::74                       1     20.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    5                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  19      2.21%      2.21% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      1.63%      3.84% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 520     60.47%     64.30% # number of callpals executed
system.cpu08.kern.callpal::rdps                    45      5.23%     69.53% # number of callpals executed
system.cpu08.kern.callpal::rti                     93     10.81%     80.35% # number of callpals executed
system.cpu08.kern.callpal::callsys                 13      1.51%     81.86% # number of callpals executed
system.cpu08.kern.callpal::rdunique               156     18.14%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  860                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             106                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                65                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                64                      
system.cpu08.kern.mode_good::user                  65                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.603774                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.754386                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     2750857450500     99.78%     99.78% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         5983825500      0.22%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     1149                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    201     33.61%     33.61% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    22      3.68%     37.29% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    23      3.85%     41.14% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   352     58.86%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                598                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     201     46.31%     46.31% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     22      5.07%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     23      5.30%     56.68% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    188     43.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 434                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            21294881000     99.12%     99.12% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              11398000      0.05%     99.17% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              67020000      0.31%     99.48% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             111576500      0.52%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        21484875500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.534091                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.725753                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::71                       1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  13      1.76%      1.89% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 470     63.60%     65.49% # number of callpals executed
system.cpu09.kern.callpal::rdps                    44      5.95%     71.45% # number of callpals executed
system.cpu09.kern.callpal::rti                     84     11.37%     82.81% # number of callpals executed
system.cpu09.kern.callpal::callsys                  6      0.81%     83.63% # number of callpals executed
system.cpu09.kern.callpal::rdunique               121     16.37%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  739                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              96                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                54                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                53                      
system.cpu09.kern.mode_good::user                  54                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.552083                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.713333                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2751169612500     99.79%     99.79% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         5669062000      0.21%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     13                       # number of times the context was actually changed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     38                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      545                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    115     27.98%     27.98% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    22      5.35%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    20      4.87%     38.20% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   254     61.80%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                411                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     115     44.75%     44.75% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     22      8.56%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     20      7.78%     61.09% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    100     38.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 257                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            21342112000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              11336000      0.05%     99.37% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              69171500      0.32%     99.70% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              65506000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        21488125500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.393701                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.625304                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                   8      1.81%      1.81% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 327     74.15%     75.96% # number of callpals executed
system.cpu10.kern.callpal::rdps                    45     10.20%     86.17% # number of callpals executed
system.cpu10.kern.callpal::rti                     43      9.75%     95.92% # number of callpals executed
system.cpu10.kern.callpal::callsys                  2      0.45%     96.37% # number of callpals executed
system.cpu10.kern.callpal::rdunique                16      3.63%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  441                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              51                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 5                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 5                      
system.cpu10.kern.mode_good::user                   5                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.098039                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.178571                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2750408496000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user          218114000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      443                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    109     27.39%     27.39% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    22      5.53%     32.91% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    19      4.77%     37.69% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   248     62.31%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                398                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     109     44.67%     44.67% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     22      9.02%     53.69% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     19      7.79%     61.48% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     94     38.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 244                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            21374902500     99.47%     99.47% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               9481000      0.04%     99.52% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              55683000      0.26%     99.78% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              48212500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        21488279000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.379032                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.613065                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 320     79.21%     79.21% # number of callpals executed
system.cpu11.kern.callpal::rdps                    45     11.14%     90.35% # number of callpals executed
system.cpu11.kern.callpal::rti                     39      9.65%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  404                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      437                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    107     27.30%     27.30% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    22      5.61%     32.91% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    18      4.59%     37.50% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   245     62.50%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                392                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     107     44.96%     44.96% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     22      9.24%     54.20% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     18      7.56%     61.76% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     91     38.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 238                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            21381450500     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              11005500      0.05%     99.56% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              50913000      0.24%     99.79% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              44590500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        21487959500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.371429                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.607143                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 314     78.89%     78.89% # number of callpals executed
system.cpu12.kern.callpal::rdps                    45     11.31%     90.20% # number of callpals executed
system.cpu12.kern.callpal::rti                     39      9.80%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  398                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      439                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    107     27.16%     27.16% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    22      5.58%     32.74% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    19      4.82%     37.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   246     62.44%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                394                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     107     44.58%     44.58% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     22      9.17%     53.75% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     19      7.92%     61.67% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     92     38.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 240                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            21375581500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              12705500      0.06%     99.54% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              56735500      0.26%     99.81% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              41682000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        21486704500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.373984                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.609137                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 316     79.00%     79.00% # number of callpals executed
system.cpu13.kern.callpal::rdps                    45     11.25%     90.25% # number of callpals executed
system.cpu13.kern.callpal::rti                     39      9.75%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  400                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      439                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    108     27.41%     27.41% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    22      5.58%     32.99% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    18      4.57%     37.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   246     62.44%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                394                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     108     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     22      9.17%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     18      7.50%     61.67% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     92     38.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 240                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            21375965500     99.48%     99.48% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              11606500      0.05%     99.53% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              55286000      0.26%     99.79% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              45846500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        21488704500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.373984                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.609137                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 316     79.00%     79.00% # number of callpals executed
system.cpu14.kern.callpal::rdps                    45     11.25%     90.25% # number of callpals executed
system.cpu14.kern.callpal::rti                     39      9.75%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  400                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      441                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    108     27.27%     27.27% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    22      5.56%     32.83% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    20      5.05%     37.88% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   246     62.12%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                396                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     108     44.26%     44.26% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     22      9.02%     53.28% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     20      8.20%     61.48% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     94     38.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 244                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            21366536000     99.45%     99.45% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              12287000      0.06%     99.51% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              62627500      0.29%     99.80% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              43529500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        21484980000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.382114                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.616162                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 318     79.10%     79.10% # number of callpals executed
system.cpu15.kern.callpal::rdps                    45     11.19%     90.30% # number of callpals executed
system.cpu15.kern.callpal::rti                     39      9.70%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  402                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.ruby.LD.latency_hist::bucket_size          512                      
system.ruby.LD.latency_hist::max_bucket          5119                      
system.ruby.LD.latency_hist::samples         42855748                      
system.ruby.LD.latency_hist::mean            3.127242                      
system.ruby.LD.latency_hist::gmean           3.014146                      
system.ruby.LD.latency_hist::stdev           5.539281                      
system.ruby.LD.latency_hist              |    42855192    100.00%    100.00% |         317      0.00%    100.00% |         130      0.00%    100.00% |          68      0.00%    100.00% |          24      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total           42855748                      
system.ruby.LD.hit_latency_hist::bucket_size            1                      
system.ruby.LD.hit_latency_hist::max_bucket            9                      
system.ruby.LD.hit_latency_hist::samples     42794883                      
system.ruby.LD.hit_latency_hist::mean        3.000041                      
system.ruby.LD.hit_latency_hist::gmean       3.000035                      
system.ruby.LD.hit_latency_hist::stdev       0.006373                      
system.ruby.LD.hit_latency_hist          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    42793145    100.00%    100.00% |        1738      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total       42794883                      
system.ruby.LD.miss_latency_hist::bucket_size          512                      
system.ruby.LD.miss_latency_hist::max_bucket         5119                      
system.ruby.LD.miss_latency_hist::samples        60865                      
system.ruby.LD.miss_latency_hist::mean      92.563822                      
system.ruby.LD.miss_latency_hist::gmean     81.664868                      
system.ruby.LD.miss_latency_hist::stdev    116.595970                      
system.ruby.LD.miss_latency_hist         |       60309     99.09%     99.09% |         317      0.52%     99.61% |         130      0.21%     99.82% |          68      0.11%     99.93% |          24      0.04%     99.97% |          11      0.02%     99.99% |           4      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total         60865                      
system.ruby.ST.latency_hist::bucket_size          512                      
system.ruby.ST.latency_hist::max_bucket          5119                      
system.ruby.ST.latency_hist::samples          2912395                      
system.ruby.ST.latency_hist::mean            5.144298                      
system.ruby.ST.latency_hist::gmean           3.245526                      
system.ruby.ST.latency_hist::stdev          15.355954                      
system.ruby.ST.latency_hist              |     2912377    100.00%    100.00% |           8      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total            2912395                      
system.ruby.ST.hit_latency_hist::bucket_size            1                      
system.ruby.ST.hit_latency_hist::max_bucket            9                      
system.ruby.ST.hit_latency_hist::samples      2844739                      
system.ruby.ST.hit_latency_hist::mean        3.000279                      
system.ruby.ST.hit_latency_hist::gmean       3.000241                      
system.ruby.ST.hit_latency_hist::stdev       0.016715                      
system.ruby.ST.hit_latency_hist          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |     2843944     99.97%     99.97% |         795      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total        2844739                      
system.ruby.ST.miss_latency_hist::bucket_size          512                      
system.ruby.ST.miss_latency_hist::max_bucket         5119                      
system.ruby.ST.miss_latency_hist::samples        67656                      
system.ruby.ST.miss_latency_hist::mean      95.294091                      
system.ruby.ST.miss_latency_hist::gmean     88.370148                      
system.ruby.ST.miss_latency_hist::stdev     42.784121                      
system.ruby.ST.miss_latency_hist         |       67638     99.97%     99.97% |           8      0.01%     99.99% |           8      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total         67656                      
system.ruby.IFETCH.latency_hist::bucket_size          256                      
system.ruby.IFETCH.latency_hist::max_bucket         2559                      
system.ruby.IFETCH.latency_hist::samples     24776999                      
system.ruby.IFETCH.latency_hist::mean        3.096309                      
system.ruby.IFETCH.latency_hist::gmean       3.010953                      
system.ruby.IFETCH.latency_hist::stdev       4.060756                      
system.ruby.IFETCH.latency_hist          |    24776708    100.00%    100.00% |         118      0.00%    100.00% |          50      0.00%    100.00% |          38      0.00%    100.00% |          36      0.00%    100.00% |          33      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total       24776999                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist::samples     24749718                      
system.ruby.IFETCH.hit_latency_hist::mean            3                      
system.ruby.IFETCH.hit_latency_hist::gmean     3.000000                      
system.ruby.IFETCH.hit_latency_hist      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    24749718    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total     24749718                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist::samples        27281                      
system.ruby.IFETCH.miss_latency_hist::mean    90.469594                      
system.ruby.IFETCH.miss_latency_hist::gmean    82.142821                      
system.ruby.IFETCH.miss_latency_hist::stdev    85.638665                      
system.ruby.IFETCH.miss_latency_hist     |       26990     98.93%     98.93% |         118      0.43%     99.37% |          50      0.18%     99.55% |          38      0.14%     99.69% |          36      0.13%     99.82% |          33      0.12%     99.94% |          16      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total        27281                      
system.ruby.Load_Linked.latency_hist::bucket_size          512                      
system.ruby.Load_Linked.latency_hist::max_bucket         5119                      
system.ruby.Load_Linked.latency_hist::samples         6936                      
system.ruby.Load_Linked.latency_hist::mean    62.204873                      
system.ruby.Load_Linked.latency_hist::gmean     8.582980                      
system.ruby.Load_Linked.latency_hist::stdev   215.671292                      
system.ruby.Load_Linked.latency_hist     |        6743     97.22%     97.22% |         115      1.66%     98.88% |          44      0.63%     99.51% |          16      0.23%     99.74% |          11      0.16%     99.90% |           3      0.04%     99.94% |           2      0.03%     99.97% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist::total         6936                      
system.ruby.Load_Linked.hit_latency_hist::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist::samples         4995                      
system.ruby.Load_Linked.hit_latency_hist::mean            3                      
system.ruby.Load_Linked.hit_latency_hist::gmean     3.000000                      
system.ruby.Load_Linked.hit_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        4995    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist::total         4995                      
system.ruby.Load_Linked.miss_latency_hist::bucket_size          512                      
system.ruby.Load_Linked.miss_latency_hist::max_bucket         5119                      
system.ruby.Load_Linked.miss_latency_hist::samples         1941                      
system.ruby.Load_Linked.miss_latency_hist::mean   214.563627                      
system.ruby.Load_Linked.miss_latency_hist::gmean   128.364733                      
system.ruby.Load_Linked.miss_latency_hist::stdev   366.095283                      
system.ruby.Load_Linked.miss_latency_hist |        1748     90.06%     90.06% |         115      5.92%     95.98% |          44      2.27%     98.25% |          16      0.82%     99.07% |          11      0.57%     99.64% |           3      0.15%     99.79% |           2      0.10%     99.90% |           1      0.05%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist::total         1941                      
system.ruby.Store_Conditional.latency_hist::bucket_size          256                      
system.ruby.Store_Conditional.latency_hist::max_bucket         2559                      
system.ruby.Store_Conditional.latency_hist::samples         6192                      
system.ruby.Store_Conditional.latency_hist::mean    12.084787                      
system.ruby.Store_Conditional.latency_hist::gmean     3.295107                      
system.ruby.Store_Conditional.latency_hist::stdev    89.037003                      
system.ruby.Store_Conditional.latency_hist |        6128     98.97%     98.97% |          31      0.50%     99.47% |           9      0.15%     99.61% |          11      0.18%     99.79% |           5      0.08%     99.87% |           3      0.05%     99.92% |           2      0.03%     99.95% |           1      0.02%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist::total         6192                      
system.ruby.Store_Conditional.hit_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist::samples         6067                      
system.ruby.Store_Conditional.hit_latency_hist::mean            3                      
system.ruby.Store_Conditional.hit_latency_hist::gmean     3.000000                      
system.ruby.Store_Conditional.hit_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        6067    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist::total         6067                      
system.ruby.Store_Conditional.miss_latency_hist::bucket_size          256                      
system.ruby.Store_Conditional.miss_latency_hist::max_bucket         2559                      
system.ruby.Store_Conditional.miss_latency_hist::samples          125                      
system.ruby.Store_Conditional.miss_latency_hist::mean   453.024000                      
system.ruby.Store_Conditional.miss_latency_hist::gmean   313.057772                      
system.ruby.Store_Conditional.miss_latency_hist::stdev   442.459611                      
system.ruby.Store_Conditional.miss_latency_hist |          61     48.80%     48.80% |          31     24.80%     73.60% |           9      7.20%     80.80% |          11      8.80%     89.60% |           5      4.00%     93.60% |           3      2.40%     96.00% |           2      1.60%     97.60% |           1      0.80%     98.40% |           2      1.60%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist::total          125                      
system.ruby.L1Cache_Controller.Load      |       11127      0.03%      0.03% |       11683      0.03%      0.05% |     6767933     15.79%     15.85% |       81367      0.19%     16.04% |     6121055     14.28%     30.32% |     6099792     14.23%     44.55% |     6458267     15.07%     59.62% |     6350640     14.82%     74.44% |     5415110     12.64%     87.07% |     5380627     12.55%     99.63% |       92272      0.22%     99.84% |       13879      0.03%     99.88% |       13293      0.03%     99.91% |       12702      0.03%     99.94% |       13623      0.03%     99.97% |       13106      0.03%    100.00%
system.ruby.L1Cache_Controller.Load::total     42856476                      
system.ruby.L1Cache_Controller.Ifetch    |       21991      0.09%      0.09% |       23740      0.10%      0.18% |     6279457     25.34%     25.53% |      118011      0.48%     26.00% |     2936367     11.85%     37.86% |     2940135     11.87%     49.72% |     3168896     12.79%     62.51% |     3132774     12.64%     75.16% |     3013010     12.16%     87.32% |     2872633     11.59%     98.91% |      135591      0.55%     99.46% |       27104      0.11%     99.57% |       26040      0.11%     99.67% |       27477      0.11%     99.78% |       27204      0.11%     99.89% |       26826      0.11%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     24777256                      
system.ruby.L1Cache_Controller.Store     |        6425      0.22%      0.22% |        6034      0.21%      0.43% |     1182067     40.40%     40.83% |       20414      0.70%     41.53% |      222212      7.60%     49.12% |      216176      7.39%     56.51% |      249128      8.52%     65.03% |      248328      8.49%     73.51% |      379369     12.97%     86.48% |      340806     11.65%     98.13% |       23981      0.82%     98.95% |        6159      0.21%     99.16% |        6103      0.21%     99.37% |        6149      0.21%     99.58% |        6149      0.21%     99.79% |        6141      0.21%    100.00%
system.ruby.L1Cache_Controller.Store::total      2925641                      
system.ruby.L1Cache_Controller.L1_Replacement |         246      0.16%      0.16% |         622      0.41%      0.57% |       74184     48.33%     48.90% |        3217      2.10%     50.99% |        6265      4.08%     55.08% |        6357      4.14%     59.22% |       10962      7.14%     66.36% |       10648      6.94%     73.30% |       20202     13.16%     86.46% |       14884      9.70%     96.16% |        3040      1.98%     98.14% |         576      0.38%     98.51% |         559      0.36%     98.88% |         563      0.37%     99.24% |         585      0.38%     99.62% |         577      0.38%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       153487                      
system.ruby.L1Cache_Controller.Own_GETX  |           1      1.32%      1.32% |           1      1.32%      2.63% |           8     10.53%     13.16% |           5      6.58%     19.74% |           3      3.95%     23.68% |           4      5.26%     28.95% |           4      5.26%     34.21% |           8     10.53%     44.74% |          12     15.79%     60.53% |           6      7.89%     68.42% |           7      9.21%     77.63% |           5      6.58%     84.21% |           1      1.32%     85.53% |           3      3.95%     89.47% |           3      3.95%     93.42% |           5      6.58%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total           76                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          71      2.29%      2.29% |          69      2.22%      4.51% |         787     25.33%     29.84% |         327     10.52%     40.36% |         165      5.31%     45.67% |         168      5.41%     51.08% |         200      6.44%     57.52% |         248      7.98%     65.50% |         229      7.37%     72.87% |         192      6.18%     79.05% |         161      5.18%     84.23% |         132      4.25%     88.48% |          77      2.48%     90.96% |          91      2.93%     93.88% |          97      3.12%     97.01% |          93      2.99%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total         3107                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1179      4.59%      4.59% |        1343      5.23%      9.82% |        1804      7.02%     16.84% |        9657     37.58%     54.42% |        2636     10.26%     64.68% |         798      3.11%     67.79% |        1890      7.36%     75.14% |         879      3.42%     78.56% |        1477      5.75%     84.31% |        1269      4.94%     89.25% |         724      2.82%     92.07% |         323      1.26%     93.33% |         309      1.20%     94.53% |         362      1.41%     95.94% |         475      1.85%     97.79% |         569      2.21%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total        25694                      
system.ruby.L1Cache_Controller.Inv       |           7      0.23%      0.23% |         159      5.26%      5.49% |         150      4.96%     10.46% |          88      2.91%     13.37% |         213      7.05%     20.42% |         214      7.08%     27.50% |         195      6.45%     33.95% |         221      7.31%     41.26% |         206      6.82%     48.08% |         251      8.31%     56.39% |         292      9.66%     66.05% |         199      6.59%     72.63% |         207      6.85%     79.48% |         204      6.75%     86.23% |         218      7.21%     93.45% |         198      6.55%    100.00%
system.ruby.L1Cache_Controller.Inv::total         3022                      
system.ruby.L1Cache_Controller.Ack       |         482      8.33%      8.33% |         138      2.39%     10.72% |         662     11.44%     22.16% |         271      4.68%     26.85% |         311      5.38%     32.22% |         304      5.25%     37.48% |         449      7.76%     45.24% |         473      8.18%     53.41% |         703     12.15%     65.57% |         497      8.59%     74.16% |         319      5.51%     79.67% |         264      4.56%     84.24% |         203      3.51%     87.74% |         232      4.01%     91.75% |         219      3.79%     95.54% |         258      4.46%    100.00%
system.ruby.L1Cache_Controller.Ack::total         5785                      
system.ruby.L1Cache_Controller.Data      |         249      0.58%      0.58% |         502      1.17%      1.75% |        6776     15.79%     17.54% |        1098      2.56%     20.09% |        2838      6.61%     26.71% |        3280      7.64%     34.35% |        4991     11.63%     45.98% |        5277     12.29%     58.27% |        7172     16.71%     74.98% |        5329     12.42%     87.40% |        2125      4.95%     92.35% |         664      1.55%     93.89% |         661      1.54%     95.43% |         653      1.52%     96.95% |         662      1.54%     98.50% |         645      1.50%    100.00%
system.ruby.L1Cache_Controller.Data::total        42922                      
system.ruby.L1Cache_Controller.Exclusive_Data |         237      0.21%      0.21% |         271      0.24%      0.44% |       66030     57.48%     57.92% |        2383      2.07%     60.00% |        3738      3.25%     63.25% |        3398      2.96%     66.21% |        6296      5.48%     71.69% |        5790      5.04%     76.73% |       13855     12.06%     88.79% |       10357      9.02%     97.81% |        1573      1.37%     99.18% |         193      0.17%     99.35% |         167      0.15%     99.49% |         179      0.16%     99.65% |         207      0.18%     99.83% |         196      0.17%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       114870                      
system.ruby.L1Cache_Controller.Writeback_Ack |         179      0.48%      0.48% |         342      0.92%      1.39% |        5777     15.46%     16.86% |        1128      3.02%     19.88% |        2440      6.53%     26.41% |        2944      7.88%     34.29% |        4619     12.36%     46.65% |        4637     12.41%     59.06% |        6780     18.15%     77.21% |        4946     13.24%     90.45% |        1538      4.12%     94.57% |         415      1.11%     95.68% |         411      1.10%     96.78% |         405      1.08%     97.86% |         412      1.10%     98.96% |         387      1.04%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total        37360                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |          61      0.06%      0.06% |         125      0.12%      0.17% |       65460     60.33%     60.50% |        1849      1.70%     62.20% |        2845      2.62%     64.83% |        3058      2.82%     67.64% |        5953      5.49%     73.13% |        5506      5.07%     78.20% |       12847     11.84%     90.04% |        9423      8.68%     98.73% |        1216      1.12%     99.85% |          34      0.03%     99.88% |          21      0.02%     99.90% |          20      0.02%     99.92% |          38      0.04%     99.95% |          50      0.05%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total       108506                      
system.ruby.L1Cache_Controller.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           2     28.57%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Nack::total            7                      
system.ruby.L1Cache_Controller.All_acks  |         146      0.21%      0.21% |          78      0.11%      0.32% |       36290     52.05%     52.37% |         931      1.34%     53.71% |        1820      2.61%     56.32% |        1847      2.65%     58.97% |        4492      6.44%     65.41% |        4105      5.89%     71.30% |       10272     14.73%     86.03% |        8003     11.48%     97.51% |        1148      1.65%     99.15% |         128      0.18%     99.34% |         103      0.15%     99.49% |         112      0.16%     99.65% |         122      0.17%     99.82% |         125      0.18%    100.00%
system.ruby.L1Cache_Controller.All_acks::total        69722                      
system.ruby.L1Cache_Controller.Use_Timeout |         238      0.21%      0.21% |         272      0.24%      0.44% |       66038     57.45%     57.90% |        2388      2.08%     59.97% |        3741      3.25%     63.23% |        3402      2.96%     66.19% |        6300      5.48%     71.67% |        5798      5.04%     76.71% |       13867     12.06%     88.78% |       10363      9.02%     97.79% |        1580      1.37%     99.17% |         198      0.17%     99.34% |         168      0.15%     99.48% |         182      0.16%     99.64% |         210      0.18%     99.83% |         201      0.17%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total       114946                      
system.ruby.L1Cache_Controller.I.Load    |         117      0.19%      0.19% |         382      0.63%      0.82% |       27336     44.91%     45.73% |        1526      2.51%     48.24% |        3105      5.10%     53.34% |        3058      5.02%     58.37% |        4926      8.09%     66.46% |        4981      8.18%     74.64% |        6712     11.03%     85.67% |        4774      7.84%     93.51% |        1738      2.86%     96.37% |         439      0.72%     97.09% |         445      0.73%     97.82% |         438      0.72%     98.54% |         460      0.76%     99.30% |         428      0.70%    100.00%
system.ruby.L1Cache_Controller.I.Load::total        60865                      
system.ruby.L1Cache_Controller.I.Ifetch  |         224      0.82%      0.82% |         314      1.15%      1.97% |        9188     33.68%     35.65% |        1029      3.77%     39.42% |        1654      6.06%     45.49% |        1777      6.51%     52.00% |        1873      6.87%     58.87% |        1989      7.29%     66.16% |        4055     14.86%     81.02% |        2915     10.69%     91.70% |         819      3.00%     94.71% |         295      1.08%     95.79% |         281      1.03%     96.82% |         285      1.04%     97.86% |         290      1.06%     98.93% |         293      1.07%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        27281                      
system.ruby.L1Cache_Controller.I.Store   |          88      0.13%      0.13% |          50      0.07%      0.20% |       36193     52.71%     52.91% |         894      1.30%     54.21% |        1766      2.57%     56.78% |        1797      2.62%     59.40% |        4415      6.43%     65.83% |        4017      5.85%     71.68% |       10102     14.71%     86.39% |        7892     11.49%     97.88% |        1095      1.59%     99.47% |          83      0.12%     99.60% |          61      0.09%     99.68% |          64      0.09%     99.78% |          80      0.12%     99.89% |          73      0.11%    100.00%
system.ruby.L1Cache_Controller.I.Store::total        68670                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           6      0.11%      0.11% |         155      2.83%      2.94% |         884     16.13%     19.07% |         240      4.38%     23.45% |         980     17.88%     41.33% |         355      6.48%     47.81% |         389      7.10%     54.91% |         503      9.18%     64.09% |         502      9.16%     73.25% |         515      9.40%     82.65% |         285      5.20%     87.85% |         127      2.32%     90.16% |         126      2.30%     92.46% |         138      2.52%     94.98% |         135      2.46%     97.45% |         140      2.55%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         5480                      
system.ruby.L1Cache_Controller.S.Load    |        2850      0.02%      0.02% |        3355      0.02%      0.04% |       47286      0.30%      0.33% |       28327      0.18%      0.51% |     2812546     17.56%     18.07% |     3496816     21.84%     39.91% |     2994542     18.70%     58.61% |     2932479     18.31%     76.92% |     2388055     14.91%     91.83% |     1248681      7.80%     99.63% |       37351      0.23%     99.86% |        4689      0.03%     99.89% |        4528      0.03%     99.92% |        3927      0.02%     99.94% |        4830      0.03%     99.97% |        4182      0.03%    100.00%
system.ruby.L1Cache_Controller.S.Load::total     16014444                      
system.ruby.L1Cache_Controller.S.Ifetch  |       17217      0.11%      0.11% |       22912      0.15%      0.26% |      208469      1.36%      1.62% |       27765      0.18%      1.80% |     2667558     17.37%     19.17% |     2918933     19.01%     38.18% |      873499      5.69%     43.87% |     3105413     20.22%     64.09% |     2612140     17.01%     81.10% |     2644874     17.22%     98.33% |      124239      0.81%     99.14% |       26540      0.17%     99.31% |       25730      0.17%     99.48% |       27154      0.18%     99.65% |       26696      0.17%     99.83% |       26418      0.17%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     15355557                      
system.ruby.L1Cache_Controller.S.Store   |          57      6.06%      6.06% |          25      2.66%      8.72% |          89      9.47%     18.19% |          32      3.40%     21.60% |          51      5.43%     27.02% |          44      4.68%     31.70% |          71      7.55%     39.26% |          78      8.30%     47.55% |         157     16.70%     64.26% |         104     11.06%     75.32% |          41      4.36%     79.68% |          38      4.04%     83.72% |          35      3.72%     87.45% |          40      4.26%     91.70% |          35      3.72%     95.43% |          43      4.57%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          940                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         179      0.48%      0.48% |         342      0.92%      1.39% |        5778     15.46%     16.86% |        1128      3.02%     19.87% |        2440      6.53%     26.40% |        2944      7.88%     34.28% |        4620     12.36%     46.65% |        4639     12.41%     59.06% |        6781     18.15%     77.21% |        4946     13.24%     90.44% |        1541      4.12%     94.57% |         415      1.11%     95.68% |         412      1.10%     96.78% |         405      1.08%     97.86% |         412      1.10%     98.96% |         387      1.04%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        37369                      
system.ruby.L1Cache_Controller.S.Inv     |           6      0.21%      0.21% |         155      5.35%      5.56% |         147      5.08%     10.64% |          87      3.00%     13.64% |         208      7.18%     20.82% |         213      7.35%     28.18% |         193      6.66%     34.84% |         213      7.35%     42.20% |         195      6.73%     48.93% |         237      8.18%     57.11% |         278      9.60%     66.71% |         187      6.46%     73.17% |         196      6.77%     79.94% |         193      6.66%     86.60% |         203      7.01%     93.61% |         185      6.39%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2896                      
system.ruby.L1Cache_Controller.O.Load    |         105      0.01%      0.01% |          13      0.00%      0.01% |        1872      0.10%      0.11% |        1885      0.10%      0.21% |      687670     37.05%     37.26% |         240      0.01%     37.27% |        1096      0.06%     37.33% |        1752      0.09%     37.43% |        1749      0.09%     37.52% |     1156758     62.32%     99.84% |         792      0.04%     99.89% |         687      0.04%     99.92% |         342      0.02%     99.94% |         324      0.02%     99.96% |         330      0.02%     99.98% |         443      0.02%    100.00%
system.ruby.L1Cache_Controller.O.Load::total      1856058                      
system.ruby.L1Cache_Controller.O.Ifetch  |         799      0.03%      0.03% |         223      0.01%      0.04% |         760      0.03%      0.06% |        3483      0.13%      0.19% |      233632      8.44%      8.63% |        1826      0.07%      8.69% |     2198553     79.40%     88.10% |        6982      0.25%     88.35% |      300315     10.85%     99.19% |       21567      0.78%     99.97% |         156      0.01%     99.98% |         260      0.01%     99.99% |          28      0.00%     99.99% |           1      0.00%     99.99% |         204      0.01%    100.00% |         111      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Ifetch::total      2768900                      
system.ruby.L1Cache_Controller.O.Store   |           1      0.89%      0.89% |           3      2.68%      3.57% |           8      7.14%     10.71% |           5      4.46%     15.18% |           3      2.68%     17.86% |           6      5.36%     23.21% |           6      5.36%     28.57% |          10      8.93%     37.50% |          13     11.61%     49.11% |           7      6.25%     55.36% |          12     10.71%     66.07% |           7      6.25%     72.32% |           7      6.25%     78.57% |           8      7.14%     85.71% |           7      6.25%     91.96% |           9      8.04%    100.00%
system.ruby.L1Cache_Controller.O.Store::total          112                      
system.ruby.L1Cache_Controller.O.L1_Replacement |          11      0.38%      0.38% |         110      3.78%      4.16% |         299     10.28%     14.44% |         485     16.68%     31.12% |         364     12.52%     43.64% |         191      6.57%     50.21% |         336     11.55%     61.76% |         438     15.06%     76.82% |         318     10.94%     87.76% |         187      6.43%     94.19% |          48      1.65%     95.84% |          20      0.69%     96.53% |          14      0.48%     97.01% |          18      0.62%     97.63% |          27      0.93%     98.56% |          42      1.44%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total         2908                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |          34      4.17%      4.17% |          18      2.21%      6.37% |         168     20.59%     26.96% |         177     21.69%     48.65% |          41      5.02%     53.68% |          38      4.66%     58.33% |          39      4.78%     63.11% |         107     13.11%     76.23% |          53      6.50%     82.72% |          39      4.78%     87.50% |          33      4.04%     91.54% |          14      1.72%     93.26% |          12      1.47%     94.73% |          13      1.59%     96.32% |          13      1.59%     97.92% |          17      2.08%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total          816                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |        1007      5.75%      5.75% |        1102      6.29%     12.03% |         566      3.23%     15.26% |        8515     48.58%     63.84% |        1954     11.15%     74.99% |         447      2.55%     77.54% |        1137      6.49%     84.03% |         248      1.41%     85.44% |         692      3.95%     89.39% |         477      2.72%     92.11% |         375      2.14%     94.25% |         127      0.72%     94.97% |         143      0.82%     95.79% |         134      0.76%     96.55% |         254      1.45%     98.00% |         350      2.00%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total        17528                      
system.ruby.L1Cache_Controller.M.Load    |        1084      0.02%      0.02% |         432      0.01%      0.03% |     3094003     57.11%     57.14% |        3671      0.07%     57.21% |        9415      0.17%     57.38% |      601029     11.09%     68.47% |      275901      5.09%     73.57% |     1403342     25.90%     99.47% |       16488      0.30%     99.77% |       10183      0.19%     99.96% |         879      0.02%     99.98% |         253      0.00%     99.98% |         259      0.00%     99.99% |         246      0.00%     99.99% |         255      0.00%    100.00% |         249      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      5417689                      
system.ruby.L1Cache_Controller.M.Ifetch  |        3717      0.06%      0.06% |         223      0.00%      0.06% |     6056339     91.52%     91.58% |       85502      1.29%     92.87% |       33202      0.50%     93.37% |       17493      0.26%     93.63% |       94654      1.43%     95.06% |       18320      0.28%     95.34% |       95396      1.44%     96.78% |      202550      3.06%     99.84% |       10345      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      6617746                      
system.ruby.L1Cache_Controller.M.Store   |          16      0.51%      0.51% |          17      0.54%      1.06% |        1065     34.08%     35.14% |          91      2.91%     38.05% |         221      7.07%     45.12% |         244      7.81%     52.93% |         310      9.92%     62.85% |         264      8.45%     71.30% |         468     14.98%     86.27% |         333     10.66%     96.93% |          71      2.27%     99.20% |           5      0.16%     99.36% |           7      0.22%     99.58% |           4      0.13%     99.71% |           4      0.13%     99.84% |           5      0.16%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         3125                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          38      0.11%      0.11% |           5      0.01%      0.13% |       28549     83.19%     83.32% |         358      1.04%     84.36% |         456      1.33%     85.69% |         483      1.41%     87.10% |         790      2.30%     89.40% |         625      1.82%     91.22% |        1750      5.10%     96.32% |        1001      2.92%     99.24% |         251      0.73%     99.97% |           2      0.01%     99.97% |           3      0.01%     99.98% |           1      0.00%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total        34317                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      0.30%      0.30% |          11      3.35%      3.66% |         104     31.71%     35.37% |          19      5.79%     41.16% |          25      7.62%     48.78% |          19      5.79%     54.57% |          32      9.76%     64.33% |          25      7.62%     71.95% |          23      7.01%     78.96% |          11      3.35%     82.32% |          17      5.18%     87.50% |          11      3.35%     90.85% |          11      3.35%     94.21% |           6      1.83%     96.04% |           8      2.44%     98.48% |           5      1.52%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total          328                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          45      1.10%      1.10% |         158      3.86%      4.96% |         524     12.79%     17.75% |         958     23.39%     41.14% |         495     12.08%     53.22% |         146      3.56%     56.79% |         420     10.25%     67.04% |         268      6.54%     73.58% |         396      9.67%     83.25% |         369      9.01%     92.26% |         107      2.61%     94.87% |          39      0.95%     95.83% |          32      0.78%     96.61% |          39      0.95%     97.56% |          49      1.20%     98.75% |          51      1.25%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         4096                      
system.ruby.L1Cache_Controller.M_W.Load  |          59      0.19%      0.19% |         183      0.59%      0.78% |       21531     69.13%     69.91% |         875      2.81%     72.72% |        1091      3.50%     76.22% |         736      2.36%     78.58% |        1089      3.50%     82.08% |        1492      4.79%     86.87% |        1967      6.32%     93.18% |        1027      3.30%     96.48% |         402      1.29%     97.77% |         135      0.43%     98.21% |         166      0.53%     98.74% |         122      0.39%     99.13% |         128      0.41%     99.54% |         143      0.46%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total        31146                      
system.ruby.L1Cache_Controller.M_W.Ifetch |          34      0.45%      0.45% |          46      0.61%      1.06% |        4674     62.20%     63.26% |         232      3.09%     66.35% |         321      4.27%     70.62% |          96      1.28%     71.90% |         214      2.85%     74.74% |          70      0.93%     75.68% |        1075     14.30%     89.98% |         725      9.65%     99.63% |          22      0.29%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           6      0.08%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total         7515                      
system.ruby.L1Cache_Controller.M_W.Store |           4      0.09%      0.09% |           5      0.11%      0.20% |         739     16.08%     16.27% |          51      1.11%     17.38% |         610     13.27%     30.65% |         600     13.05%     43.70% |         400      8.70%     52.40% |         511     11.12%     63.52% |         883     19.21%     82.73% |         651     14.16%     96.89% |          51      1.11%     98.00% |          17      0.37%     98.37% |          15      0.33%     98.69% |          21      0.46%     99.15% |          25      0.54%     99.70% |          14      0.30%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total         4597                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |         425     95.94%     95.94% |           0      0.00%     95.94% |           0      0.00%     95.94% |           0      0.00%     95.94% |           0      0.00%     95.94% |           0      0.00%     95.94% |          18      4.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total          443                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |           0      0.00%      0.00% |           9      4.95%      4.95% |          22     12.09%     17.03% |          28     15.38%     32.42% |           4      2.20%     34.62% |          12      6.59%     41.21% |          15      8.24%     49.45% |          19     10.44%     59.89% |           6      3.30%     63.19% |          12      6.59%     69.78% |          17      9.34%     79.12% |          13      7.14%     86.26% |           3      1.65%     87.91% |          12      6.59%     94.51% |           6      3.30%     97.80% |           4      2.20%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total          182                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |           0      0.00%      0.00% |           4      1.04%      1.04% |          52     13.58%     14.62% |          30      7.83%     22.45% |          35      9.14%     31.59% |          11      2.87%     34.46% |          40     10.44%     44.91% |          61     15.93%     60.84% |          19      4.96%     65.80% |          15      3.92%     69.71% |          20      5.22%     74.93% |          18      4.70%     79.63% |          12      3.13%     82.77% |          29      7.57%     90.34% |          11      2.87%     93.21% |          26      6.79%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total          383                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |          88      0.22%      0.22% |         189      0.47%      0.68% |       29009     71.40%     72.09% |        1406      3.46%     75.55% |        1311      3.23%     78.77% |         955      2.35%     81.12% |        1408      3.47%     84.59% |        1182      2.91%     87.50% |        2712      6.68%     94.17% |        1709      4.21%     98.38% |         381      0.94%     99.32% |          53      0.13%     99.45% |          50      0.12%     99.57% |          49      0.12%     99.69% |          63      0.16%     99.85% |          62      0.15%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total        40627                      
system.ruby.L1Cache_Controller.MM.Load   |        6842      0.04%      0.04% |        7281      0.04%      0.07% |     3574521     18.36%     18.43% |       45008      0.23%     18.66% |     2606741     13.39%     32.05% |     1997438     10.26%     42.31% |     3180309     16.33%     58.64% |     2006126     10.30%     68.95% |     2999346     15.40%     84.35% |     2958655     15.20%     99.55% |       50877      0.26%     99.81% |        7509      0.04%     99.85% |        7414      0.04%     99.88% |        7499      0.04%     99.92% |        7419      0.04%     99.96% |        7490      0.04%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total     19470475                      
system.ruby.L1Cache_Controller.MM.Store  |        6103      0.23%      0.23% |        5860      0.22%      0.45% |     1053156     39.72%     40.17% |       18213      0.69%     40.85% |      216552      8.17%     49.02% |      210593      7.94%     56.96% |      236036      8.90%     65.86% |      236180      8.91%     74.77% |      323946     12.22%     86.98% |      294742     11.11%     98.10% |       20955      0.79%     98.89% |        5892      0.22%     99.11% |        5886      0.22%     99.33% |        5901      0.22%     99.56% |        5876      0.22%     99.78% |        5879      0.22%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      2651770                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |          12      0.02%      0.02% |          10      0.01%      0.03% |       36612     51.36%     51.40% |        1006      1.41%     52.81% |        2025      2.84%     55.65% |        2384      3.34%     58.99% |        4827      6.77%     65.76% |        4443      6.23%     72.00% |       10779     15.12%     87.12% |        8235     11.55%     98.67% |         915      1.28%     99.96% |          12      0.02%     99.97% |           4      0.01%     99.98% |           1      0.00%     99.98% |           6      0.01%     99.99% |           8      0.01%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total        71279                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          33      2.19%      2.19% |          28      1.86%      4.05% |         493     32.71%     36.76% |          89      5.91%     42.67% |          91      6.04%     48.71% |          79      5.24%     53.95% |          94      6.24%     60.19% |          73      4.84%     65.03% |         131      8.69%     73.72% |         102      6.77%     80.49% |          60      3.98%     84.47% |          58      3.85%     88.32% |          37      2.46%     90.78% |          41      2.72%     93.50% |          49      3.25%     96.75% |          49      3.25%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         1507                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         127      4.21%      4.21% |          65      2.16%      6.37% |         645     21.39%     27.76% |         116      3.85%     31.61% |         149      4.94%     36.55% |         156      5.17%     41.72% |         228      7.56%     49.29% |         246      8.16%     57.45% |         332     11.01%     68.46% |         346     11.48%     79.93% |         152      5.04%     84.98% |          87      2.89%     87.86% |          87      2.89%     90.75% |          93      3.08%     93.83% |          98      3.25%     97.08% |          88      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         3015                      
system.ruby.L1Cache_Controller.MM_W.Load |          70      1.38%      1.38% |          37      0.73%      2.11% |         688     13.57%     15.68% |          74      1.46%     17.14% |         487      9.60%     26.74% |         475      9.37%     36.11% |         399      7.87%     43.98% |         468      9.23%     53.20% |         778     15.34%     68.55% |         544     10.73%     79.27% |         227      4.48%     83.75% |         167      3.29%     87.04% |         139      2.74%     89.79% |         146      2.88%     92.66% |         201      3.96%     96.63% |         171      3.37%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total         5071                      
system.ruby.L1Cache_Controller.MM_W.Store |         156      0.08%      0.08% |          74      0.04%      0.12% |       90709     46.21%     46.32% |        1128      0.57%     46.90% |        3009      1.53%     48.43% |        2892      1.47%     49.90% |        7886      4.02%     53.92% |        7268      3.70%     57.62% |       43800     22.31%     79.94% |       37077     18.89%     98.82% |        1750      0.89%     99.71% |         117      0.06%     99.77% |          92      0.05%     99.82% |         111      0.06%     99.88% |         122      0.06%     99.94% |         118      0.06%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total       196309                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |         404     97.82%     97.82% |           0      0.00%     97.82% |           0      0.00%     97.82% |           0      0.00%     97.82% |           0      0.00%     97.82% |           0      0.00%     97.82% |           9      2.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total          413                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |           3      1.26%      1.26% |           1      0.42%      1.68% |           0      0.00%      1.68% |          14      5.88%      7.56% |           4      1.68%      9.24% |          18      7.56%     16.81% |          18      7.56%     24.37% |          22      9.24%     33.61% |          15      6.30%     39.92% |          27     11.34%     51.26% |          29     12.18%     63.45% |          34     14.29%     77.73% |           8      3.36%     81.09% |          14      5.88%     86.97% |          17      7.14%     94.12% |          14      5.88%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total          238                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |           0      0.00%      0.00% |          11      1.86%      1.86% |          17      2.88%      4.75% |          20      3.39%      8.14% |           3      0.51%      8.64% |          30      5.08%     13.73% |          62     10.51%     24.24% |          54      9.15%     33.39% |          32      5.42%     38.81% |          59     10.00%     48.81% |          69     11.69%     60.51% |          51      8.64%     69.15% |          25      4.24%     73.39% |          58      9.83%     83.22% |          51      8.64%     91.86% |          48      8.14%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total          590                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |         150      0.20%      0.20% |          83      0.11%      0.31% |       37029     49.82%     50.14% |         982      1.32%     51.46% |        2430      3.27%     54.73% |        2447      3.29%     58.02% |        4892      6.58%     64.60% |        4616      6.21%     70.82% |       11155     15.01%     85.82% |        8654     11.64%     97.47% |        1199      1.61%     99.08% |         145      0.20%     99.28% |         118      0.16%     99.44% |         133      0.18%     99.62% |         147      0.20%     99.81% |         139      0.19%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total        74319                      
system.ruby.L1Cache_Controller.IM.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |         749    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement::total          749                      
system.ruby.L1Cache_Controller.IM.Ack    |          96      3.50%      3.50% |          61      2.23%      5.73% |         441     16.10%     21.83% |         146      5.33%     27.16% |         171      6.24%     33.41% |         169      6.17%     39.58% |         187      6.83%     46.40% |         195      7.12%     53.52% |         246      8.98%     62.50% |         223      8.14%     70.65% |         184      6.72%     77.36% |         133      4.86%     82.22% |         102      3.72%     85.94% |         117      4.27%     90.22% |         149      5.44%     95.66% |         119      4.34%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total         2739                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |          89      0.13%      0.13% |          56      0.08%      0.21% |       36195     52.59%     52.80% |         895      1.30%     54.10% |        1771      2.57%     56.67% |        1800      2.62%     59.29% |        4418      6.42%     65.71% |        4025      5.85%     71.56% |       10113     14.69%     86.25% |        7907     11.49%     97.74% |        1113      1.62%     99.36% |          97      0.14%     99.50% |          77      0.11%     99.61% |          80      0.12%     99.73% |          99      0.14%     99.87% |          90      0.13%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total        68825                      
system.ruby.L1Cache_Controller.SM.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.L1_Replacement::total            7                      
system.ruby.L1Cache_Controller.SM.Inv    |           1      0.84%      0.84% |           4      3.36%      4.20% |           2      1.68%      5.88% |           1      0.84%      6.72% |           5      4.20%     10.92% |           1      0.84%     11.76% |           1      0.84%     12.61% |           6      5.04%     17.65% |          10      8.40%     26.05% |          14     11.76%     37.82% |          13     10.92%     48.74% |          12     10.08%     58.82% |          10      8.40%     67.23% |          11      9.24%     76.47% |          15     12.61%     89.08% |          13     10.92%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total          119                      
system.ruby.L1Cache_Controller.SM.Ack    |         342     13.96%     13.96% |          51      2.08%     16.05% |         173      7.06%     23.11% |         102      4.16%     27.28% |         119      4.86%     32.14% |          93      3.80%     35.93% |         216      8.82%     44.75% |         209      8.53%     53.29% |         398     16.25%     69.54% |         238      9.72%     79.26% |         106      4.33%     83.59% |          99      4.04%     87.63% |          76      3.10%     90.73% |          85      3.47%     94.20% |          43      1.76%     95.96% |          99      4.04%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total         2449                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |          56      6.82%      6.82% |          21      2.56%      9.38% |          87     10.60%     19.98% |          31      3.78%     23.75% |          46      5.60%     29.35% |          43      5.24%     34.59% |          70      8.53%     43.12% |          72      8.77%     51.89% |         147     17.90%     69.79% |          90     10.96%     80.76% |          28      3.41%     84.17% |          26      3.17%     87.33% |          25      3.05%     90.38% |          29      3.53%     93.91% |          20      2.44%     96.35% |          30      3.65%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total          821                      
system.ruby.L1Cache_Controller.OM.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |          28     77.78%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           8     22.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.L1_Replacement::total           36                      
system.ruby.L1Cache_Controller.OM.Own_GETX |           1      1.32%      1.32% |           1      1.32%      2.63% |           8     10.53%     13.16% |           5      6.58%     19.74% |           3      3.95%     23.68% |           4      5.26%     28.95% |           4      5.26%     34.21% |           8     10.53%     44.74% |          12     15.79%     60.53% |           6      7.89%     68.42% |           7      9.21%     77.63% |           5      6.58%     84.21% |           1      1.32%     85.53% |           3      3.95%     89.47% |           3      3.95%     93.42% |           5      6.58%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total           76                      
system.ruby.L1Cache_Controller.OM.Fwd_GETX |           0      0.00%      0.00% |           2      5.56%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           2      5.56%     11.11% |           2      5.56%     16.67% |           2      5.56%     22.22% |           1      2.78%     25.00% |           1      2.78%     27.78% |           5     13.89%     41.67% |           2      5.56%     47.22% |           6     16.67%     63.89% |           5     13.89%     77.78% |           4     11.11%     88.89% |           4     11.11%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETX::total           36                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     12.50%     12.50% |           2      3.57%     16.07% |           2      3.57%     19.64% |           5      8.93%     28.57% |           1      1.79%     30.36% |           1      1.79%     32.14% |           1      1.79%     33.93% |          10     17.86%     51.79% |           9     16.07%     67.86% |          12     21.43%     89.29% |           6     10.71%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total           56                      
system.ruby.L1Cache_Controller.OM.Ack    |          44      7.37%      7.37% |          26      4.36%     11.73% |          48      8.04%     19.77% |          23      3.85%     23.62% |          21      3.52%     27.14% |          42      7.04%     34.17% |          46      7.71%     41.88% |          69     11.56%     53.43% |          59      9.88%     63.32% |          36      6.03%     69.35% |          29      4.86%     74.20% |          32      5.36%     79.56% |          25      4.19%     83.75% |          30      5.03%     88.78% |          27      4.52%     93.30% |          40      6.70%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total          597                      
system.ruby.L1Cache_Controller.OM.All_acks |         146      0.21%      0.21% |          78      0.11%      0.32% |       36290     52.05%     52.37% |         931      1.34%     53.71% |        1820      2.61%     56.32% |        1847      2.65%     58.97% |        4492      6.44%     65.41% |        4105      5.89%     71.30% |       10272     14.73%     86.03% |        8003     11.48%     97.51% |        1148      1.65%     99.15% |         128      0.18%     99.34% |         103      0.15%     99.49% |         112      0.16%     99.65% |         122      0.17%     99.82% |         125      0.18%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total        69722                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |         456     93.83%     93.83% |           0      0.00%     93.83% |           0      0.00%     93.83% |           0      0.00%     93.83% |           0      0.00%     93.83% |           0      0.00%     93.83% |          30      6.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total          486                      
system.ruby.L1Cache_Controller.IS.Data   |         249      0.58%      0.58% |         502      1.17%      1.75% |        6776     15.79%     17.54% |        1098      2.56%     20.09% |        2838      6.61%     26.71% |        3280      7.64%     34.35% |        4991     11.63%     45.98% |        5277     12.29%     58.27% |        7172     16.71%     74.98% |        5329     12.42%     87.40% |        2125      4.95%     92.35% |         664      1.55%     93.89% |         661      1.54%     95.43% |         653      1.52%     96.95% |         662      1.54%     98.50% |         645      1.50%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total        42922                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |          92      0.20%      0.20% |         194      0.43%      0.63% |       29748     65.78%     66.41% |        1457      3.22%     69.63% |        1921      4.25%     73.88% |        1555      3.44%     77.32% |        1808      4.00%     81.32% |        1693      3.74%     85.06% |        3595      7.95%     93.01% |        2360      5.22%     98.23% |         432      0.96%     99.18% |          70      0.15%     99.34% |          65      0.14%     99.48% |          70      0.15%     99.64% |          88      0.19%     99.83% |          76      0.17%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total        45224                      
system.ruby.L1Cache_Controller.SI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.88%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |           5     29.41%     35.29% |           0      0.00%     35.29% |           0      0.00%     35.29% |           5     29.41%     64.71% |           6     35.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total           17                      
system.ruby.L1Cache_Controller.SI.Ifetch |           0      0.00%      0.00% |          22      8.80%      8.80% |          21      8.40%     17.20% |           0      0.00%     17.20% |           0      0.00%     17.20% |          10      4.00%     21.20% |         103     41.20%     62.40% |           0      0.00%     62.40% |          29     11.60%     74.00% |           1      0.40%     74.40% |          10      4.00%     78.40% |           9      3.60%     82.00% |           1      0.40%     82.40% |          37     14.80%     97.20% |           3      1.20%     98.40% |           4      1.60%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total          250                      
system.ruby.L1Cache_Controller.SI.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           2     28.57%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Inv::total            7                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |         179      0.48%      0.48% |         342      0.92%      1.39% |        5777     15.46%     16.86% |        1128      3.02%     19.88% |        2440      6.53%     26.41% |        2944      7.88%     34.29% |        4619     12.36%     46.65% |        4637     12.41%     59.06% |        6780     18.15%     77.21% |        4946     13.24%     90.45% |        1538      4.12%     94.57% |         415      1.11%     95.68% |         411      1.10%     96.78% |         405      1.08%     97.86% |         412      1.10%     98.96% |         387      1.04%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total        37360                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total            2                      
system.ruby.L1Cache_Controller.OI.Fwd_GETS |           0      0.00%      0.00% |           3     13.04%     13.04% |           0      0.00%     13.04% |          18     78.26%     91.30% |           0      0.00%     91.30% |           0      0.00%     91.30% |           0      0.00%     91.30% |           0      0.00%     91.30% |           0      0.00%     91.30% |           2      8.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Fwd_GETS::total           23                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |          11      0.38%      0.38% |         110      3.78%      4.16% |         299     10.27%     14.43% |         485     16.66%     31.09% |         364     12.50%     43.59% |         192      6.60%     50.19% |         337     11.58%     61.77% |         438     15.05%     76.81% |         319     10.96%     87.77% |         187      6.42%     94.19% |          48      1.65%     95.84% |          20      0.69%     96.53% |          14      0.48%     97.01% |          18      0.62%     97.63% |          27      0.93%     98.56% |          42      1.44%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total         2911                      
system.ruby.L1Cache_Controller.MI.Load   |           0      0.00%      0.00% |           0      0.00%      0.00% |         696     97.89%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |          15      2.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total          711                      
system.ruby.L1Cache_Controller.MI.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     85.71%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            7                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |         108     91.53%     91.53% |           0      0.00%     91.53% |           0      0.00%     91.53% |           0      0.00%     91.53% |           4      3.39%     94.92% |           0      0.00%     94.92% |           0      0.00%     94.92% |           0      0.00%     94.92% |           6      5.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total          118                      
system.ruby.L1Cache_Controller.MI.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |          50      0.05%      0.05% |          15      0.01%      0.06% |       65161     61.71%     61.77% |        1364      1.29%     63.06% |        2481      2.35%     65.41% |        2866      2.71%     68.13% |        5616      5.32%     73.45% |        5068      4.80%     78.24% |       12528     11.86%     90.11% |        9236      8.75%     98.86% |        1166      1.10%     99.96% |          14      0.01%     99.97% |           7      0.01%     99.98% |           2      0.00%     99.98% |          11      0.01%     99.99% |           8      0.01%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total       105593                      
system.ruby.L1Cache_Controller.II.Writeback_Nack |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           2     28.57%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.II.Writeback_Nack::total            7                      
system.ruby.L2Cache_Controller.L1_GETS   |        5423      2.93%      2.93% |       10059      5.43%      8.36% |        5301      2.86%     11.22% |       21722     11.72%     22.94% |        5731      3.09%     26.04% |        8723      4.71%     30.74% |        6387      3.45%     34.19% |       23713     12.80%     46.99% |        6321      3.41%     50.40% |       11859      6.40%     56.80% |        4929      2.66%     59.46% |       15383      8.30%     67.77% |        5980      3.23%     70.99% |       17267      9.32%     80.31% |        7074      3.82%     84.13% |       29398     15.87%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       185270                      
system.ruby.L2Cache_Controller.L1_GETX   |        4393      4.36%      4.36% |        5784      5.74%     10.09% |        4158      4.12%     14.22% |       13889     13.77%     27.99% |        4240      4.20%     32.19% |        5848      5.80%     37.99% |        4241      4.21%     42.20% |       11084     10.99%     53.19% |        4254      4.22%     57.41% |        6340      6.29%     63.70% |        4207      4.17%     67.87% |        7733      7.67%     75.54% |        4474      4.44%     79.98% |        8738      8.67%     88.64% |        5148      5.11%     93.75% |        6305      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       100836                      
system.ruby.L2Cache_Controller.L1_PUTO   |         204      6.33%      6.33% |         281      8.72%     15.04% |         146      4.53%     19.57% |         156      4.84%     24.41% |         160      4.96%     29.37% |         152      4.71%     34.09% |         151      4.68%     38.77% |         173      5.37%     44.14% |         186      5.77%     49.91% |         311      9.65%     59.55% |         156      4.84%     64.39% |         211      6.54%     70.94% |         228      7.07%     78.01% |         161      4.99%     83.00% |         239      7.41%     90.42% |         309      9.58%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total         3224                      
system.ruby.L2Cache_Controller.L1_PUTX   |        6903      6.54%      6.54% |        6883      6.52%     13.05% |        6359      6.02%     19.07% |        6708      6.35%     25.43% |        6418      6.08%     31.50% |        6303      5.97%     37.47% |        7147      6.77%     44.24% |        6488      6.14%     50.38% |        6451      6.11%     56.49% |        6196      5.87%     62.35% |        6349      6.01%     68.37% |        6726      6.37%     74.73% |        6623      6.27%     81.00% |        6478      6.13%     87.14% |        6454      6.11%     93.25% |        7130      6.75%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       105616                      
system.ruby.L2Cache_Controller.L1_PUTS_only |         252      7.54%      7.54% |         275      8.23%     15.77% |         141      4.22%     19.99% |         199      5.96%     25.95% |         163      4.88%     30.83% |         163      4.88%     35.71% |         196      5.87%     41.57% |         183      5.48%     47.05% |         249      7.45%     54.50% |         249      7.45%     61.96% |         166      4.97%     66.93% |         240      7.18%     74.11% |         222      6.64%     80.75% |         160      4.79%     85.54% |         221      6.61%     92.16% |         262      7.84%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total         3341                      
system.ruby.L2Cache_Controller.L1_PUTS   |        1881      4.00%      4.00% |        2986      6.35%     10.36% |        1769      3.76%     14.12% |        2184      4.65%     18.77% |        2388      5.08%     23.85% |        1978      4.21%     28.06% |        2050      4.36%     32.42% |        1971      4.19%     36.62% |        2561      5.45%     42.07% |        4520      9.62%     51.69% |        2007      4.27%     55.96% |        2300      4.89%     60.85% |        2129      4.53%     65.38% |        1728      3.68%     69.06% |        2176      4.63%     73.69% |       12364     26.31%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total        46992                      
system.ruby.L2Cache_Controller.All_Acks  |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total        16697                      
system.ruby.L2Cache_Controller.Data      |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.L2Cache_Controller.Data::total        16697                      
system.ruby.L2Cache_Controller.Data_Exclusive |          47      7.11%      7.11% |          46      6.96%     14.07% |          46      6.96%     21.03% |          43      6.51%     27.53% |          40      6.05%     33.59% |          38      5.75%     39.33% |          37      5.60%     44.93% |          40      6.05%     50.98% |          36      5.45%     56.43% |          42      6.35%     62.78% |          41      6.20%     68.99% |          40      6.05%     75.04% |          43      6.51%     81.54% |          42      6.35%     87.90% |          42      6.35%     94.25% |          38      5.75%    100.00%
system.ruby.L2Cache_Controller.Data_Exclusive::total          661                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |         385      4.18%      4.18% |         495      5.38%      9.56% |         526      5.71%     15.27% |         747      8.12%     23.39% |         558      6.06%     29.45% |         485      5.27%     34.72% |         698      7.58%     42.30% |         597      6.49%     48.79% |         732      7.95%     56.74% |         537      5.83%     62.57% |         655      7.12%     69.69% |         569      6.18%     75.87% |         535      5.81%     81.68% |         529      5.75%     87.43% |         409      4.44%     91.87% |         748      8.13%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total         9205                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |        6720      6.77%      6.77% |        6650      6.70%     13.46% |        5979      6.02%     19.49% |        6117      6.16%     25.65% |        6019      6.06%     31.71% |        5965      6.01%     37.71% |        6595      6.64%     44.36% |        6060      6.10%     50.46% |        5896      5.94%     56.40% |        5803      5.84%     62.24% |        5847      5.89%     68.13% |        6337      6.38%     74.51% |        6289      6.33%     80.84% |        6110      6.15%     87.00% |        6270      6.31%     93.31% |        6644      6.69%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total        99301                      
system.ruby.L2Cache_Controller.Writeback_Ack |        1320      6.70%      6.70% |        1251      6.35%     13.05% |        1238      6.28%     19.33% |        1248      6.33%     25.66% |        1221      6.20%     31.86% |        1198      6.08%     37.93% |        1209      6.13%     44.07% |        1234      6.26%     50.33% |        1196      6.07%     56.40% |        1216      6.17%     62.57% |        1248      6.33%     68.90% |        1232      6.25%     75.15% |        1205      6.11%     81.27% |        1263      6.41%     87.68% |        1202      6.10%     93.77% |        1227      6.23%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total        19708                      
system.ruby.L2Cache_Controller.Unblock   |        4430      5.52%      5.52% |        6873      8.56%     14.08% |        4012      5.00%     19.08% |        4977      6.20%     25.28% |        4253      5.30%     30.57% |        4126      5.14%     35.71% |        4576      5.70%     41.41% |        5201      6.48%     47.89% |        5096      6.35%     54.24% |        5818      7.25%     61.49% |        4474      5.57%     67.06% |        4801      5.98%     73.04% |        5115      6.37%     79.41% |        4088      5.09%     84.50% |        5161      6.43%     90.93% |        7281      9.07%    100.00%
system.ruby.L2Cache_Controller.Unblock::total        80282                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |        7297      6.35%      6.35% |        7561      6.58%     12.93% |        6703      5.83%     18.76% |        7580      6.59%     25.35% |        6810      5.92%     31.28% |        6823      5.94%     37.21% |        7513      6.54%     43.75% |        7256      6.31%     50.06% |        6898      6.00%     56.06% |        6712      5.84%     61.90% |        6707      5.83%     67.74% |        7334      6.38%     74.12% |        7410      6.45%     80.56% |        7249      6.31%     86.87% |        7224      6.28%     93.15% |        7869      6.85%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       114946                      
system.ruby.L2Cache_Controller.L2_Replacement |        1320      6.70%      6.70% |        1251      6.35%     13.05% |        1238      6.28%     19.33% |        1248      6.33%     25.66% |        1221      6.20%     31.86% |        1198      6.08%     37.93% |        1209      6.13%     44.07% |        1234      6.26%     50.33% |        1196      6.07%     56.40% |        1216      6.17%     62.57% |        1248      6.33%     68.90% |        1232      6.25%     75.15% |        1205      6.11%     81.27% |        1263      6.41%     87.68% |        1202      6.10%     93.77% |        1227      6.23%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        19708                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          47      7.14%      7.14% |          45      6.84%     13.98% |          45      6.84%     20.82% |          42      6.38%     27.20% |          40      6.08%     33.28% |          38      5.78%     39.06% |          37      5.62%     44.68% |          40      6.08%     50.76% |          36      5.47%     56.23% |          42      6.38%     62.61% |          41      6.23%     68.84% |          40      6.08%     74.92% |          43      6.53%     81.46% |          42      6.38%     87.84% |          42      6.38%     94.22% |          38      5.78%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          658                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total        16697                      
system.ruby.L2Cache_Controller.I.L1_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total            1                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |         369      5.19%      5.19% |         632      8.88%     14.07% |         274      3.85%     17.92% |         632      8.88%     26.81% |         294      4.13%     30.94% |         346      4.86%     35.80% |         253      3.56%     39.36% |         591      8.31%     47.67% |         346      4.86%     52.53% |         361      5.07%     57.60% |         236      3.32%     60.92% |         480      6.75%     67.67% |         612      8.60%     76.27% |         496      6.97%     83.24% |         562      7.90%     91.14% |         630      8.86%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total         7114                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |          79      4.31%      4.31% |          75      4.09%      8.39% |          37      2.02%     10.41% |         232     12.64%     23.05% |          59      3.22%     26.27% |         129      7.03%     33.30% |          70      3.81%     37.11% |         165      8.99%     46.10% |          44      2.40%     48.50% |         124      6.76%     55.26% |          86      4.69%     59.95% |          96      5.23%     65.18% |         136      7.41%     72.59% |         287     15.64%     88.23% |         137      7.47%     95.69% |          79      4.31%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total         1835                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |        6903      6.54%      6.54% |        6883      6.52%     13.06% |        6359      6.02%     19.08% |        6708      6.35%     25.43% |        6418      6.08%     31.51% |        6303      5.97%     37.48% |        7147      6.77%     44.25% |        6488      6.14%     50.39% |        6451      6.11%     56.50% |        6189      5.86%     62.36% |        6349      6.01%     68.37% |        6726      6.37%     74.74% |        6607      6.26%     81.00% |        6478      6.13%     87.14% |        6454      6.11%     93.25% |        7130      6.75%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total       105593                      
system.ruby.L2Cache_Controller.ILX.L1_PUTS |           0      0.00%      0.00% |           5     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTS::total            7                      
system.ruby.L2Cache_Controller.ILOX.L1_GETS |          81      8.48%      8.48% |          94      9.84%     18.32% |          16      1.68%     20.00% |          60      6.28%     26.28% |          38      3.98%     30.26% |          30      3.14%     33.40% |          59      6.18%     39.58% |          43      4.50%     44.08% |          99     10.37%     54.45% |          99     10.37%     64.82% |          38      3.98%     68.80% |          68      7.12%     75.92% |          71      7.43%     83.35% |          28      2.93%     86.28% |          58      6.07%     92.36% |          73      7.64%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETS::total          955                      
system.ruby.L2Cache_Controller.ILOX.L1_GETX |           1      5.56%      5.56% |           3     16.67%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1      5.56%     27.78% |           0      0.00%     27.78% |           0      0.00%     27.78% |           0      0.00%     27.78% |           0      0.00%     27.78% |           0      0.00%     27.78% |           0      0.00%     27.78% |           0      0.00%     27.78% |           2     11.11%     38.89% |           0      0.00%     38.89% |          10     55.56%     94.44% |           1      5.56%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_GETX::total           18                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |          75      8.34%      8.34% |          84      9.34%     17.69% |          52      5.78%     23.47% |          54      6.01%     29.48% |          58      6.45%     35.93% |          41      4.56%     40.49% |          36      4.00%     44.49% |          44      4.89%     49.39% |          59      6.56%     55.95% |          47      5.23%     61.18% |          61      6.79%     67.96% |          67      7.45%     75.42% |          49      5.45%     80.87% |          58      6.45%     87.32% |          60      6.67%     93.99% |          54      6.01%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total          899                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |         887      5.33%      5.33% |        1171      7.03%     12.36% |         786      4.72%     17.08% |         902      5.42%     22.50% |         900      5.40%     27.90% |         792      4.76%     32.66% |         859      5.16%     37.82% |        1443      8.67%     46.48% |        1054      6.33%     52.81% |        1137      6.83%     59.64% |        1004      6.03%     65.67% |         913      5.48%     71.15% |        1026      6.16%     77.31% |         980      5.89%     83.20% |        1151      6.91%     90.11% |        1647      9.89%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total        16652                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |          32      3.52%      3.52% |          84      9.23%     12.75% |          30      3.30%     16.04% |         120     13.19%     29.23% |          32      3.52%     32.75% |          37      4.07%     36.81% |          26      2.86%     39.67% |         129     14.18%     53.85% |          31      3.41%     57.25% |          33      3.63%     60.88% |          12      1.32%     62.20% |          79      8.68%     70.88% |          62      6.81%     77.69% |          88      9.67%     87.36% |          52      5.71%     93.08% |          63      6.92%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total          910                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |         127      6.32%      6.32% |         178      8.86%     15.18% |          94      4.68%     19.86% |         102      5.08%     24.94% |         100      4.98%     29.92% |         106      5.28%     35.19% |         109      5.43%     40.62% |         125      6.22%     46.84% |         118      5.87%     52.71% |         103      5.13%     57.84% |          92      4.58%     62.42% |         113      5.62%     68.04% |         166      8.26%     76.31% |         103      5.13%     81.43% |         165      8.21%     89.65% |         208     10.35%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total         2009                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTX::total            3                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |         140      8.51%      8.51% |         166     10.09%     18.59% |          53      3.22%     21.81% |          95      5.77%     27.58% |          74      4.50%     32.08% |          61      3.71%     35.78% |          90      5.47%     41.25% |          76      4.62%     45.87% |         145      8.81%     54.68% |         138      8.38%     63.06% |          75      4.56%     67.62% |         122      7.41%     75.03% |         112      6.80%     81.83% |          72      4.37%     86.21% |         113      6.87%     93.07% |         114      6.93%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total         1646                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |         665      6.41%      6.41% |         737      7.10%     13.51% |         544      5.24%     18.75% |         629      6.06%     24.81% |         676      6.51%     31.33% |         582      5.61%     36.93% |         659      6.35%     43.28% |         614      5.92%     49.20% |         717      6.91%     56.11% |         692      6.67%     62.78% |         789      7.60%     70.38% |         621      5.98%     76.36% |         549      5.29%     81.65% |         631      6.08%     87.73% |         610      5.88%     93.61% |         663      6.39%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total        10378                      
system.ruby.L2Cache_Controller.OLSX.L1_GETS |        1113      5.25%      5.25% |        2103      9.91%     15.16% |        1127      5.31%     20.47% |        1403      6.61%     27.08% |        1072      5.05%     32.14% |        1120      5.28%     37.42% |        1250      5.89%     43.31% |        1266      5.97%     49.27% |        1279      6.03%     55.30% |        1560      7.35%     62.66% |        1098      5.18%     67.83% |        1285      6.06%     73.89% |        1404      6.62%     80.51% |         945      4.45%     84.96% |        1323      6.24%     91.20% |        1868      8.80%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETS::total        21216                      
system.ruby.L2Cache_Controller.OLSX.L1_GETX |           4      1.49%      1.49% |          61     22.68%     24.16% |           3      1.12%     25.28% |           5      1.86%     27.14% |           0      0.00%     27.14% |           2      0.74%     27.88% |           4      1.49%     29.37% |           6      2.23%     31.60% |           4      1.49%     33.09% |           3      1.12%     34.20% |           1      0.37%     34.57% |           3      1.12%     35.69% |          51     18.96%     54.65% |           0      0.00%     54.65% |          64     23.79%     78.44% |          58     21.56%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_GETX::total          269                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |         112      6.86%      6.86% |         105      6.43%     13.30% |          88      5.39%     18.69% |          93      5.70%     24.39% |          89      5.45%     29.84% |         100      6.13%     35.97% |          98      6.00%     41.97% |         107      6.56%     48.53% |         104      6.37%     54.90% |         103      6.31%     61.21% |          91      5.58%     66.79% |         107      6.56%     73.35% |         105      6.43%     79.78% |          88      5.39%     85.17% |         102      6.25%     91.42% |         140      8.58%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total         1632                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |        1187      5.02%      5.02% |        2125      8.99%     14.00% |        1214      5.13%     19.14% |        1498      6.33%     25.47% |        1200      5.07%     30.55% |        1232      5.21%     35.76% |        1366      5.78%     41.53% |        1343      5.68%     47.21% |        1468      6.21%     53.42% |        1874      7.92%     61.34% |        1192      5.04%     66.38% |        1408      5.95%     72.34% |        1543      6.52%     78.86% |        1078      4.56%     83.42% |        1493      6.31%     89.73% |        2428     10.27%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total        23649                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total            1                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |           3      5.56%      5.56% |           8     14.81%     20.37% |           2      3.70%     24.07% |           8     14.81%     38.89% |           5      9.26%     48.15% |           3      5.56%     53.70% |           3      5.56%     59.26% |           5      9.26%     68.52% |           3      5.56%     74.07% |           3      5.56%     79.63% |           6     11.11%     90.74% |           5      9.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total           54                      
system.ruby.L2Cache_Controller.M.L1_GETS |        2798      6.73%      6.73% |        2789      6.71%     13.45% |        2419      5.82%     19.27% |        2746      6.61%     25.88% |        2439      5.87%     31.75% |        2376      5.72%     37.47% |        3174      7.64%     45.11% |        2486      5.98%     51.09% |        2517      6.06%     57.15% |        2242      5.40%     62.54% |        2404      5.79%     68.33% |        2739      6.59%     74.92% |        2631      6.33%     81.26% |        2336      5.62%     86.88% |        2413      5.81%     92.69% |        3039      7.31%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total        41548                      
system.ruby.L2Cache_Controller.M.L1_GETX |        3166      6.33%      6.33% |        3185      6.37%     12.70% |        3030      6.06%     18.76% |        3057      6.11%     24.88% |        3110      6.22%     31.10% |        3066      6.13%     37.23% |        3100      6.20%     43.43% |        3102      6.20%     49.64% |        3100      6.20%     55.84% |        3073      6.15%     61.99% |        3060      6.12%     68.11% |        3121      6.24%     74.35% |        3131      6.26%     80.61% |        3220      6.44%     87.05% |        3209      6.42%     93.47% |        3263      6.53%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        49993                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        1320      6.70%      6.70% |        1251      6.35%     13.05% |        1238      6.28%     19.33% |        1248      6.33%     25.66% |        1221      6.20%     31.86% |        1198      6.08%     37.93% |        1209      6.13%     44.07% |        1234      6.26%     50.33% |        1196      6.07%     56.40% |        1216      6.17%     62.57% |        1248      6.33%     68.90% |        1232      6.25%     75.15% |        1205      6.11%     81.27% |        1263      6.41%     87.68% |        1202      6.10%     93.77% |        1227      6.23%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        19708                      
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     11.76%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           3     17.65%     29.41% |           4     23.53%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           0      0.00%     52.94% |           8     47.06%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_PUTO::total           17                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBCLEANDATA |          21      4.43%      4.43% |          36      7.59%     12.03% |          35      7.38%     19.41% |          33      6.96%     26.37% |          33      6.96%     33.33% |          20      4.22%     37.55% |          19      4.01%     41.56% |          22      4.64%     46.20% |          38      8.02%     54.22% |          27      5.70%     59.92% |          37      7.81%     67.72% |          37      7.81%     75.53% |          28      5.91%     81.43% |          32      6.75%     88.19% |          30      6.33%     94.51% |          26      5.49%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBCLEANDATA::total          474                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |          54     12.71%     12.71% |          48     11.29%     24.00% |          17      4.00%     28.00% |          21      4.94%     32.94% |          25      5.88%     38.82% |          21      4.94%     43.76% |          17      4.00%     47.76% |          22      5.18%     52.94% |          21      4.94%     57.88% |          20      4.71%     62.59% |          24      5.65%     68.24% |          30      7.06%     75.29% |          21      4.94%     80.24% |          26      6.12%     86.35% |          30      7.06%     93.41% |          28      6.59%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total          425                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |         140      8.51%      8.51% |         166     10.09%     18.59% |          53      3.22%     21.81% |          95      5.77%     27.58% |          74      4.50%     32.08% |          61      3.71%     35.78% |          90      5.47%     41.25% |          76      4.62%     45.87% |         145      8.81%     54.68% |         138      8.38%     63.06% |          75      4.56%     67.62% |         122      7.41%     75.03% |         112      6.80%     81.83% |          72      4.37%     86.21% |         113      6.87%     93.07% |         114      6.93%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total         1646                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS |           0      0.00%      0.00% |          23     15.54%     15.54% |           0      0.00%     15.54% |           0      0.00%     15.54% |           0      0.00%     15.54% |           0      0.00%     15.54% |           0      0.00%     15.54% |           0      0.00%     15.54% |           0      0.00%     15.54% |          91     61.49%     77.03% |           0      0.00%     77.03% |           0      0.00%     77.03% |           3      2.03%     79.05% |           0      0.00%     79.05% |          10      6.76%     85.81% |          21     14.19%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETS::total          148                      
system.ruby.L2Cache_Controller.ILOSXW.L1_GETX |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_GETX::total            5                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO |           2      2.38%      2.38% |           0      0.00%      2.38% |           0      0.00%      2.38% |           0      0.00%      2.38% |           2      2.38%      4.76% |           5      5.95%     10.71% |           4      4.76%     15.48% |           4      4.76%     20.24% |           9     10.71%     30.95% |           9     10.71%     41.67% |           0      0.00%     41.67% |          27     32.14%     73.81% |           0      0.00%     73.81% |           0      0.00%     73.81% |           0      0.00%     73.81% |          22     26.19%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTO::total           84                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11     33.33%     33.33% |           0      0.00%     33.33% |           2      6.06%     39.39% |           2      6.06%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           8     24.24%     69.70% |           0      0.00%     69.70% |          10     30.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS_only::total           33                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           3      0.21%      0.21% |           0      0.00%      0.21% |           5      0.35%      0.55% |          19      1.32%      1.87% |          26      1.80%      3.68% |          13      0.90%      4.58% |          13      0.90%      5.48% |           8      0.55%      6.03% |          78      5.41%     11.44% |          48      3.33%     14.77% |           6      0.42%     15.19% |         112      7.77%     22.95% |           4      0.28%     23.23% |           4      0.28%     23.51% |           1      0.07%     23.58% |        1102     76.42%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total         1442                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBCLEANDATA |          51      5.60%      5.60% |          46      5.05%     10.65% |          39      4.28%     14.93% |          60      6.59%     21.51% |          62      6.81%     28.32% |          59      6.48%     34.80% |          64      7.03%     41.82% |          57      6.26%     48.08% |          67      7.35%     55.43% |          66      7.24%     62.68% |          52      5.71%     68.39% |          60      6.59%     74.97% |          55      6.04%     81.01% |          52      5.71%     86.72% |          42      4.61%     91.33% |          79      8.67%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBCLEANDATA::total          911                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |          76      6.90%      6.90% |         132     11.99%     18.89% |          55      5.00%     23.89% |          42      3.81%     27.70% |          38      3.45%     31.15% |          47      4.27%     35.42% |          45      4.09%     39.51% |          68      6.18%     45.69% |          51      4.63%     50.32% |          38      3.45%     53.77% |          40      3.63%     57.40% |          53      4.81%     62.22% |         113     10.26%     72.48% |          51      4.63%     77.11% |         123     11.17%     88.28% |         129     11.72%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total         1101                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |         665      6.41%      6.41% |         737      7.10%     13.51% |         544      5.24%     18.75% |         629      6.06%     24.81% |         676      6.51%     31.33% |         582      5.61%     36.93% |         659      6.35%     43.28% |         614      5.92%     49.20% |         717      6.91%     56.11% |         692      6.67%     62.78% |         789      7.60%     70.38% |         621      5.98%     76.36% |         549      5.29%     81.65% |         631      6.08%     87.73% |         610      5.88%     93.61% |         663      6.39%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total        10378                      
system.ruby.L2Cache_Controller.SLSW.Unblock |           3      5.56%      5.56% |           8     14.81%     20.37% |           2      3.70%     24.07% |           8     14.81%     38.89% |           5      9.26%     48.15% |           3      5.56%     53.70% |           3      5.56%     59.26% |           5      9.26%     68.52% |           3      5.56%     74.07% |           3      5.56%     79.63% |           6     11.11%     90.74% |           5      9.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total           54                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total            1                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total            1                      
system.ruby.L2Cache_Controller.SW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total            1                      
system.ruby.L2Cache_Controller.OXW.Unblock |         112      6.86%      6.86% |         105      6.43%     13.30% |          88      5.39%     18.69% |          93      5.70%     24.39% |          89      5.45%     29.84% |         100      6.13%     35.97% |          98      6.00%     41.97% |         107      6.56%     48.53% |         104      6.37%     54.90% |         103      6.31%     61.21% |          91      5.58%     66.79% |         107      6.56%     73.35% |         105      6.43%     79.78% |          88      5.39%     85.17% |         102      6.25%     91.42% |         140      8.58%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total         1632                      
system.ruby.L2Cache_Controller.OLSXW.L1_GETS |           6      0.53%      0.53% |          22      1.95%      2.48% |           0      0.00%      2.48% |          16      1.42%      3.90% |         176     15.62%     19.52% |          24      2.13%     21.65% |           0      0.00%     21.65% |           4      0.35%     22.01% |          13      1.15%     23.16% |         589     52.26%     75.42% |           0      0.00%     75.42% |          13      1.15%     76.57% |          11      0.98%     77.55% |          10      0.89%     78.44% |           2      0.18%     78.62% |         241     21.38%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_GETS::total         1127                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |           8      0.09%      0.09% |          13      0.14%      0.23% |           4      0.04%      0.28% |           6      0.07%      0.35% |         144      1.60%      1.95% |          77      0.86%      2.81% |           9      0.10%      2.91% |           1      0.01%      2.92% |         286      3.19%      6.11% |         566      6.31%     12.42% |           6      0.07%     12.48% |         108      1.20%     13.69% |           5      0.06%     13.74% |           2      0.02%     13.76% |          42      0.47%     14.23% |        7696     85.77%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total         8973                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |        1187      5.02%      5.02% |        2125      8.99%     14.00% |        1214      5.13%     19.14% |        1498      6.33%     25.47% |        1200      5.07%     30.55% |        1232      5.21%     35.76% |        1366      5.78%     41.53% |        1343      5.68%     47.21% |        1468      6.21%     53.42% |        1874      7.92%     61.34% |        1192      5.04%     66.38% |        1408      5.95%     72.34% |        1543      6.52%     78.86% |        1078      4.56%     83.42% |        1493      6.31%     89.73% |        2428     10.27%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total        23649                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |          24      2.16%      2.16% |          89      8.03%     10.19% |           2      0.18%     10.37% |          54      4.87%     15.24% |         110      9.92%     25.16% |          33      2.98%     28.13% |         598     53.92%     82.06% |           6      0.54%     82.60% |          21      1.89%     84.49% |           9      0.81%     85.30% |          11      0.99%     86.29% |          48      4.33%     90.62% |           2      0.18%     90.80% |           9      0.81%     91.61% |          11      0.99%     92.61% |          82      7.39%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total         1109                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |          52     29.05%     29.05% |           0      0.00%     29.05% |           0      0.00%     29.05% |           0      0.00%     29.05% |           0      0.00%     29.05% |           0      0.00%     29.05% |           0      0.00%     29.05% |           3      1.68%     30.73% |           2      1.12%     31.84% |           2      1.12%     32.96% |           0      0.00%     32.96% |           0      0.00%     32.96% |           0      0.00%     32.96% |           0      0.00%     32.96% |           1      0.56%     33.52% |         119     66.48%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total          179                      
system.ruby.L2Cache_Controller.ILXW.L1_WBCLEANDATA |         313      4.00%      4.00% |         413      5.28%      9.29% |         452      5.78%     15.07% |         654      8.37%     23.43% |         462      5.91%     29.34% |         406      5.19%     34.54% |         614      7.85%     42.39% |         518      6.63%     49.02% |         627      8.02%     57.04% |         444      5.68%     62.71% |         566      7.24%     69.95% |         472      6.04%     75.99% |         452      5.78%     81.77% |         445      5.69%     87.46% |         337      4.31%     91.78% |         643      8.22%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBCLEANDATA::total         7818                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |        6590      6.74%      6.74% |        6470      6.62%     13.36% |        5907      6.04%     19.40% |        6054      6.19%     25.59% |        5956      6.09%     31.68% |        5897      6.03%     37.71% |        6533      6.68%     44.39% |        5970      6.11%     50.50% |        5824      5.96%     56.46% |        5745      5.88%     62.33% |        5783      5.91%     68.25% |        6254      6.40%     74.64% |        6155      6.30%     80.94% |        6033      6.17%     87.11% |        6117      6.26%     93.37% |        6487      6.63%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total        97775                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETS |           0      0.00%      0.00% |          20     45.45%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |          15     34.09%     79.55% |           0      0.00%     79.55% |           0      0.00%     79.55% |           0      0.00%     79.55% |           0      0.00%     79.55% |           0      0.00%     79.55% |           0      0.00%     79.55% |           9     20.45%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETS::total           44                      
system.ruby.L2Cache_Controller.IFLOX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_GETX::total            3                      
system.ruby.L2Cache_Controller.IFLOX.L1_PUTS |           0      0.00%      0.00% |          33     63.46%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           0      0.00%     63.46% |           9     17.31%     80.77% |           0      0.00%     80.77% |           0      0.00%     80.77% |          10     19.23%    100.00%
system.ruby.L2Cache_Controller.IFLOX.L1_PUTS::total           52                      
system.ruby.L2Cache_Controller.IFLOX.Unblock |          81      8.48%      8.48% |          94      9.84%     18.32% |          16      1.68%     20.00% |          60      6.28%     26.28% |          38      3.98%     30.26% |          30      3.14%     33.40% |          59      6.18%     39.58% |          43      4.50%     44.08% |          99     10.37%     54.45% |          99     10.37%     64.82% |          38      3.98%     68.80% |          68      7.12%     75.92% |          71      7.43%     83.35% |          28      2.93%     86.28% |          58      6.07%     92.36% |          73      7.64%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Unblock::total          955                      
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock |           4      1.49%      1.49% |          61     22.68%     24.16% |           3      1.12%     25.28% |           5      1.86%     27.14% |           0      0.00%     27.14% |           2      0.74%     27.88% |           4      1.49%     29.37% |           6      2.23%     31.60% |           4      1.49%     33.09% |           3      1.12%     34.20% |           1      0.37%     34.57% |           3      1.12%     35.69% |          51     18.96%     54.65% |           0      0.00%     54.65% |          64     23.79%     78.44% |          58     21.56%    100.00%
system.ruby.L2Cache_Controller.IFLOX.Exclusive_Unblock::total          269                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |          19      0.04%      0.04% |        2077      4.05%      4.09% |          25      0.05%      4.14% |       11667     22.76%     26.90% |          16      0.03%     26.93% |        2697      5.26%     32.19% |           2      0.00%     32.19% |       10238     19.97%     52.17% |          97      0.19%     52.36% |        3141      6.13%     58.48% |           6      0.01%     58.49% |        6496     12.67%     71.17% |          83      0.16%     71.33% |        9316     18.17%     89.50% |        1044      2.04%     91.54% |        4337      8.46%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total        51261                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |          16      0.08%      0.08% |         914      4.33%      4.41% |          12      0.06%      4.46% |        6792     32.19%     36.65% |           4      0.02%     36.67% |        1022      4.84%     41.51% |           0      0.00%     41.51% |        4370     20.71%     62.22% |           3      0.01%     62.24% |        1275      6.04%     68.28% |           0      0.00%     68.28% |        2345     11.11%     79.39% |          35      0.17%     79.56% |        2826     13.39%     92.95% |         470      2.23%     95.18% |        1017      4.82%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        21101                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTO::total            2                      
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6     30.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |          14     70.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_PUTX::total           20                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |         242      5.90%      5.90% |         364      8.88%     14.78% |         182      4.44%     19.22% |         289      7.05%     26.27% |         199      4.85%     31.13% |         206      5.03%     36.16% |         192      4.68%     40.84% |         304      7.42%     48.26% |         227      5.54%     53.79% |         212      5.17%     58.97% |         181      4.42%     63.38% |         271      6.61%     69.99% |         305      7.44%     77.43% |         266      6.49%     83.92% |         311      7.59%     91.51% |         348      8.49%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total         4099                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |         207      4.25%      4.25% |         346      7.11%     11.36% |         129      2.65%     14.01% |         575     11.81%     25.82% |         155      3.18%     29.01% |         269      5.53%     34.53% |         131      2.69%     37.22% |         452      9.29%     46.51% |         163      3.35%     49.86% |         273      5.61%     55.46% |         141      2.90%     58.36% |         305      6.27%     64.63% |         445      9.14%     73.77% |         517     10.62%     84.39% |         398      8.18%     92.56% |         362      7.44%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total         4868                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |           0      0.00%      0.00% |         438      1.66%      1.66% |         436      1.65%      3.30% |        1623      6.13%      9.44% |          53      0.20%      9.64% |         391      1.48%     11.12% |          23      0.09%     11.20% |        5187     19.60%     30.81% |         331      1.25%     32.06% |        1069      4.04%     36.10% |          25      0.09%     36.19% |        1206      4.56%     40.75% |          36      0.14%     40.89% |        1126      4.26%     45.14% |         116      0.44%     45.58% |       14398     54.42%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total        26458                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |         249      4.25%      4.25% |           0      0.00%      4.25% |        1454     24.82%     29.08% |           0      0.00%     29.08% |         298      5.09%     34.16% |           0      0.00%     34.16% |        1468     25.06%     59.23% |          12      0.20%     59.43% |         567      9.68%     69.11% |           0      0.00%     69.11% |         614     10.48%     79.60% |          10      0.17%     79.77% |         751     12.82%     92.59% |          68      1.16%     93.75% |         366      6.25%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total         5857                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO |           0      0.00%      0.00% |          17      7.98%      7.98% |           0      0.00%      7.98% |           0      0.00%      7.98% |           0      0.00%      7.98% |           0      0.00%      7.98% |           0      0.00%      7.98% |           0      0.00%      7.98% |           0      0.00%      7.98% |         152     71.36%     79.34% |           0      0.00%     79.34% |           0      0.00%     79.34% |          13      6.10%     85.45% |           0      0.00%     85.45% |          14      6.57%     92.02% |          17      7.98%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTO::total          213                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS_only |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS_only::total            4                      
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS |           0      0.00%      0.00% |           6      8.00%      8.00% |           0      0.00%      8.00% |           4      5.33%     13.33% |           6      8.00%     21.33% |           0      0.00%     21.33% |           0      0.00%     21.33% |           0      0.00%     21.33% |           0      0.00%     21.33% |          46     61.33%     82.67% |           0      0.00%     82.67% |           0      0.00%     82.67% |           0      0.00%     82.67% |           0      0.00%     82.67% |           7      9.33%     92.00% |           6      8.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_PUTS::total           75                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |         887      5.33%      5.33% |        1171      7.03%     12.36% |         786      4.72%     17.08% |         902      5.42%     22.50% |         900      5.40%     27.90% |         792      4.76%     32.66% |         859      5.16%     37.82% |        1443      8.67%     46.48% |        1054      6.33%     52.81% |        1137      6.83%     59.64% |        1004      6.03%     65.67% |         913      5.48%     71.15% |        1026      6.16%     77.31% |         980      5.89%     83.20% |        1151      6.91%     90.11% |        1647      9.89%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total        16652                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |          21      0.21%      0.21% |         355      3.50%      3.70% |          38      0.37%      4.08% |        2415     23.79%     27.87% |           0      0.00%     27.87% |         488      4.81%     32.68% |           0      0.00%     32.68% |        2106     20.75%     53.43% |          12      0.12%     53.55% |         503      4.96%     58.50% |           0      0.00%     58.50% |        1496     14.74%     73.24% |           9      0.09%     73.33% |        1896     18.68%     92.01% |         199      1.96%     93.97% |         612      6.03%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total        10150                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |           0      0.00%      0.00% |         150      3.79%      3.79% |           0      0.00%      3.79% |        1188     30.05%     33.84% |           0      0.00%     33.84% |         259      6.55%     40.39% |           0      0.00%     40.39% |         800     20.23%     60.62% |          11      0.28%     60.90% |         217      5.49%     66.39% |           0      0.00%     66.39% |         428     10.82%     77.21% |           0      0.00%     77.21% |         520     13.15%     90.36% |          88      2.23%     92.59% |         293      7.41%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total         3954                      
system.ruby.L2Cache_Controller.IFLXO.L1_PUTS |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_PUTS::total           10                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |          32      3.52%      3.52% |          84      9.23%     12.75% |          30      3.30%     16.04% |         120     13.19%     29.23% |          32      3.52%     32.75% |          37      4.07%     36.81% |          26      2.86%     39.67% |         129     14.18%     53.85% |          31      3.41%     57.25% |          33      3.63%     60.88% |          12      1.32%     62.20% |          79      8.68%     70.88% |          62      6.81%     77.69% |          88      9.67%     87.36% |          52      5.71%     93.08% |          63      6.92%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total          910                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |           9      2.63%      2.63% |          25      7.31%      9.94% |          35     10.23%     20.18% |          46     13.45%     33.63% |          21      6.14%     39.77% |          28      8.19%     47.95% |          18      5.26%     53.22% |          18      5.26%     58.48% |          15      4.39%     62.87% |          18      5.26%     68.13% |          16      4.68%     72.81% |          12      3.51%     76.32% |          12      3.51%     79.82% |           8      2.34%     82.16% |          33      9.65%     91.81% |          28      8.19%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total          342                      
system.ruby.L2Cache_Controller.IGS.Data_Exclusive |          47      7.11%      7.11% |          46      6.96%     14.07% |          46      6.96%     21.03% |          43      6.51%     27.53% |          40      6.05%     33.59% |          38      5.75%     39.33% |          37      5.60%     44.93% |          40      6.05%     50.98% |          36      5.45%     56.43% |          42      6.35%     62.78% |          41      6.20%     68.99% |          40      6.05%     75.04% |          43      6.51%     81.54% |          42      6.35%     87.90% |          42      6.35%     94.25% |          38      5.75%    100.00%
system.ruby.L2Cache_Controller.IGS.Data_Exclusive::total          661                      
system.ruby.L2Cache_Controller.IGS.Exclusive_Unblock |          47      7.11%      7.11% |          46      6.96%     14.07% |          46      6.96%     21.03% |          43      6.51%     27.53% |          40      6.05%     33.59% |          38      5.75%     39.33% |          37      5.60%     44.93% |          40      6.05%     50.98% |          36      5.45%     56.43% |          42      6.35%     62.78% |          41      6.20%     68.99% |          40      6.05%     75.04% |          43      6.51%     81.54% |          42      6.35%     87.90% |          42      6.35%     94.25% |          38      5.75%    100.00%
system.ruby.L2Cache_Controller.IGS.Exclusive_Unblock::total          661                      
system.ruby.L2Cache_Controller.IGM.Data  |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total        16697                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total        16697                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total        16697                      
system.ruby.L2Cache_Controller.MM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MM.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |        3166      6.33%      6.33% |        3185      6.37%     12.70% |        3030      6.06%     18.76% |        3057      6.11%     24.88% |        3110      6.22%     31.10% |        3066      6.13%     37.23% |        3100      6.20%     43.43% |        3102      6.20%     49.64% |        3100      6.20%     55.84% |        3073      6.15%     61.99% |        3060      6.12%     68.11% |        3121      6.24%     74.35% |        3131      6.26%     80.61% |        3220      6.44%     87.05% |        3209      6.42%     93.47% |        3263      6.53%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total        49993                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.10%      0.10% |           0      0.00%      0.10% |           0      0.00%      0.10% |           0      0.00%      0.10% |           0      0.00%      0.10% |           0      0.00%      0.10% |          35      3.40%      3.50% |           2      0.19%      3.70% |           0      0.00%      3.70% |           0      0.00%      3.70% |           0      0.00%      3.70% |           0      0.00%      3.70% |           0      0.00%      3.70% |         990     96.30%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total         1028                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |        2798      6.73%      6.73% |        2789      6.71%     13.45% |        2419      5.82%     19.27% |        2746      6.61%     25.88% |        2439      5.87%     31.75% |        2376      5.72%     37.47% |        3174      7.64%     45.11% |        2486      5.98%     51.09% |        2517      6.06%     57.15% |        2242      5.40%     62.54% |        2404      5.79%     68.33% |        2739      6.59%     74.92% |        2631      6.33%     81.26% |        2336      5.62%     86.88% |        2413      5.81%     92.69% |        3039      7.31%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total        41548                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETS |          49      0.90%      0.90% |         175      3.21%      4.10% |          96      1.76%      5.86% |         115      2.11%      7.97% |         572     10.48%     18.45% |         360      6.60%     25.05% |         114      2.09%     27.14% |         270      4.95%     32.09% |         466      8.54%     40.63% |         996     18.25%     58.88% |          50      0.92%     59.79% |         587     10.76%     70.55% |          37      0.68%     71.23% |          75      1.37%     72.60% |         101      1.85%     74.45% |        1394     25.55%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETS::total         5457                      
system.ruby.L2Cache_Controller.OLSXS.L1_GETX |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     20.83%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           5     20.83%     41.67% |           0      0.00%     41.67% |           6     25.00%     66.67% |           8     33.33%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS_only::total           24                      
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS |          15      0.64%      0.64% |          49      2.08%      2.72% |           0      0.00%      2.72% |          20      0.85%      3.57% |         330     14.04%     17.61% |          71      3.02%     20.63% |           0      0.00%     20.63% |           0      0.00%     20.63% |           9      0.38%     21.01% |        1291     54.91%     75.93% |           8      0.34%     76.27% |          46      1.96%     78.22% |          18      0.77%     78.99% |          13      0.55%     79.54% |          23      0.98%     80.52% |         458     19.48%    100.00%
system.ruby.L2Cache_Controller.OLSXS.L1_PUTS::total         2351                      
system.ruby.L2Cache_Controller.OLSXS.Unblock |        1113      5.25%      5.25% |        2103      9.91%     15.16% |        1127      5.31%     20.47% |        1403      6.61%     27.08% |        1072      5.05%     32.14% |        1120      5.28%     37.42% |        1250      5.89%     43.31% |        1266      5.97%     49.27% |        1279      6.03%     55.30% |        1560      7.35%     62.66% |        1098      5.18%     67.83% |        1285      6.06%     73.89% |        1404      6.62%     80.51% |         945      4.45%     84.96% |        1323      6.24%     91.20% |        1868      8.80%    100.00%
system.ruby.L2Cache_Controller.OLSXS.Unblock::total        21216                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |        1320      6.70%      6.70% |        1251      6.35%     13.05% |        1238      6.28%     19.33% |        1248      6.33%     25.66% |        1221      6.20%     31.86% |        1198      6.08%     37.93% |        1209      6.13%     44.07% |        1234      6.26%     50.33% |        1196      6.07%     56.40% |        1216      6.17%     62.57% |        1248      6.33%     68.90% |        1232      6.25%     75.15% |        1205      6.11%     81.27% |        1263      6.41%     87.68% |        1202      6.10%     93.77% |        1227      6.23%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total        19708                      
system.ruby.Directory_Controller.GETX    |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.Directory_Controller.GETX::total        16697                      
system.ruby.Directory_Controller.GETS    |          47      7.11%      7.11% |          46      6.96%     14.07% |          46      6.96%     21.03% |          43      6.51%     27.53% |          40      6.05%     33.59% |          38      5.75%     39.33% |          37      5.60%     44.93% |          40      6.05%     50.98% |          36      5.45%     56.43% |          42      6.35%     62.78% |          41      6.20%     68.99% |          40      6.05%     75.04% |          43      6.51%     81.54% |          42      6.35%     87.90% |          42      6.35%     94.25% |          38      5.75%    100.00%
system.ruby.Directory_Controller.GETS::total          661                      
system.ruby.Directory_Controller.PUTX    |        1320      6.70%      6.70% |        1251      6.35%     13.05% |        1238      6.28%     19.33% |        1248      6.33%     25.66% |        1221      6.20%     31.86% |        1198      6.08%     37.93% |        1209      6.13%     44.07% |        1234      6.26%     50.33% |        1196      6.07%     56.40% |        1216      6.17%     62.57% |        1248      6.33%     68.90% |        1232      6.25%     75.15% |        1205      6.11%     81.27% |        1263      6.41%     87.68% |        1202      6.10%     93.77% |        1227      6.23%    100.00%
system.ruby.Directory_Controller.PUTX::total        19708                      
system.ruby.Directory_Controller.Exclusive_Unblock |        1090      6.28%      6.28% |        1096      6.31%     12.59% |        1092      6.29%     18.88% |        1077      6.20%     25.09% |        1074      6.19%     31.28% |        1073      6.18%     37.46% |        1078      6.21%     43.67% |        1081      6.23%     49.90% |        1083      6.24%     56.14% |        1088      6.27%     62.40% |        1089      6.27%     68.68% |        1087      6.26%     74.94% |        1090      6.28%     81.22% |        1088      6.27%     87.49% |        1088      6.27%     93.76% |        1084      6.24%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total        17358                      
system.ruby.Directory_Controller.Clean_Writeback |         891      6.34%      6.34% |         892      6.35%     12.69% |         891      6.34%     19.03% |         893      6.36%     25.39% |         879      6.26%     31.65% |         855      6.09%     37.73% |         849      6.04%     43.78% |         878      6.25%     50.02% |         857      6.10%     56.12% |         876      6.24%     62.36% |         907      6.46%     68.82% |         892      6.35%     75.17% |         863      6.14%     81.31% |         911      6.48%     87.79% |         848      6.04%     93.83% |         867      6.17%    100.00%
system.ruby.Directory_Controller.Clean_Writeback::total        14049                      
system.ruby.Directory_Controller.Dirty_Writeback |         429      7.58%      7.58% |         359      6.34%     13.92% |         347      6.13%     20.06% |         355      6.27%     26.33% |         342      6.04%     32.37% |         343      6.06%     38.43% |         360      6.36%     44.80% |         356      6.29%     51.09% |         339      5.99%     57.08% |         340      6.01%     63.09% |         341      6.03%     69.11% |         340      6.01%     75.12% |         342      6.04%     81.16% |         352      6.22%     87.38% |         354      6.26%     93.64% |         360      6.36%    100.00%
system.ruby.Directory_Controller.Dirty_Writeback::total         5659                      
system.ruby.Directory_Controller.Memory_Data |        1090      6.28%      6.28% |        1096      6.31%     12.59% |        1092      6.29%     18.88% |        1077      6.20%     25.09% |        1074      6.19%     31.28% |        1073      6.18%     37.46% |        1078      6.21%     43.67% |        1081      6.23%     49.90% |        1083      6.24%     56.14% |        1088      6.27%     62.40% |        1089      6.27%     68.68% |        1087      6.26%     74.94% |        1090      6.28%     81.22% |        1088      6.27%     87.49% |        1088      6.27%     93.76% |        1084      6.24%    100.00%
system.ruby.Directory_Controller.Memory_Data::total        17358                      
system.ruby.Directory_Controller.Memory_Ack |         429      7.58%      7.58% |         359      6.34%     13.92% |         347      6.13%     20.06% |         355      6.27%     26.33% |         342      6.04%     32.37% |         343      6.06%     38.43% |         360      6.36%     44.80% |         356      6.29%     51.09% |         339      5.99%     57.08% |         340      6.01%     63.09% |         341      6.03%     69.11% |         340      6.01%     75.12% |         342      6.04%     81.16% |         352      6.22%     87.38% |         354      6.26%     93.64% |         360      6.36%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         5659                      
system.ruby.Directory_Controller.I.GETX  |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.Directory_Controller.I.GETX::total        16697                      
system.ruby.Directory_Controller.I.GETS  |          47      7.11%      7.11% |          46      6.96%     14.07% |          46      6.96%     21.03% |          43      6.51%     27.53% |          40      6.05%     33.59% |          38      5.75%     39.33% |          37      5.60%     44.93% |          40      6.05%     50.98% |          36      5.45%     56.43% |          42      6.35%     62.78% |          41      6.20%     68.99% |          40      6.05%     75.04% |          43      6.51%     81.54% |          42      6.35%     87.90% |          42      6.35%     94.25% |          38      5.75%    100.00%
system.ruby.Directory_Controller.I.GETS::total          661                      
system.ruby.Directory_Controller.I.Memory_Ack |         429      7.58%      7.58% |         359      6.34%     13.92% |         347      6.13%     20.06% |         355      6.27%     26.33% |         342      6.04%     32.37% |         343      6.06%     38.43% |         360      6.36%     44.80% |         356      6.29%     51.09% |         339      5.99%     57.08% |         340      6.01%     63.09% |         341      6.03%     69.11% |         340      6.01%     75.12% |         342      6.04%     81.16% |         352      6.22%     87.38% |         354      6.26%     93.64% |         360      6.36%    100.00%
system.ruby.Directory_Controller.I.Memory_Ack::total         5659                      
system.ruby.Directory_Controller.M.PUTX  |        1320      6.70%      6.70% |        1251      6.35%     13.05% |        1238      6.28%     19.33% |        1248      6.33%     25.66% |        1221      6.20%     31.86% |        1198      6.08%     37.93% |        1209      6.13%     44.07% |        1234      6.26%     50.33% |        1196      6.07%     56.40% |        1216      6.17%     62.57% |        1248      6.33%     68.90% |        1232      6.25%     75.15% |        1205      6.11%     81.27% |        1263      6.41%     87.68% |        1202      6.10%     93.77% |        1227      6.23%    100.00%
system.ruby.Directory_Controller.M.PUTX::total        19708                      
system.ruby.Directory_Controller.IS.Exclusive_Unblock |          47      7.11%      7.11% |          46      6.96%     14.07% |          46      6.96%     21.03% |          43      6.51%     27.53% |          40      6.05%     33.59% |          38      5.75%     39.33% |          37      5.60%     44.93% |          40      6.05%     50.98% |          36      5.45%     56.43% |          42      6.35%     62.78% |          41      6.20%     68.99% |          40      6.05%     75.04% |          43      6.51%     81.54% |          42      6.35%     87.90% |          42      6.35%     94.25% |          38      5.75%    100.00%
system.ruby.Directory_Controller.IS.Exclusive_Unblock::total          661                      
system.ruby.Directory_Controller.IS.Memory_Data |          47      7.11%      7.11% |          46      6.96%     14.07% |          46      6.96%     21.03% |          43      6.51%     27.53% |          40      6.05%     33.59% |          38      5.75%     39.33% |          37      5.60%     44.93% |          40      6.05%     50.98% |          36      5.45%     56.43% |          42      6.35%     62.78% |          41      6.20%     68.99% |          40      6.05%     75.04% |          43      6.51%     81.54% |          42      6.35%     87.90% |          42      6.35%     94.25% |          38      5.75%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total          661                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total        16697                      
system.ruby.Directory_Controller.MM.Memory_Data |        1043      6.25%      6.25% |        1050      6.29%     12.54% |        1046      6.26%     18.80% |        1034      6.19%     24.99% |        1034      6.19%     31.19% |        1035      6.20%     37.38% |        1041      6.23%     43.62% |        1041      6.23%     49.85% |        1047      6.27%     56.12% |        1046      6.26%     62.39% |        1048      6.28%     68.67% |        1047      6.27%     74.94% |        1047      6.27%     81.21% |        1046      6.26%     87.47% |        1046      6.26%     93.74% |        1046      6.26%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total        16697                      
system.ruby.Directory_Controller.MI.Clean_Writeback |         891      6.34%      6.34% |         892      6.35%     12.69% |         891      6.34%     19.03% |         893      6.36%     25.39% |         879      6.26%     31.65% |         855      6.09%     37.73% |         849      6.04%     43.78% |         878      6.25%     50.02% |         857      6.10%     56.12% |         876      6.24%     62.36% |         907      6.46%     68.82% |         892      6.35%     75.17% |         863      6.14%     81.31% |         911      6.48%     87.79% |         848      6.04%     93.83% |         867      6.17%    100.00%
system.ruby.Directory_Controller.MI.Clean_Writeback::total        14049                      
system.ruby.Directory_Controller.MI.Dirty_Writeback |         429      7.58%      7.58% |         359      6.34%     13.92% |         347      6.13%     20.06% |         355      6.27%     26.33% |         342      6.04%     32.37% |         343      6.06%     38.43% |         360      6.36%     44.80% |         356      6.29%     51.09% |         339      5.99%     57.08% |         340      6.01%     63.09% |         341      6.03%     69.11% |         340      6.01%     75.12% |         342      6.04%     81.16% |         352      6.22%     87.38% |         354      6.26%     93.64% |         360      6.36%    100.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback::total         5659                      

---------- End Simulation Statistics   ----------
