INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/flopren.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopren
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/shiftreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/shift_add_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_add_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_AND.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_AND
INFO: [VRFC 10-311] analyzing module one_bit_AND
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_compare.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_logical_operators
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/extend_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/two_to_1_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_to_1_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/three_to_1_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_to_1_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/N_bit_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/full_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_subtract.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_N_bit_subtract
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shiftreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shiftreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_shift_add_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_add_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_N_bit_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_N_bit_logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_N_bit_logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
