{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1430879334796 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430879334832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430879334966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430879334967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430879334967 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1430879336162 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1430879336184 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1430879336356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430879336356 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3818 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430879336365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3820 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430879336365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3822 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430879336365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3824 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430879336365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3826 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430879336365 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430879336365 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1430879336374 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430879339783 ""}
{ "Info" "ISTA_SDC_FOUND" "usb_system/synthesis/submodules/usb_system_cpu.sdc " "Reading SDC File: 'usb_system/synthesis/submodules/usb_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1430879339812 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 46 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_break:the_usb_system_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at usb_system_cpu.sdc(46): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_break:the_usb_system_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339815 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 46 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at usb_system_cpu.sdc(46): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$usb_system_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$usb_system_cpu_jtag_sr*\]" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339817 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 47 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at usb_system_cpu.sdc(47): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 47 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at usb_system_cpu.sdc(47): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$usb_system_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$usb_system_cpu_jtag_sr\[33\]\]" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339818 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 48 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at usb_system_cpu.sdc(48): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339819 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 48 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at usb_system_cpu.sdc(48): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$usb_system_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$usb_system_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339820 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339820 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 49 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at usb_system_cpu.sdc(49): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339821 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 49 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at usb_system_cpu.sdc(49): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$usb_system_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$usb_system_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$usb_system_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339821 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 50 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at usb_system_cpu.sdc(50): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$usb_system_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$usb_system_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$usb_system_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$usb_system_cpu_jtag_sr*\]" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339822 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at usb_system_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339823 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 51 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at usb_system_cpu.sdc(51): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339825 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 51 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at usb_system_cpu.sdc(51): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at usb_system_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$usb_system_cpu_jtag_sr*    -to *\$usb_system_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$usb_system_cpu_jtag_sr*    -to *\$usb_system_cpu_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339827 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at usb_system_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at usb_system_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339828 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 52 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at usb_system_cpu.sdc(52): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at usb_system_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$usb_system_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$usb_system_cpu_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339830 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at usb_system_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at usb_system_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "usb_system_cpu.sdc 53 *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at usb_system_cpu.sdc(53): *usb_system_cpu:*\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1430879339834 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at usb_system_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$usb_system_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$usb_system_cpu_oci_debug_path\|monitor_go" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1430879339835 ""}  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path usb_system_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at usb_system_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/synthesis/submodules/usb_system_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1430879339835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430879339836 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1430879339873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1430879339874 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1430879339878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GraphicModule:GraphicModule\|vga_controller:vga_controller\|vs  " "Automatically promoted node GraphicModule:GraphicModule\|vga_controller:vga_controller\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430879340465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vs~output " "Destination node vs~output" {  } { { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 25 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vs~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3732 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430879340465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430879340465 ""}  } { { "Graphic Module/VGA_controller.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/VGA_controller.sv" 28 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GraphicModule:GraphicModule|vga_controller:vga_controller|vs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 340 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430879340465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GraphicModule:GraphicModule\|vga_controller:vga_controller\|clkdiv  " "Automatically promoted node GraphicModule:GraphicModule\|vga_controller:vga_controller\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430879340470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GraphicModule:GraphicModule\|vga_controller:vga_controller\|clkdiv~0 " "Destination node GraphicModule:GraphicModule\|vga_controller:vga_controller\|clkdiv~0" {  } { { "Graphic Module/VGA_controller.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GraphicModule:GraphicModule|vga_controller:vga_controller|clkdiv~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3569 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430879340470 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clk~output " "Destination node VGA_clk~output" {  } { { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 22 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 3729 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430879340470 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430879340470 ""}  } { { "Graphic Module/VGA_controller.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/VGA_controller.sv" 57 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GraphicModule:GraphicModule|vga_controller:vga_controller|clkdiv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 335 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430879340470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430879342880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430879342883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430879342883 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430879342888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430879342893 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430879342898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430879342898 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430879342900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430879342984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1430879342987 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430879342987 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430879343534 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1430879343551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430879354101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430879355212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430879355316 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430879361987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430879361987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430879363640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430879373948 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430879373948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430879381765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1430879381767 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1430879381767 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.82 " "Total time spent on timing analysis during the Fitter is 2.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430879381941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430879382166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430879383980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430879384158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1430879385885 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430879387581 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 143 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 144 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 145 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 146 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 147 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 148 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 149 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 150 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 151 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 152 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 153 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 154 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 155 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 156 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 157 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 28 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 158 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[0\] a permanently disabled " "Pin sdram_wire_dq\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[0\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[1\] a permanently disabled " "Pin sdram_wire_dq\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[1\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 175 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[2\] a permanently disabled " "Pin sdram_wire_dq\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[2\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 176 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[3\] a permanently disabled " "Pin sdram_wire_dq\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[3\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 177 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[4\] a permanently disabled " "Pin sdram_wire_dq\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[4\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 178 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[5\] a permanently disabled " "Pin sdram_wire_dq\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[5\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[6\] a permanently disabled " "Pin sdram_wire_dq\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[6\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 180 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[7\] a permanently disabled " "Pin sdram_wire_dq\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[7\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 181 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[8\] a permanently disabled " "Pin sdram_wire_dq\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[8\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 182 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[9\] a permanently disabled " "Pin sdram_wire_dq\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[9\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 183 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[10\] a permanently disabled " "Pin sdram_wire_dq\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[10\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[11\] a permanently disabled " "Pin sdram_wire_dq\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[11\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 185 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[12\] a permanently disabled " "Pin sdram_wire_dq\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[12\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 186 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[13\] a permanently disabled " "Pin sdram_wire_dq\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[13\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 187 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[14\] a permanently disabled " "Pin sdram_wire_dq\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[14\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 188 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[15\] a permanently disabled " "Pin sdram_wire_dq\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[15\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 189 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[16\] a permanently disabled " "Pin sdram_wire_dq\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[16\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 190 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[17\] a permanently disabled " "Pin sdram_wire_dq\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[17\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 191 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[18\] a permanently disabled " "Pin sdram_wire_dq\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[18\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 192 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[19\] a permanently disabled " "Pin sdram_wire_dq\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[19\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 193 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[20\] a permanently disabled " "Pin sdram_wire_dq\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[20\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 194 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[21\] a permanently disabled " "Pin sdram_wire_dq\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[21\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 195 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[22\] a permanently disabled " "Pin sdram_wire_dq\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[22\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 196 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[23\] a permanently disabled " "Pin sdram_wire_dq\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[23\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 197 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[24\] a permanently disabled " "Pin sdram_wire_dq\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[24\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 198 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[25\] a permanently disabled " "Pin sdram_wire_dq\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[25\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 199 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[26\] a permanently disabled " "Pin sdram_wire_dq\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[26\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 200 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[27\] a permanently disabled " "Pin sdram_wire_dq\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[27\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 201 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[28\] a permanently disabled " "Pin sdram_wire_dq\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[28\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 202 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[29\] a permanently disabled " "Pin sdram_wire_dq\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[29\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 203 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[30\] a permanently disabled " "Pin sdram_wire_dq\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[30\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 204 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sdram_wire_dq\[31\] a permanently disabled " "Pin sdram_wire_dq\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { sdram_wire_dq[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_wire_dq\[31\]" } } } } { "final_project.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/final_project.sv" 37 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_wire_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 205 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1430879388647 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1430879388647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/output_files/final_project.fit.smsg " "Generated suppressed messages file C:/Users/Quangxdu/Documents/GitHub/ece385/final385/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1430879389070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1487 " "Peak virtual memory: 1487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430879390699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 21:29:50 2015 " "Processing ended: Tue May 05 21:29:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430879390699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430879390699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430879390699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1430879390699 ""}
