<!doctype html>
<html lang="en-US" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>1.2 VLSI 设计流程</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/1_2_VLSI_flow.html-902d6383.js"><link rel="modulepreload" href="/assets/bba1cd11728b47103777e2dbcccec3fdfc032348-977581bd.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/1_2_VLSI_flow.html-37a47d01.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">Skip to main content</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Project"><span class="title"><!---->Project</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/intro/"><!---->Introduction<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/plan/"><!---->Our Plan<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/team/"><!---->Team Member<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Training"><span class="title"><!---->Training</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/"><!---->EDA Basic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>Water-Drop<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA Practice<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/others/"><!---->Other Training<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Toolchain"><span class="title"><!---->Toolchain</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-platform/"><!---->iEDA Infrastructure<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-tools/"><!---->iEDA Toolchain<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/auto-scripts/"><!---->Flow Scripts<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Intelligence"><span class="title"><!---->Intelligence</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/ibm/"><!---->iBM Dataset<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-model/"><!---->AiEDA Models<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-framework/"><!---->AiEDA Framework<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Research"><span class="title"><!---->Research</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/subjects/"><!---->Academic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/tasks/"><!---->Development<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/achieves/"><!---->Achievement<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Activities"><span class="title"><!---->Activities</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/conferences/"><!---->Conference<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/communication/"><!---->Tutorial<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/contests/"><!---->Contest<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/tape-out/"><!---->Tape-out<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Publicity"><span class="title"><!---->Publicity</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/news/"><!---->News<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/collaborate/"><!---->Cooperation<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/recruit/"><!---->Job Description<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/connection.html"><!---->Contact Us<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="Select language"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="Search"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">Search</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/en/train/eda/"><!---->EDA Basic<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chips and Circuits</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chip Design Basics</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_1_chip_types.html"><!---->1.1 芯片类型<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html"><!---->1.2 VLSI 设计流程<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_1-vlsi-设计流程概述"><!---->1 VLSI 设计流程概述<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_1-前端设计"><!---->（1）前端设计<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_2-后端设计"><!---->（2）后端设计<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_3-制造"><!---->（3）制造<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_2-后端设计部分详解"><!---->2 后端设计部分详解<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_1-逻辑综合"><!---->（1）逻辑综合<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_2-布局与布线"><!---->（2）布局与布线<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_3-签核"><!---->（3）签核<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_3-eda工具涉及的领域"><!---->3 EDA工具涉及的领域<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_3-wafer-chip-die-的联系和区别"><!---->3 &quot;wafer&quot; &quot;chip&quot; &quot;die&quot; 的联系和区别<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#一、名词解释"><!---->一、名词解释：<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#二、联系和区别"><!---->二、联系和区别：<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.html#_4-引用"><!---->4 引用<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard File Formats</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Process</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Concepts</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard Cells</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA Problems and Model</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Algorithms and Data Structures</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/water_drop/"><!---->Water-drop Plan<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/practice/"><!---->iEDA Practice<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/others/"><!---->Other Training<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->1.2 VLSI 设计流程</h1><div class="page-info"><span class="page-author-info" aria-label="Author🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="Writing Date📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-08-08T15:41:54.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="Reading Time⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>About 12 min</span><meta property="timeRequired" content="PT12M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>在这篇文章中，将要展示 VLSI 设计流程。VLSI 流程的第一步是设计规范，这个规范通常来自于客户端，客户会写下他们想要在芯片中开发的功能和所需的规格。接下来，整个设计过程将经历不同的设计周期，通常需要6到24个月才能完成设计，具体取决于芯片内部的复杂性。从产生制作芯片的<strong>想法</strong>到获得<strong>芯片实物</strong>，主要分成三个部分：<strong>前端设计、后端设计、制造</strong>。</p><div style="text-align:center;"><img src="/res/images/train_eda_1/image5.png" alt="6" style="zoom:30%;"><h2 style="font-size:16px;">图1 芯片设计与制作流程</h2></div><br><p>在集成电路设计中，从 Verilog/VHDL 代码（RTL 级）编写验证再通过综合（synthesis）转换成门级网表（gate netlist）的过程称为<strong>数字前端设计</strong>。接下来的工作就是门级网表的物理实现，即把门级网表转换成版图，这个过程通常称为<strong>后端设计</strong>（backend design）。版图通过代工厂制造并封装形成芯片产品的过程，成为<strong>制造</strong>。</p><h2 id="_1-vlsi-设计流程概述" tabindex="-1"><a class="header-anchor" href="#_1-vlsi-设计流程概述" aria-hidden="true">#</a> 1 VLSI 设计流程概述</h2><h3 id="_1-前端设计" tabindex="-1"><a class="header-anchor" href="#_1-前端设计" aria-hidden="true">#</a> （1）前端设计</h3><p>前端设计过程从<strong>客户端收到的规范</strong>开始。首先，RTL设计工程师通常使用 <strong>HDL</strong> [Hardware Description Language : 硬件描述语言]，如Verilog或VHDL将规范转换为<strong>RTL代码</strong>。这些RTL代码描述了芯片的逻辑功能和数据流。</p><p>一旦RTL代码编写完成，RTL设计人员会使用RTL模拟器对代码进行功能验证。在模拟器中，设计人员可以模拟各种输入情况，并检查设计的功能是否正常。如果没有发现错误，并且功能验证工程师对代码进行了验证，那么RTL代码就可以进入下一个阶段，这个过程也成为<strong>前仿真</strong>。</p><p>大体流程如下：</p><ol><li><p><strong>规格制定</strong>：根据产品需求，制定相应的规格；<br><br></p></li><li><p><strong>架构设计</strong>：根据规格需求，设计芯片架构，系统功能模块划分，定义BUS结构，系统模型，制造封装和板卡要求，输出设计文档；<br><br></p></li><li><p><strong>功能实现和验证</strong>：按照每个功能模块，实现相应的RTL代码并进行功能仿真验证，期间主要借助Debug工具和波形仿真工具，输出RTL级的Verilog代码。如有需要，每个IP功能模块需进行SoC集成，功能验证。对于验证，可以借助FPGA或者硬仿来完成；<br><br></p></li><li><p><strong>逻辑综合</strong>：对RTL代码进行逻辑编译形成状态机或真值表，接着进行逻辑优化设计形成GTech电路，然后通过工艺库映射得到网表，并进行电路级仿真和形式化验证，输出Netlist级的Verilog代码。综合后进行DFT，插入一些测试模块；</p></li></ol><h3 id="_2-后端设计" tabindex="-1"><a class="header-anchor" href="#_2-后端设计" aria-hidden="true">#</a> （2）后端设计</h3><p>后端设计是指从门级网表开始到芯片版图完成的设计过程，包括了逻辑综合、物理综合、时序分析、时序优化、DRC与LVS验证、设计规则填充、后仿真等步骤。完整的后端设计由<strong>后端半定制</strong>与<strong>后端全定制</strong>两个设计部分组成：</p><ul><li><p><strong>后端全定制设计</strong>是指在设计初期最先按照设计需求设计出的物理单元库，物理单元库由标准单元库、IP 库及满足特殊需求的定制部件单元等组成。该物理库为后续后端半定制设计提供物理实现基础。</p></li><li><p><strong>后端半定制设计</strong>是指使用布局布线工具并基于后端全定制阶段完成的标准单元库及 IP 库并根据前端设计完成整个芯片的组装与实现，这个过程又称为<strong>数字后端设计</strong>（自动布局布线-APR）。常用工具有 IC Compiler、PrimeTime、PrimeRail 等。</p></li></ul><p>后端半定制设计由于在设计中占主要部分的 <strong>标准单元库（standard cell library）</strong> 里各个单元的<strong>高度相等，宽度不限</strong>，单元中的<strong>电源、地线及输入输出端口位置都有特殊的规定</strong>，使得单元与单元连接时变得简单、有条理，布局也有规律，简化了设计过程。当然，使用标准单元进行设计存在一些问题：可用元件有限、难以高效构造复杂器件（例如乘法器）。</p><p>后端全定制流程如下：</p><ol start="5"><li><strong>单元库设计</strong>：从Foundary获得工艺库基本会含有IO，Memory和部分IP，以及PDK和单元库。但是对于单元库可以进一步优化设计，首先设计单元模型，进行单元电路版图设计，对单元进行参数提取，进行物理验证；</li></ol><p>后端半定制流程如下：</p><ol start="6"><li><p><strong>布图规划</strong>：决定电路或者模块的形状和布置，以及端口、宏模块的位置；<br><br></p></li><li><p><strong>电源规划</strong>：确定电源（VDD）和地（GND）的位置；<br><br></p></li><li><p><strong>布局</strong>：确定不同模块中所有单元的空间位置；<br><br></p></li><li><p><strong>时钟综合</strong>：确定时钟信号的缓冲、门控和布线，以满足规定的偏移和延迟；<br><br></p></li><li><p><strong>总体布线</strong>：分配布线资源用于连接详细布线、分配布线到指定的金属层；<br><br></p></li><li><p><strong>签核分析</strong>：在逻辑综合和物理设计过程中，需对电路和版图进行参数提取，时序，功耗，IR drop，电源和信号完整性等分析，确保获得的电路和版图是满足设计规格约束的；<br><br></p></li><li><p><strong>物理验证</strong>：得到GDS版图之后，除了需要进行签核分析，还需进行物理结构上的验证，主要包括：设计规则检查(DRC)，电学规则检查(ERC)，版图和原理图比较(LVS)等。之后还需进行一次最后的仿真，以确保整个版图功能的正确性；</p></li></ol><p>其中，步骤<strong>6-10</strong>统称为<strong>物理设计</strong>。对于综合获得的网表，需要设计布图，布局，时钟树综合，布线，ECO等步骤，最后得到GDS版图文件。当然，为了实现预期的PPA指标和满足设计规则，物理设计往往需要迭代多次。另外，物理设计的每个步骤也需要进行形式化验证以确认功能的正确性。</p><h3 id="_3-制造" tabindex="-1"><a class="header-anchor" href="#_3-制造" aria-hidden="true">#</a> （3）制造</h3><p>芯片制造是将芯片版图转化为芯片实体的过程，包括了掩模制作、晶圆制造、芯片封装和测试等步骤。制造过程中会涉及到多种技术，比如光刻、离子注入、蚀刻等，以及各种测量和测试手段，如显微镜、扫描电子显微镜、测试芯片等。</p><ol start="13"><li><p><strong>版图处理</strong>：在完成物理验证之后，芯片设计环节基本完成，接下来需要将版图交给Foundary来开掩膜(Mask)。需要对GDS版图进一步优化，进行OPC和RET，目的是为了增强分别率，减少生产变形错误，接着用于制作生成Mask；</p></li><li><p><strong>制造封装测试</strong>：主要有Foudary和封测厂完成，回片；</p></li><li><p><strong>PCB</strong>：在完成上述步骤后，基本可以得到一颗芯片，可以将其集成到需要的PCB进行实践验证和使用，PCB级板卡也设计到如何布局布线等问题；</p></li></ol><h2 id="_2-后端设计部分详解" tabindex="-1"><a class="header-anchor" href="#_2-后端设计部分详解" aria-hidden="true">#</a> 2 后端设计部分详解</h2><p>从前端工程师那里收到的 RTL 代码与后端设计技术无关，现在下一步是 <strong>逻辑综合</strong> [Logic Synthesis]。</p><h3 id="_1-逻辑综合" tabindex="-1"><a class="header-anchor" href="#_1-逻辑综合" aria-hidden="true">#</a> （1）逻辑综合</h3><p>在逻辑综合中，设计的高级描述（RTL 代码）被转换为给定标准单元库和某些设计约束的优化门级表示。现在，代码采用特定标准单元库的门级网表的形式。在此阶段必须进行 <strong>LEC</strong> [Logic Equivalence Check : <strong>逻辑一致性检查</strong>]，以确保在综合过程中不会发生逻辑变化。在逻辑综合期间，我们还会得到有关时序功率和设计面积的各种报告。在此阶段，我们还将获得一个 <strong>SDC</strong> [Synopsys Design Constraint：<strong>Synopsys设计约束</strong>] 文件，该文件将在下一阶段使用。<strong>DFT</strong> [Design For Testability : <strong>可测试性设计</strong>] 插入测试逻辑也在此阶段完成，以在制造完成后验证芯片。</p><h3 id="_2-布局与布线" tabindex="-1"><a class="header-anchor" href="#_2-布局与布线" aria-hidden="true">#</a> （2）布局与布线</h3><p>DFT 插入后的门级网表和 SDC 文件作为 <strong>PnR</strong> [Place and Route : <strong>布局与布线</strong>] 的输入，并基于标准单元库，开始 PnR。PnR 阶段的目标是以最小的面积和最小的延迟放置所有标准单元、宏单元和 I/O 焊盘，并以没有 <strong>DRC</strong> [Design Rule Check : <strong>设计规则检查</strong>] 错误的方式将它们布线在一起。该阶段的最终输出是GDSII文件形式的设计版图，这是业界版图文件的事实标准。</p><p>PnR阶段是一个非常具有挑战性的阶段，设计周期时间长，具体取决于芯片的复杂性。这个阶段进一步分为各个子阶段。主要阶段从 <strong>设计导入</strong> [Design Import]开始，然后是 <strong>布图规划</strong> [Floor Plan]、<strong>电源规划</strong> [Power Plan]、<strong>布局</strong> [Placement]、<strong>CTS</strong> [Clock Tree Synthesis : <strong>时钟树综合</strong>] 和 <strong>布线</strong> [Routing]。</p><p>在布线之后，我们预计设计已经满足了时序和所有DRC，但是在现代芯片中，在这个阶段关闭设计并不容易。因此，我们进一步进入 <strong>签核</strong> [signoff] 阶段。</p><h3 id="_3-签核" tabindex="-1"><a class="header-anchor" href="#_3-签核" aria-hidden="true">#</a> （3）签核</h3><p>如果后端布局设计中存在一些时序违例，我们会进行进一步的 <strong>ECO</strong> [Engineering Change Order : <strong>工程变更</strong>] 阶段，以解决这些时序违例。除了时序违例，还可能存在诸如 <strong>电压下降</strong> [IR Drop]、<strong>DRC</strong> [Design Rule Check : <strong>设计规则检查</strong>] 违例等问题，所有这些问题都会在此阶段得到解决，并以GDSII格式输出最终的不含任何违例的版图文件。这个过程在ASIC流程中被称为 <strong>流片</strong> [tapeout]。这是最终的设计阶段，而GDSII文件则被发送到制造实验室用于芯片的制造。</p><h2 id="_3-eda工具涉及的领域" tabindex="-1"><a class="header-anchor" href="#_3-eda工具涉及的领域" aria-hidden="true">#</a> 3 EDA工具涉及的领域</h2><p>整个芯片设计过程中，主要产生的EDA工具涵盖的分类和内容可以总结为以下的五大方面，</p><ul><li><strong>设计综合：</strong> 设计环节主要包括，高层次综合，逻辑综合，物理设计，封装设计，PCB设计</li><li><strong>仿真模拟：</strong> 仿真环节主要包括：TCAD，晶体管仿真，逻辑仿真，硬件仿真，场求解器</li><li><strong>验证测试：</strong> 验证测试环节主要包括：功能验证，形式化验证，等效性检查，ATPG，BIST，物理验证</li><li><strong>分析检查：</strong> 分析环节主要包括：跨时钟域，寄生提取，（静态）时序分析，功耗分析，温度分析，电压降分析，信号/电源完整性分析</li><li><strong>掩膜准备：</strong> 掩膜环节主要包括：版图分解，OPC，RET，掩膜生成</li></ul><div style="text-align:center;"><img src="/res/images/train_eda_1/image6.png" alt="6" style="zoom:30%;"><h2 style="font-size:16px;">图2 主要EDA工具步骤</h2></div><br><p>iEDA课题组主要的研发重点关注在芯片逻辑综合，物理设计，签核分析和物理验证环节，如下图绿色部分所示：</p><div style="text-align:center;"><img src="/res/images/train_eda_1/image7.png" alt="6" style="zoom:30%;"><h2 style="font-size:16px;">图3 iEDA工具聚焦领域</h2></div><br><h2 id="_3-wafer-chip-die-的联系和区别" tabindex="-1"><a class="header-anchor" href="#_3-wafer-chip-die-的联系和区别" aria-hidden="true">#</a> 3 &quot;wafer&quot; &quot;chip&quot; &quot;die&quot; 的联系和区别</h2><h3 id="一、名词解释" tabindex="-1"><a class="header-anchor" href="#一、名词解释" aria-hidden="true">#</a> 一、名词解释：</h3><p>wafer：晶圆；是指硅半导体集成电路制作所用的硅晶片，由于其形状为圆形。</p><p>chip：芯片；是半导体元件产品的统称。</p><p>die：裸片 ；是硅片中一个很小的单位，包括了设计完整的单个芯片以及芯片邻近水平和垂直方向上的部分划片槽区域。</p><h3 id="二、联系和区别" tabindex="-1"><a class="header-anchor" href="#二、联系和区别" aria-hidden="true">#</a> 二、联系和区别：</h3><div style="text-align:center;"><img src="/res/images/train_eda_1/63d0f703918fa0ecfef07b1a299759ee3d6ddbf6.webp" alt="6" style="zoom:80%;"><h2 style="font-size:16px;">一块完整的wafer</h2></div><p>wafer为晶圆，由纯硅（Si）构成。一般分为6英寸、8英寸、12英寸规格不等，晶片基于wafer上生产出来。Wafer上一个小块晶片晶圆体学名die，封装后成为一个颗粒。一片载有Nand Flash晶圆的wafer首先经过切割，测试后将完好的、稳定的、足容量的die取下，封装形成日常所见的Nand Flash芯片。</p><div style="text-align:center;"><img src="/res/images/train_eda_1/d833c895d143ad4b637258d78d025aafa40f064c.webp" alt="6" style="zoom:80%;"><h2 style="font-size:16px;">die和wafer的关系</h2></div><p>品质合格的die切割下去后，原来的晶圆成了下图的样子，是挑剩下的Downgrade Flash Wafer。残余的die是品质不合格的晶圆。黑色的部分是合格的die，会被原厂封装制作为成品NAND颗粒，而不合格的部分，也就是图中留下的部分则当做废品处理掉。</p><div style="text-align:center;"><img src="/res/images/train_eda_1/bba1cd11728b47103777e2dbcccec3fdfc032348.webp" alt="6" style="zoom:80%;"><h2 style="font-size:16px;">筛选后的wafer</h2></div><p><strong>扩展资料：</strong></p><p>集成电路芯片的生命历程：芯片公司设计芯片——芯片代工厂生产芯片——封测厂进行封装测试——整机商采购芯片用于整机生产。</p><p>芯片供应商IDM：是集芯片设计、制造、封装和测试等多个产业链环节于一身的企业。</p><p>芯片供应商Fabless：是没有芯片加工厂的芯片供应商，Fabless自己设计开发和推广销售芯片，与生产相关的业务外包给专业生产制造厂商。与Fabless相对应的是Foundry和封测厂，主要承接Fabless的生产和封装测试任务，封测厂有日月光，江苏长电等。</p><h2 id="_4-引用" tabindex="-1"><a class="header-anchor" href="#_4-引用" aria-hidden="true">#</a> 4 引用</h2><p>[1] <a href="https://teamvlsi.com/2020/05/asic-design-flow-overview-v1.html" target="_blank" rel="noopener noreferrer">https://teamvlsi.com/2020/05/asic-design-flow-overview-v1.html<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> [2] <a href="https://zhuanlan.zhihu.com/p/380962676" target="_blank" rel="noopener noreferrer">https://zhuanlan.zhihu.com/p/380962676<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> [3] <a href="https://yearn.xyz/docs/vlsi-%E5%90%8E%E7%AB%AF%E8%AE%BE%E8%AE%A1/70-vlsi-%E5%90%8E%E7%AB%AF%E8%AE%BE%E8%AE%A1-%E7%AE%80%E4%BB%8B/" target="_blank" rel="noopener noreferrer">https://yearn.xyz/docs/vlsi-后端设计/70-vlsi-后端设计-简介/<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a><br> [4] <a href="https://zhidao.baidu.com/question/2040027.html" target="_blank" rel="noopener noreferrer">https://zhidao.baidu.com/question/2040027.html<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></p></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/en/train/eda/chip-circuit/Part_1-chip_basic/1_2_VLSI_flow.md" rel="noopener noreferrer" target="_blank" aria-label="Edit this page on GitHub" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->Edit this page on GitHub<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">Last update: </span><!----></div><div class="contributors"><span class="label">Contributors: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/en/train/eda/chip-circuit/Part_1-chip_basic/1_1_chip_types.html"><div class="hint"><span class="arrow start"></span>Prev</div><div class="link"><!---->1.1 芯片类型</div></a><!----></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
