

================================================================
== Vivado HLS Report for 'forward_conv'
================================================================
* Date:           Fri May 24 00:15:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+------+------+------+------+---------+
        |                    |         |   Latency   |   Interval  | Pipeline|
        |      Instance      |  Module |  min |  max |  min |  max |   Type  |
        +--------------------+---------+------+------+------+------+---------+
        |grp_Padding_fu_235  |Padding  |  2115|  2115|  2115|  2115|   none  |
        +--------------------+---------+------+------+------+------+---------+

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     1|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    400|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     133|    227|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     314|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     447|    809|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+---------+---------+-------+-----+-----+
    |grp_Padding_fu_235  |Padding  |        0|      0|  133|  227|
    +--------------------+---------+---------+-------+-----+-----+
    |Total               |         |        0|      0|  133|  227|
    +--------------------+---------+---------+-------+-----+-----+

    * DSP48: 
    +-----------------------------------------+--------------------------------------+--------------+
    |                 Instance                |                Module                |  Expression  |
    +-----------------------------------------+--------------------------------------+--------------+
    |lenet_mac_muladd_16s_16s_28ns_28_1_1_U3  |lenet_mac_muladd_16s_16s_28ns_28_1_1  | i0 + i1 * i2 |
    +-----------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ho_fu_442_p2            |     +    |      0|  0|  39|           1|          32|
    |idx_filter_fu_269_p2    |     +    |      0|  0|  12|           3|           1|
    |idx_x_fu_323_p2         |     +    |      0|  0|  15|           5|           1|
    |idx_y_fu_293_p2         |     +    |      0|  0|  15|           5|           1|
    |next_mul2_fu_251_p2     |     +    |      0|  0|  17|          13|          10|
    |next_mul_fu_257_p2      |     +    |      0|  0|  15|           8|           5|
    |tmp1_fu_404_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_426_p2          |     +    |      0|  0|   9|          32|          32|
    |tmp4_fu_369_p2          |     +    |      0|  0|   9|          11|          11|
    |tmp_100_fu_432_p2       |     +    |      0|  0|   9|          32|          32|
    |tmp_101_fu_463_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_93_fu_329_p2        |     +    |      0|  0|  15|           6|           3|
    |tmp_95_fu_378_p2        |     +    |      0|  0|  19|          14|          14|
    |tmp_s_fu_299_p2         |     +    |      0|  0|  15|           6|           3|
    |v_fu_448_p2             |     +    |      0|  0|  39|          32|           1|
    |p_y_assign_6_fu_415_p2  |     -    |      0|  0|  39|          32|          32|
    |tmp_70_fu_458_p2        |     -    |      0|  0|   9|           9|           9|
    |tmp_94_fu_363_p2        |     -    |      0|  0|   9|          11|          11|
    |exitcond2_fu_317_p2     |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_287_p2     |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_263_p2      |   icmp   |      0|  0|   9|           3|           3|
    |tmp_97_fu_388_p2        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_98_fu_393_p2        |   icmp   |      0|  0|  18|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 400|         338|         314|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  53|         12|    1|         12|
    |conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0  |  15|          3|   10|         30|
    |conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0       |  15|          3|    1|          3|
    |conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0       |   9|          2|    1|          2|
    |ho_2_reg_154                                      |   9|          2|    5|         10|
    |p_082_2_reg_192                                   |   9|          2|   16|         32|
    |p_Val2_3_reg_214                                  |   9|          2|   16|         32|
    |p_Val2_s_reg_166                                  |   9|          2|   16|         32|
    |p_x_assign_5_reg_204                              |   9|          2|   32|         64|
    |p_y_assign_5_reg_226                              |   9|          2|   32|         64|
    |p_z_assign_reg_109                                |   9|          2|    3|          6|
    |phi_mul1_reg_131                                  |   9|          2|   13|         26|
    |phi_mul_reg_120                                   |   9|          2|    8|         16|
    |v_4_reg_142                                       |   9|          2|    5|         10|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 182|         40|  159|        339|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |conv_layer_W_data_V_3_reg_611    |  16|   0|   16|          0|
    |conv_layer_inpad_da_3_reg_606    |  16|   0|   16|          0|
    |grp_Padding_fu_235_ap_start_reg  |   1|   0|    1|          0|
    |ho_2_cast6_reg_556               |   5|   0|   32|         27|
    |ho_2_reg_154                     |   5|   0|    5|          0|
    |ho_reg_591                       |  32|   0|   32|          0|
    |idx_filter_reg_528               |   3|   0|    3|          0|
    |idx_x_reg_565                    |   5|   0|    5|          0|
    |idx_y_reg_546                    |   5|   0|    5|          0|
    |next_mul2_reg_515                |  13|   0|   13|          0|
    |next_mul_reg_520                 |   8|   0|    8|          0|
    |p_082_2_reg_192                  |  16|   0|   16|          0|
    |p_Val2_3_reg_214                 |  16|   0|   16|          0|
    |p_Val2_s_reg_166                 |  16|   0|   16|          0|
    |p_x_assign_5_reg_204             |  32|   0|   32|          0|
    |p_y_assign_5_reg_226             |  32|   0|   32|          0|
    |p_z_assign_1_reg_179             |   1|   0|    1|          0|
    |p_z_assign_reg_109               |   3|   0|    3|          0|
    |phi_mul1_cast_reg_510            |  13|   0|   14|          1|
    |phi_mul1_reg_131                 |  13|   0|   13|          0|
    |phi_mul_cast_reg_505             |   8|   0|    9|          1|
    |phi_mul_reg_120                  |   8|   0|    8|          0|
    |tmp_107_cast_reg_551             |   6|   0|   32|         26|
    |tmp_109_cast_reg_570             |   6|   0|   32|         26|
    |tmp_68_reg_581                   |   9|   0|    9|          0|
    |v_4_cast1_reg_533                |   5|   0|   11|          6|
    |v_4_cast9_reg_538                |   5|   0|   32|         27|
    |v_4_reg_142                      |   5|   0|    5|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 314|   0|  428|        114|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                             |  in |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_rst                                             |  in |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_start                                           |  in |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_done                                            | out |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_idle                                            | out |    1| ap_ctrl_hs |               forward_conv               | return value |
|ap_ready                                           | out |    1| ap_ctrl_hs |               forward_conv               | return value |
|conv_layer_5_6_1_0_32_32_1_input_data_V_address0   | out |   10|  ap_memory |  conv_layer_5_6_1_0_32_32_1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_input_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_address0  | out |   13|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_output_data_V_d0        | out |   16|  ap_memory | conv_layer_5_6_1_0_32_32_1_output_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_address0       | out |    8|  ap_memory |    conv_layer_5_6_1_0_32_32_1_W_data_V   |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_ce0            | out |    1|  ap_memory |    conv_layer_5_6_1_0_32_32_1_W_data_V   |     array    |
|conv_layer_5_6_1_0_32_32_1_W_data_V_q0             |  in |   16|  ap_memory |    conv_layer_5_6_1_0_32_32_1_W_data_V   |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0   | out |   10|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
|conv_layer_5_6_1_0_32_32_1_inpad_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_6_1_0_32_32_1_inpad_data_V |     array    |
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	7  / (!p_z_assign_1)
	5  / (p_z_assign_1)
7 --> 
	8  / (tmp_97)
	6  / (!tmp_97)
8 --> 
	9  / (tmp_98)
	7  / (!tmp_98)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @Padding([1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V, [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_input_data_V)" [zynqconn/CONV_layer.h:60]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @Padding([1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V, [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_input_data_V)" [zynqconn/CONV_layer.h:60]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.loopexit" [zynqconn/CONV_layer.h:62]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_z_assign = phi i3 [ 0, %0 ], [ %idx_filter, %.loopexit.loopexit ]"   --->   Operation 15 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i13 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i8 %phi_mul to i9"   --->   Operation 18 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i13 %phi_mul1 to i14"   --->   Operation 19 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.67ns)   --->   "%next_mul2 = add i13 %phi_mul1, 784"   --->   Operation 20 'add' 'next_mul2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (1.91ns)   --->   "%next_mul = add i8 %phi_mul, 25"   --->   Operation 21 'add' 'next_mul' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %p_z_assign, -2" [zynqconn/CONV_layer.h:62]   --->   Operation 22 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.65ns)   --->   "%idx_filter = add i3 %p_z_assign, 1" [zynqconn/CONV_layer.h:62]   --->   Operation 24 'add' 'idx_filter' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %.preheader179.preheader" [zynqconn/CONV_layer.h:62]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader179" [zynqconn/CONV_layer.h:75]   --->   Operation 26 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 27 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%v_4 = phi i5 [ %idx_y, %.preheader179.loopexit ], [ 0, %.preheader179.preheader ]"   --->   Operation 28 'phi' 'v_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%v_4_cast1 = zext i5 %v_4 to i11" [zynqconn/CONV_layer.h:75]   --->   Operation 29 'zext' 'v_4_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%v_4_cast9 = zext i5 %v_4 to i32" [zynqconn/CONV_layer.h:75]   --->   Operation 30 'zext' 'v_4_cast9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%v_4_cast = zext i5 %v_4 to i6" [zynqconn/CONV_layer.h:75]   --->   Operation 31 'zext' 'v_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 32 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %v_4, -4" [zynqconn/CONV_layer.h:64]   --->   Operation 33 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.78ns)   --->   "%idx_y = add i5 %v_4, 1" [zynqconn/CONV_layer.h:64]   --->   Operation 34 'add' 'idx_y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader" [zynqconn/CONV_layer.h:64]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.78ns)   --->   "%tmp_s = add i6 %v_4_cast, 5" [zynqconn/CONV_layer.h:75]   --->   Operation 36 'add' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_107_cast = zext i6 %tmp_s to i32" [zynqconn/CONV_layer.h:75]   --->   Operation 37 'zext' 'tmp_107_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader" [zynqconn/CONV_layer.h:76]   --->   Operation 38 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ho_2 = phi i5 [ %idx_x, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]"   --->   Operation 40 'phi' 'ho_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%ho_2_cast6 = zext i5 %ho_2 to i32" [zynqconn/CONV_layer.h:76]   --->   Operation 41 'zext' 'ho_2_cast6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%ho_2_cast = zext i5 %ho_2 to i6" [zynqconn/CONV_layer.h:76]   --->   Operation 42 'zext' 'ho_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 43 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %ho_2, -4" [zynqconn/CONV_layer.h:66]   --->   Operation 44 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.78ns)   --->   "%idx_x = add i5 %ho_2, 1" [zynqconn/CONV_layer.h:66]   --->   Operation 45 'add' 'idx_x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader179.loopexit, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader" [zynqconn/CONV_layer.h:66]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.78ns)   --->   "%tmp_93 = add i6 %ho_2_cast, 5" [zynqconn/CONV_layer.h:76]   --->   Operation 47 'add' 'tmp_93' <Predicate = (!exitcond2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i6 %tmp_93 to i32" [zynqconn/CONV_layer.h:76]   --->   Operation 48 'zext' 'tmp_109_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit"   --->   Operation 49 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader179"   --->   Operation 50 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.69>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ %p_082_2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]" [zynqconn/CONV_layer.h:78]   --->   Operation 51 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_z_assign_1 = phi i1 [ false, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ], [ true, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit ]"   --->   Operation 52 'phi' 'p_z_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 53 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %p_z_assign_1, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %.preheader22.preheader" [zynqconn/CONV_layer.h:72]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader22" [zynqconn/CONV_layer.h:75]   --->   Operation 55 'br' <Predicate = (!p_z_assign_1)> <Delay = 1.76>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ho_2, i5 0)" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 56 'bitconcatenate' 'p_shl8' <Predicate = (p_z_assign_1)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8 to i11" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 57 'zext' 'p_shl8_cast' <Predicate = (p_z_assign_1)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ho_2, i2 0)" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 58 'bitconcatenate' 'p_shl9' <Predicate = (p_z_assign_1)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i7 %p_shl9 to i11" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 59 'zext' 'p_shl9_cast' <Predicate = (p_z_assign_1)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_94 = sub i11 %p_shl8_cast, %p_shl9_cast" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 60 'sub' 'tmp_94' <Predicate = (p_z_assign_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp4 = add i11 %tmp_94, %v_4_cast1" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 61 'add' 'tmp4' <Predicate = (p_z_assign_1)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i11 %tmp4 to i14" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 62 'sext' 'tmp4_cast' <Predicate = (p_z_assign_1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.67ns)   --->   "%tmp_95 = add i14 %phi_mul1_cast, %tmp4_cast" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 63 'add' 'tmp_95' <Predicate = (p_z_assign_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_96 = sext i14 %tmp_95 to i64" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:82]   --->   Operation 64 'sext' 'tmp_96' <Predicate = (p_z_assign_1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%conv_layer_output_d = getelementptr [4704 x i16]* %conv_layer_5_6_1_0_32_32_1_output_data_V, i64 0, i64 %tmp_96" [zynqconn/CONV_layer.h:82]   --->   Operation 65 'getelementptr' 'conv_layer_output_d' <Predicate = (p_z_assign_1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (3.25ns)   --->   "store i16 %p_Val2_s, i16* %conv_layer_output_d, align 2" [zynqconn/CONV_layer.h:82]   --->   Operation 66 'store' <Predicate = (p_z_assign_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [zynqconn/CONV_layer.h:66]   --->   Operation 67 'br' <Predicate = (p_z_assign_1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.47>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_082_2 = phi i16 [ %p_Val2_3, %1 ], [ %p_Val2_s, %.preheader22.preheader ]"   --->   Operation 68 'phi' 'p_082_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%p_x_assign_5 = phi i32 [ %v, %1 ], [ %v_4_cast9, %.preheader22.preheader ]"   --->   Operation 69 'phi' 'p_x_assign_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.47ns)   --->   "%tmp_97 = icmp slt i32 %p_x_assign_5, %tmp_107_cast" [zynqconn/CONV_layer.h:75]   --->   Operation 70 'icmp' 'tmp_97' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_97, label %.preheader21.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.loopexit" [zynqconn/CONV_layer.h:75]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader21" [zynqconn/CONV_layer.h:76]   --->   Operation 72 'br' <Predicate = (tmp_97)> <Delay = 1.76>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit"   --->   Operation 73 'br' <Predicate = (!tmp_97)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.92>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i16 [ %output_c_V, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %p_082_2, %.preheader21.preheader ]"   --->   Operation 74 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%p_y_assign_5 = phi i32 [ %ho, %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ %ho_2_cast6, %.preheader21.preheader ]"   --->   Operation 75 'phi' 'p_y_assign_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (2.47ns)   --->   "%tmp_98 = icmp slt i32 %p_y_assign_5, %tmp_109_cast" [zynqconn/CONV_layer.h:76]   --->   Operation 76 'icmp' 'tmp_98' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_98, label %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, label %1" [zynqconn/CONV_layer.h:76]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp = shl i32 %p_y_assign_5, 5" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 78 'shl' 'tmp' <Predicate = (tmp_98)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp1 = add i32 %p_x_assign_5, %tmp" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 79 'add' 'tmp1' <Predicate = (tmp_98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_99 = sext i32 %tmp1 to i64" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 80 'sext' 'tmp_99' <Predicate = (tmp_98)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.55ns)   --->   "%p_y_assign_6 = sub nsw i32 %p_y_assign_5, %ho_2_cast6" [zynqconn/CONV_layer.h:78]   --->   Operation 81 'sub' 'p_y_assign_6' <Predicate = (tmp_98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_67 = shl i32 %p_y_assign_6, 2" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 82 'shl' 'tmp_67' <Predicate = (tmp_98)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp_67, %p_y_assign_6" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 83 'add' 'tmp2' <Predicate = (tmp_98)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_100 = add i32 %p_x_assign_5, %tmp2" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 84 'add' 'tmp_100' <Predicate = (tmp_98)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i32 %tmp_100 to i9" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 85 'trunc' 'tmp_68' <Predicate = (tmp_98)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%conv_layer_inpad_da = getelementptr [1024 x i16]* %conv_layer_5_6_1_0_32_32_1_inpad_data_V, i64 0, i64 %tmp_99" [zynqconn/CONV_layer.h:78]   --->   Operation 86 'getelementptr' 'conv_layer_inpad_da' <Predicate = (tmp_98)> <Delay = 0.00>
ST_8 : Operation 87 [2/2] (3.25ns)   --->   "%conv_layer_inpad_da_3 = load i16* %conv_layer_inpad_da, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 87 'load' 'conv_layer_inpad_da_3' <Predicate = (tmp_98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_8 : Operation 88 [1/1] (2.55ns)   --->   "%ho = add nsw i32 1, %p_y_assign_5" [zynqconn/CONV_layer.h:76]   --->   Operation 88 'add' 'ho' <Predicate = (tmp_98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%v = add nsw i32 %p_x_assign_5, 1" [zynqconn/CONV_layer.h:75]   --->   Operation 89 'add' 'v' <Predicate = (!tmp_98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader22" [zynqconn/CONV_layer.h:75]   --->   Operation 90 'br' <Predicate = (!tmp_98)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.95>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_69 = zext i5 %v_4 to i9" [zynqconn/Tensor.h:36->zynqconn/CONV_layer.h:78]   --->   Operation 91 'zext' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_70 = sub i9 %tmp_68, %tmp_69" [zynqconn/CONV_layer.h:78]   --->   Operation 92 'sub' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 93 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_101 = add i9 %tmp_70, %phi_mul_cast" [zynqconn/CONV_layer.h:78]   --->   Operation 93 'add' 'tmp_101' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_128_cast = zext i9 %tmp_101 to i64" [zynqconn/CONV_layer.h:78]   --->   Operation 94 'zext' 'tmp_128_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%conv_layer_W_data_V = getelementptr [150 x i16]* %conv_layer_5_6_1_0_32_32_1_W_data_V, i64 0, i64 %tmp_128_cast" [zynqconn/CONV_layer.h:78]   --->   Operation 95 'getelementptr' 'conv_layer_W_data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%conv_layer_inpad_da_3 = load i16* %conv_layer_inpad_da, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 96 'load' 'conv_layer_inpad_da_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>
ST_9 : Operation 97 [2/2] (3.25ns)   --->   "%conv_layer_W_data_V_3 = load i16* %conv_layer_W_data_V, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 97 'load' 'conv_layer_W_data_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 98 [1/2] (3.25ns)   --->   "%conv_layer_W_data_V_3 = load i16* %conv_layer_W_data_V, align 2" [zynqconn/CONV_layer.h:78]   --->   Operation 98 'load' 'conv_layer_W_data_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1200> <RAM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%r_V = sext i16 %conv_layer_inpad_da_3 to i28" [zynqconn/CONV_layer.h:78]   --->   Operation 99 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_102 = sext i16 %conv_layer_W_data_V_3 to i28" [zynqconn/CONV_layer.h:78]   --->   Operation 100 'sext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_2 = mul i28 %r_V, %tmp_102" [zynqconn/CONV_layer.h:78]   --->   Operation 101 'mul' 'r_V_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%lhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %p_Val2_3, i12 0)" [zynqconn/CONV_layer.h:78]   --->   Operation 102 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i28 %lhs_V, %r_V_2" [zynqconn/CONV_layer.h:78]   --->   Operation 103 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%output_c_V = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %ret_V, i32 12, i32 27)" [zynqconn/CONV_layer.h:78]   --->   Operation 104 'partselect' 'output_c_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader21" [zynqconn/CONV_layer.h:76]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_W_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer_5_6_1_0_32_32_1_inpad_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13           (call             ) [ 000000000000]
StgValue_14           (br               ) [ 001111111111]
p_z_assign            (phi              ) [ 000100000000]
phi_mul               (phi              ) [ 000100000000]
phi_mul1              (phi              ) [ 000100000000]
phi_mul_cast          (zext             ) [ 000011111111]
phi_mul1_cast         (zext             ) [ 000011111111]
next_mul2             (add              ) [ 001111111111]
next_mul              (add              ) [ 001111111111]
exitcond              (icmp             ) [ 000111111111]
empty                 (speclooptripcount) [ 000000000000]
idx_filter            (add              ) [ 001111111111]
StgValue_25           (br               ) [ 000000000000]
StgValue_26           (br               ) [ 000111111111]
StgValue_27           (ret              ) [ 000000000000]
v_4                   (phi              ) [ 000010111111]
v_4_cast1             (zext             ) [ 000001111111]
v_4_cast9             (zext             ) [ 000001111111]
v_4_cast              (zext             ) [ 000000000000]
empty_78              (speclooptripcount) [ 000000000000]
exitcond3             (icmp             ) [ 000111111111]
idx_y                 (add              ) [ 000111111111]
StgValue_35           (br               ) [ 000000000000]
tmp_s                 (add              ) [ 000000000000]
tmp_107_cast          (zext             ) [ 000001111111]
StgValue_38           (br               ) [ 000111111111]
StgValue_39           (br               ) [ 001111111111]
ho_2                  (phi              ) [ 000001111111]
ho_2_cast6            (zext             ) [ 000000111111]
ho_2_cast             (zext             ) [ 000000000000]
empty_79              (speclooptripcount) [ 000000000000]
exitcond2             (icmp             ) [ 000111111111]
idx_x                 (add              ) [ 000111111111]
StgValue_46           (br               ) [ 000000000000]
tmp_93                (add              ) [ 000000000000]
tmp_109_cast          (zext             ) [ 000000111111]
StgValue_49           (br               ) [ 000111111111]
StgValue_50           (br               ) [ 000111111111]
p_Val2_s              (phi              ) [ 000000111111]
p_z_assign_1          (phi              ) [ 000111111111]
empty_80              (speclooptripcount) [ 000000000000]
StgValue_54           (br               ) [ 000000000000]
StgValue_55           (br               ) [ 000111111111]
p_shl8                (bitconcatenate   ) [ 000000000000]
p_shl8_cast           (zext             ) [ 000000000000]
p_shl9                (bitconcatenate   ) [ 000000000000]
p_shl9_cast           (zext             ) [ 000000000000]
tmp_94                (sub              ) [ 000000000000]
tmp4                  (add              ) [ 000000000000]
tmp4_cast             (sext             ) [ 000000000000]
tmp_95                (add              ) [ 000000000000]
tmp_96                (sext             ) [ 000000000000]
conv_layer_output_d   (getelementptr    ) [ 000000000000]
StgValue_66           (store            ) [ 000000000000]
StgValue_67           (br               ) [ 000111111111]
p_082_2               (phi              ) [ 000111111111]
p_x_assign_5          (phi              ) [ 000000011111]
tmp_97                (icmp             ) [ 000111111111]
StgValue_71           (br               ) [ 000000000000]
StgValue_72           (br               ) [ 000111111111]
StgValue_73           (br               ) [ 000111111111]
p_Val2_3              (phi              ) [ 000111111111]
p_y_assign_5          (phi              ) [ 000000001000]
tmp_98                (icmp             ) [ 000111111111]
StgValue_77           (br               ) [ 000000000000]
tmp                   (shl              ) [ 000000000000]
tmp1                  (add              ) [ 000000000000]
tmp_99                (sext             ) [ 000000000000]
p_y_assign_6          (sub              ) [ 000000000000]
tmp_67                (shl              ) [ 000000000000]
tmp2                  (add              ) [ 000000000000]
tmp_100               (add              ) [ 000000000000]
tmp_68                (trunc            ) [ 000000000100]
conv_layer_inpad_da   (getelementptr    ) [ 000000000100]
ho                    (add              ) [ 000111111111]
v                     (add              ) [ 000111111111]
StgValue_90           (br               ) [ 000111111111]
tmp_69                (zext             ) [ 000000000000]
tmp_70                (sub              ) [ 000000000000]
tmp_101               (add              ) [ 000000000000]
tmp_128_cast          (zext             ) [ 000000000000]
conv_layer_W_data_V   (getelementptr    ) [ 000000000010]
conv_layer_inpad_da_3 (load             ) [ 000000000011]
conv_layer_W_data_V_3 (load             ) [ 000000000001]
r_V                   (sext             ) [ 000000000000]
tmp_102               (sext             ) [ 000000000000]
r_V_2                 (mul              ) [ 000000000000]
lhs_V                 (bitconcatenate   ) [ 000000000000]
ret_V                 (add              ) [ 000000000000]
output_c_V            (partselect       ) [ 000111111111]
StgValue_105          (br               ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer_5_6_1_0_32_32_1_input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer_5_6_1_0_32_32_1_output_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_output_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer_5_6_1_0_32_32_1_W_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_W_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer_5_6_1_0_32_32_1_inpad_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer_5_6_1_0_32_32_1_inpad_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="conv_layer_output_d_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="14" slack="0"/>
<pin id="74" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_output_d/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="StgValue_66_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="13" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv_layer_inpad_da_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_inpad_da/8 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer_inpad_da_3/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv_layer_W_data_V_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer_W_data_V/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer_W_data_V_3/9 "/>
</bind>
</comp>

<comp id="109" class="1005" name="p_z_assign_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="1"/>
<pin id="111" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_z_assign_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="phi_mul_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="1"/>
<pin id="122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="phi_mul_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="phi_mul1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="1"/>
<pin id="133" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="phi_mul1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="v_4_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="v_4 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="v_4_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_4/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="ho_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="1"/>
<pin id="156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ho_2 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="ho_2_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ho_2/5 "/>
</bind>
</comp>

<comp id="166" class="1005" name="p_Val2_s_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Val2_s_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="16" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="p_z_assign_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_z_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_z_assign_1_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_z_assign_1/6 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_082_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_082_2 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_082_2_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="16" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_082_2/7 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_x_assign_5_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign_5 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_x_assign_5_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="5" slack="3"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign_5/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_Val2_3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Val2_3_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="16" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="226" class="1005" name="p_y_assign_5_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_y_assign_5 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_y_assign_5_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="5" slack="3"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_y_assign_5/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_Padding_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="0" index="2" bw="16" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="phi_mul_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="phi_mul1_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="next_mul2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="0"/>
<pin id="254" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="next_mul_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="exitcond_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="idx_filter_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_filter/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="v_4_cast1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_4_cast1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="v_4_cast9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_4_cast9/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="v_4_cast_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_4_cast/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="idx_y_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_y/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_107_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107_cast/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ho_2_cast6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ho_2_cast6/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="ho_2_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ho_2_cast/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="idx_x_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_x/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_93_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_109_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_shl8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="1"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl8_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl9_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl9_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_94_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="7" slack="0"/>
<pin id="366" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_94/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="2"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp4_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_95_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="3"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_96_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_97_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="3"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_97/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_98_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="3"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_98/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_99_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_y_assign_6_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="3"/>
<pin id="418" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_y_assign_6/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_67_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_67/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_100_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_68_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="ho_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ho/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="v_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_69_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="5"/>
<pin id="456" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_70_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="1"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_70/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_101_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="6"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_128_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_128_cast/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="r_V_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="2"/>
<pin id="475" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_102_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="1"/>
<pin id="478" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_102/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="lhs_V_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="28" slack="0"/>
<pin id="481" dir="0" index="1" bw="16" slack="3"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="487" class="1004" name="output_c_V_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="28" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_c_V/11 "/>
</bind>
</comp>

<comp id="496" class="1007" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="0" index="2" bw="28" slack="0"/>
<pin id="500" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_2/11 ret_V/11 "/>
</bind>
</comp>

<comp id="505" class="1005" name="phi_mul_cast_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="6"/>
<pin id="507" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="phi_mul_cast "/>
</bind>
</comp>

<comp id="510" class="1005" name="phi_mul1_cast_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="14" slack="3"/>
<pin id="512" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="515" class="1005" name="next_mul2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="next_mul_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="528" class="1005" name="idx_filter_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx_filter "/>
</bind>
</comp>

<comp id="533" class="1005" name="v_4_cast1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="2"/>
<pin id="535" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="v_4_cast1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="v_4_cast9_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="3"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="v_4_cast9 "/>
</bind>
</comp>

<comp id="546" class="1005" name="idx_y_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx_y "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_107_cast_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="3"/>
<pin id="553" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_107_cast "/>
</bind>
</comp>

<comp id="556" class="1005" name="ho_2_cast6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="3"/>
<pin id="558" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ho_2_cast6 "/>
</bind>
</comp>

<comp id="565" class="1005" name="idx_x_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx_x "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_109_cast_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="3"/>
<pin id="572" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_109_cast "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_68_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="1"/>
<pin id="583" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="586" class="1005" name="conv_layer_inpad_da_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="1"/>
<pin id="588" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_inpad_da "/>
</bind>
</comp>

<comp id="591" class="1005" name="ho_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ho "/>
</bind>
</comp>

<comp id="596" class="1005" name="v_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="601" class="1005" name="conv_layer_W_data_V_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_W_data_V "/>
</bind>
</comp>

<comp id="606" class="1005" name="conv_layer_inpad_da_3_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="2"/>
<pin id="608" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="conv_layer_inpad_da_3 "/>
</bind>
</comp>

<comp id="611" class="1005" name="conv_layer_W_data_V_3_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="1"/>
<pin id="613" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer_W_data_V_3 "/>
</bind>
</comp>

<comp id="616" class="1005" name="output_c_V_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_c_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="77" pin=1"/></net>

<net id="178"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="179" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="202"><net_src comp="166" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="213"><net_src comp="207" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="224"><net_src comp="192" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="124" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="135" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="135" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="124" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="113" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="113" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="146" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="146" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="146" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="146" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="146" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="283" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="158" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="158" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="158" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="158" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="313" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="154" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="154" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="347" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="392"><net_src comp="207" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="229" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="229" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="204" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="419"><net_src comp="229" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="204" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="229" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="204" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="142" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="214" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="501"><net_src comp="473" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="476" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="479" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="504"><net_src comp="496" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="508"><net_src comp="243" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="513"><net_src comp="247" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="518"><net_src comp="251" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="523"><net_src comp="257" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="531"><net_src comp="269" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="536"><net_src comp="275" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="541"><net_src comp="279" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="549"><net_src comp="293" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="554"><net_src comp="305" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="559"><net_src comp="309" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="568"><net_src comp="323" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="573"><net_src comp="335" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="584"><net_src comp="438" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="589"><net_src comp="83" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="594"><net_src comp="442" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="599"><net_src comp="448" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="604"><net_src comp="96" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="609"><net_src comp="90" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="614"><net_src comp="103" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="619"><net_src comp="487" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer_5_6_1_0_32_32_1_input_data_V | {}
	Port: conv_layer_5_6_1_0_32_32_1_output_data_V | {6 }
	Port: conv_layer_5_6_1_0_32_32_1_W_data_V | {}
	Port: conv_layer_5_6_1_0_32_32_1_inpad_data_V | {1 2 }
 - Input state : 
	Port: forward_conv : conv_layer_5_6_1_0_32_32_1_input_data_V | {1 2 }
	Port: forward_conv : conv_layer_5_6_1_0_32_32_1_output_data_V | {}
	Port: forward_conv : conv_layer_5_6_1_0_32_32_1_W_data_V | {9 10 }
	Port: forward_conv : conv_layer_5_6_1_0_32_32_1_inpad_data_V | {8 9 }
  - Chain level:
	State 1
	State 2
	State 3
		phi_mul_cast : 1
		phi_mul1_cast : 1
		next_mul2 : 1
		next_mul : 1
		exitcond : 1
		idx_filter : 1
		StgValue_25 : 2
	State 4
		v_4_cast1 : 1
		v_4_cast9 : 1
		v_4_cast : 1
		exitcond3 : 1
		idx_y : 1
		StgValue_35 : 2
		tmp_s : 2
		tmp_107_cast : 3
	State 5
		ho_2_cast6 : 1
		ho_2_cast : 1
		exitcond2 : 1
		idx_x : 1
		StgValue_46 : 2
		tmp_93 : 2
		tmp_109_cast : 3
	State 6
		StgValue_54 : 1
		p_shl8_cast : 1
		p_shl9_cast : 1
		tmp_94 : 2
		tmp4 : 3
		tmp4_cast : 4
		tmp_95 : 5
		tmp_96 : 6
		conv_layer_output_d : 7
		StgValue_66 : 8
	State 7
		tmp_97 : 1
		StgValue_71 : 2
	State 8
		tmp_98 : 1
		StgValue_77 : 2
		tmp : 1
		tmp1 : 1
		tmp_99 : 2
		p_y_assign_6 : 1
		tmp_67 : 2
		tmp2 : 2
		tmp_100 : 3
		tmp_68 : 4
		conv_layer_inpad_da : 3
		conv_layer_inpad_da_3 : 4
		ho : 1
	State 9
		tmp_70 : 1
		tmp_101 : 2
		tmp_128_cast : 3
		conv_layer_W_data_V : 4
		conv_layer_W_data_V_3 : 5
	State 10
	State 11
		r_V_2 : 1
		ret_V : 2
		output_c_V : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   |  grp_Padding_fu_235  |    0    |  7.076  |   165   |   156   |
|----------|----------------------|---------|---------|---------|---------|
|          |   next_mul2_fu_251   |    0    |    0    |    0    |    17   |
|          |    next_mul_fu_257   |    0    |    0    |    0    |    15   |
|          |   idx_filter_fu_269  |    0    |    0    |    0    |    12   |
|          |     idx_y_fu_293     |    0    |    0    |    0    |    15   |
|          |     tmp_s_fu_299     |    0    |    0    |    0    |    15   |
|          |     idx_x_fu_323     |    0    |    0    |    0    |    15   |
|          |     tmp_93_fu_329    |    0    |    0    |    0    |    15   |
|    add   |      tmp4_fu_369     |    0    |    0    |    0    |    9    |
|          |     tmp_95_fu_378    |    0    |    0    |    0    |    17   |
|          |      tmp1_fu_404     |    0    |    0    |    0    |    39   |
|          |      tmp2_fu_426     |    0    |    0    |    0    |    9    |
|          |    tmp_100_fu_432    |    0    |    0    |    0    |    9    |
|          |       ho_fu_442      |    0    |    0    |    0    |    39   |
|          |       v_fu_448       |    0    |    0    |    0    |    39   |
|          |    tmp_101_fu_463    |    0    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|---------|
|          |    exitcond_fu_263   |    0    |    0    |    0    |    9    |
|          |   exitcond3_fu_287   |    0    |    0    |    0    |    11   |
|   icmp   |   exitcond2_fu_317   |    0    |    0    |    0    |    11   |
|          |     tmp_97_fu_388    |    0    |    0    |    0    |    18   |
|          |     tmp_98_fu_393    |    0    |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|---------|
|          |     tmp_94_fu_363    |    0    |    0    |    0    |    9    |
|    sub   |  p_y_assign_6_fu_415 |    0    |    0    |    0    |    39   |
|          |     tmp_70_fu_458    |    0    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|---------|
|  muladd  |      grp_fu_496      |    1    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |  phi_mul_cast_fu_243 |    0    |    0    |    0    |    0    |
|          | phi_mul1_cast_fu_247 |    0    |    0    |    0    |    0    |
|          |   v_4_cast1_fu_275   |    0    |    0    |    0    |    0    |
|          |   v_4_cast9_fu_279   |    0    |    0    |    0    |    0    |
|          |    v_4_cast_fu_283   |    0    |    0    |    0    |    0    |
|          |  tmp_107_cast_fu_305 |    0    |    0    |    0    |    0    |
|   zext   |   ho_2_cast6_fu_309  |    0    |    0    |    0    |    0    |
|          |   ho_2_cast_fu_313   |    0    |    0    |    0    |    0    |
|          |  tmp_109_cast_fu_335 |    0    |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_347  |    0    |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_359  |    0    |    0    |    0    |    0    |
|          |     tmp_69_fu_454    |    0    |    0    |    0    |    0    |
|          |  tmp_128_cast_fu_468 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |     p_shl8_fu_339    |    0    |    0    |    0    |    0    |
|bitconcatenate|     p_shl9_fu_351    |    0    |    0    |    0    |    0    |
|          |     lhs_V_fu_479     |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|          |   tmp4_cast_fu_374   |    0    |    0    |    0    |    0    |
|          |     tmp_96_fu_383    |    0    |    0    |    0    |    0    |
|   sext   |     tmp_99_fu_410    |    0    |    0    |    0    |    0    |
|          |      r_V_fu_473      |    0    |    0    |    0    |    0    |
|          |    tmp_102_fu_476    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|    shl   |      tmp_fu_398      |    0    |    0    |    0    |    0    |
|          |     tmp_67_fu_420    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   trunc  |     tmp_68_fu_438    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|partselect|   output_c_V_fu_487  |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    1    |  7.076  |   165   |   554   |
|----------|----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|conv_layer_W_data_V_3_reg_611|   16   |
| conv_layer_W_data_V_reg_601 |    8   |
|conv_layer_inpad_da_3_reg_606|   16   |
| conv_layer_inpad_da_reg_586 |   10   |
|      ho_2_cast6_reg_556     |   32   |
|         ho_2_reg_154        |    5   |
|          ho_reg_591         |   32   |
|      idx_filter_reg_528     |    3   |
|        idx_x_reg_565        |    5   |
|        idx_y_reg_546        |    5   |
|      next_mul2_reg_515      |   13   |
|       next_mul_reg_520      |    8   |
|      output_c_V_reg_616     |   16   |
|       p_082_2_reg_192       |   16   |
|       p_Val2_3_reg_214      |   16   |
|       p_Val2_s_reg_166      |   16   |
|     p_x_assign_5_reg_204    |   32   |
|     p_y_assign_5_reg_226    |   32   |
|     p_z_assign_1_reg_179    |    1   |
|      p_z_assign_reg_109     |    3   |
|    phi_mul1_cast_reg_510    |   14   |
|       phi_mul1_reg_131      |   13   |
|     phi_mul_cast_reg_505    |    9   |
|       phi_mul_reg_120       |    8   |
|     tmp_107_cast_reg_551    |   32   |
|     tmp_109_cast_reg_570    |   32   |
|        tmp_68_reg_581       |    9   |
|      v_4_cast1_reg_533      |   11   |
|      v_4_cast9_reg_538      |   32   |
|         v_4_reg_142         |    5   |
|          v_reg_596          |   32   |
+-----------------------------+--------+
|            Total            |   482  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_90   |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_103  |  p0  |   2  |   8  |   16   ||    9    |
|      v_4_reg_142     |  p0  |   2  |   5  |   10   ||    9    |
|     ho_2_reg_154     |  p0  |   2  |   5  |   10   ||    9    |
|   p_Val2_s_reg_166   |  p0  |   2  |  16  |   32   ||    9    |
| p_z_assign_1_reg_179 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   90   ||  10.614 ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    7   |   165  |   554  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   45   |
|  Register |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   647  |   599  |
+-----------+--------+--------+--------+--------+
