# /ARM/beta
/FPGA/fw/par/vivado/Xil
/FPGA/fw/par/vivado/EdgeBoard
/FPGA/sim/tb_prj/modelsim_lib
/FPGA/sim/tb_prj/*.wlf
