{
  "comments": [
    {
      "key": {
        "uuid": "4e33e480_2070d749",
        "filename": "src/arm/assembler-arm.h",
        "patchSetId": 7
      },
      "lineNbr": 935,
      "author": {
        "id": 1001213
      },
      "writtenOn": "2018-08-21T18:38:40Z",
      "side": 1,
      "message": "nit: s/Register/Register dst\n\nTo match the convention in this header",
      "range": {
        "startLine": 935,
        "startChar": 58,
        "endLine": 935,
        "endChar": 66
      },
      "revId": "47e5373a6509592d11255636eb0e1f1f28d6d996",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "44c93bfa_45acea77",
        "filename": "src/compiler/arm/instruction-scheduler-arm.cc",
        "patchSetId": 7
      },
      "lineNbr": 313,
      "author": {
        "id": 1001213
      },
      "writtenOn": "2018-08-21T18:38:40Z",
      "side": 1,
      "message": "nit: Other instruction types are mixed here. To be consistent, could you add these cases into the existing groups, or am I missing something?",
      "range": {
        "startLine": 281,
        "startChar": 0,
        "endLine": 313,
        "endChar": 28
      },
      "revId": "47e5373a6509592d11255636eb0e1f1f28d6d996",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "d7819dac_403263b9",
        "filename": "src/compiler/arm/instruction-selector-arm.cc",
        "patchSetId": 7
      },
      "lineNbr": 2287,
      "author": {
        "id": 1001213
      },
      "writtenOn": "2018-08-21T18:38:40Z",
      "side": 1,
      "message": "I\u0027m curious - why r2/r3 here and r0/r1 above?",
      "range": {
        "startLine": 2287,
        "startChar": 0,
        "endLine": 2287,
        "endChar": 61
      },
      "revId": "47e5373a6509592d11255636eb0e1f1f28d6d996",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba",
      "unresolved": true
    }
  ]
}