[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 52
LIB: work
FILE: ${SURELOG_DIR}/tests/ClassVirtual/dut.sv
n<> u<51> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<51> s<50> l<1:1>
  n<> u<50> t<Source_text> p<51> c<49> l<1:1> el<16:11>
    n<> u<49> t<Description> p<50> c<48> l<1:1> el<16:11>
      n<> u<48> t<Package_declaration> p<49> c<2> l<1:1> el<16:11>
        n<> u<2> t<PACKAGE> p<48> s<3> l<1:1> el<1:8>
        n<pack> u<3> t<STRING_CONST> p<48> s<9> l<1:9> el<1:13>
        n<> u<9> t<Package_item> p<48> c<8> s<15> l<3:1> el<4:9>
          n<> u<8> t<Package_or_generate_item_declaration> p<9> c<7> l<3:1> el<4:9>
            n<> u<7> t<Class_declaration> p<8> c<5> l<3:1> el<4:9>
              n<> u<5> t<CLASS> p<7> s<4> l<3:1> el<3:6>
              n<uvm_void> u<4> t<STRING_CONST> p<7> s<6> l<3:7> el<3:15>
              n<> u<6> t<ENDCLASS> p<7> l<4:1> el<4:9>
        n<> u<15> t<Package_item> p<48> c<14> s<31> l<6:1> el<7:9>
          n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<6:1> el<7:9>
            n<> u<13> t<Class_declaration> p<14> c<11> l<6:1> el<7:9>
              n<> u<11> t<CLASS> p<13> s<10> l<6:1> el<6:6>
              n<Base> u<10> t<STRING_CONST> p<13> s<12> l<6:7> el<6:11>
              n<> u<12> t<ENDCLASS> p<13> l<7:1> el<7:9>
        n<> u<31> t<Package_item> p<48> c<30> s<46> l<9:1> el<10:9>
          n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<9:1> el<10:9>
            n<> u<29> t<Class_declaration> p<30> c<26> l<9:1> el<10:9>
              n<> u<26> t<VIRTUAL> p<29> s<25> l<9:1> el<9:8>
              n<> u<25> t<CLASS> p<29> s<16> l<9:9> el<9:14>
              n<uvm_port_base1> u<16> t<STRING_CONST> p<29> s<22> l<9:15> el<9:29>
              n<> u<22> t<Parameter_port_list> p<29> c<21> s<27> l<9:30> el<9:49>
                n<> u<21> t<Parameter_port_declaration> p<22> c<20> l<9:32> el<9:48>
                  n<> u<20> t<List_of_type_assignments> p<21> c<17> l<9:37> el<9:48>
                    n<IF> u<17> t<STRING_CONST> p<20> s<19> l<9:37> el<9:39>
                    n<uvm_void> u<19> t<Data_type> p<20> c<18> l<9:40> el<9:48>
                      n<uvm_void> u<18> t<STRING_CONST> p<19> l<9:40> el<9:48>
              n<> u<27> t<EXTENDS> p<29> s<24> l<9:50> el<9:57>
              n<> u<24> t<Class_type> p<29> c<23> s<28> l<9:58> el<9:60>
                n<IF> u<23> t<STRING_CONST> p<24> l<9:58> el<9:60>
              n<> u<28> t<ENDCLASS> p<29> l<10:1> el<10:9>
        n<> u<46> t<Package_item> p<48> c<45> s<47> l<12:1> el<13:9>
          n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<12:1> el<13:9>
            n<> u<44> t<Class_declaration> p<45> c<41> l<12:1> el<13:9>
              n<> u<41> t<CLASS> p<44> s<32> l<12:1> el<12:6>
              n<uvm_port_base2> u<32> t<STRING_CONST> p<44> s<38> l<12:7> el<12:21>
              n<> u<38> t<Parameter_port_list> p<44> c<37> s<42> l<12:22> el<12:41>
                n<> u<37> t<Parameter_port_declaration> p<38> c<36> l<12:24> el<12:40>
                  n<> u<36> t<List_of_type_assignments> p<37> c<33> l<12:29> el<12:40>
                    n<IF> u<33> t<STRING_CONST> p<36> s<35> l<12:29> el<12:31>
                    n<uvm_void> u<35> t<Data_type> p<36> c<34> l<12:32> el<12:40>
                      n<uvm_void> u<34> t<STRING_CONST> p<35> l<12:32> el<12:40>
              n<> u<42> t<EXTENDS> p<44> s<40> l<12:42> el<12:49>
              n<> u<40> t<Class_type> p<44> c<39> s<43> l<12:50> el<12:54>
                n<Base> u<39> t<STRING_CONST> p<40> l<12:50> el<12:54>
              n<> u<43> t<ENDCLASS> p<44> l<13:1> el<13:9>
        n<> u<47> t<ENDPACKAGE> p<48> l<16:1> el<16:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:1:1: No timescale set for "pack".
[INF:CP0300] Compilation...
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:6:1: Compile class "pack::Base".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:9:1: Compile class "pack::uvm_port_base1".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:12:1: Compile class "pack::uvm_port_base2".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:3:1: Compile class "pack::uvm_void".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              4
ClassTypespec                                          2
Design                                                 1
Extends                                                2
Package                                                1
RefTypespec                                            4
TypeParameter                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:pack
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_void
    |vpiFullName:pack::uvm_void
  |vpiInternalScope:
  \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:Base
    |vpiFullName:pack::Base
    |vpiDerivedClasses:
    \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
      |vpiParent:
      \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
      |vpiName:uvm_port_base2
      |vpiFullName:pack::uvm_port_base2
      |vpiParameter:
      \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
        |vpiName:IF
        |vpiFullName:pack::uvm_port_base2::IF
        |vpiTypespec:
        \_RefTypespec: (pack::uvm_port_base2::IF::uvm_void), line:12:32, endln:12:40
          |vpiParent:
          \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
          |vpiName:uvm_void
          |vpiFullName:pack::uvm_port_base2::IF::uvm_void
          |vpiActual:
          \_ClassTypespec: (uvm_void), line:12:32, endln:12:40
      |vpiTypedef:
      \_ClassTypespec: (uvm_void), line:12:32, endln:12:40
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
        |vpiName:uvm_void
        |vpiClassDefn:
        \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
      |vpiTypedef:
      \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
      |vpiTypedef:
      \_ClassTypespec: (Base), line:12:50, endln:12:54
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
        |vpiName:Base
        |vpiClassDefn:
        \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
      |vpiImportTypespec:
      \_ClassTypespec: (uvm_void), line:12:32, endln:12:40
      |vpiImportTypespec:
      \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
      |vpiImportTypespec:
      \_ClassTypespec: (Base), line:12:50, endln:12:54
      |vpiExtends:
      \_Extends: , line:12:50, endln:12:54
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
        |vpiClassTypespec:
        \_RefTypespec: (pack::uvm_port_base2::Base), line:12:50, endln:12:54
          |vpiParent:
          \_Extends: , line:12:50, endln:12:54
          |vpiName:Base
          |vpiFullName:pack::uvm_port_base2::Base
          |vpiActual:
          \_ClassTypespec: (Base), line:12:50, endln:12:54
      |vpiClassTypespec:
      \_ClassTypespec: (uvm_void), line:12:32, endln:12:40
      |vpiClassTypespec:
      \_ClassTypespec: (Base), line:12:50, endln:12:54
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_port_base1
    |vpiFullName:pack::uvm_port_base1
    |vpiParameter:
    \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
      |vpiName:IF
      |vpiFullName:pack::uvm_port_base1::IF
      |vpiTypespec:
      \_RefTypespec: (pack::uvm_port_base1::IF::uvm_void), line:9:40, endln:9:48
        |vpiParent:
        \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
        |vpiName:uvm_void
        |vpiFullName:pack::uvm_port_base1::IF::uvm_void
        |vpiActual:
        \_ClassTypespec: (uvm_void), line:9:40, endln:9:48
    |vpiTypedef:
    \_ClassTypespec: (uvm_void), line:9:40, endln:9:48
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
      |vpiName:uvm_void
      |vpiClassDefn:
      \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
    |vpiTypedef:
    \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
    |vpiImportTypespec:
    \_ClassTypespec: (uvm_void), line:9:40, endln:9:48
    |vpiImportTypespec:
    \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
    |vpiVirtual:1
    |vpiExtends:
    \_Extends: , line:9:58, endln:9:60
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
      |vpiClassTypespec:
      \_RefTypespec: (pack::uvm_port_base1::IF), line:9:58, endln:9:60
        |vpiParent:
        \_Extends: , line:9:58, endln:9:60
        |vpiName:IF
        |vpiFullName:pack::uvm_port_base1::IF
        |vpiActual:
        \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
    |vpiClassTypespec:
    \_ClassTypespec: (uvm_void), line:9:40, endln:9:48
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
  |vpiImportTypespec:
  \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
  |vpiDefName:pack
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
  |vpiClassDefn:
  \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
