<def f='llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h' l='128' ll='130' type='void llvm::ISD::ArgFlagsTy::setInConsecutiveRegsLast(bool Flag = true)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='1897' u='c' c='_ZN4llvm19SelectionDAGBuilder8visitRetERKNS_10ReturnInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9238' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9440' u='c' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9952' u='c' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp' l='54' u='c' c='_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp' l='77' u='c' c='_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='271' u='c' c='_ZNK4llvm19AArch64CallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERKNS_10DataLayoutERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='318' u='c' c='_ZNK4llvm18AMDGPUCallLowering17splitToValueTypesERNS_16MachineIRBuilderERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS4_EERKNS_10DataLayoutEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='225' u='c' c='_ZNK4llvm15ARMCallLowering17splitToValueTypesERKNS_12CallLowering7ArgInfoERNS_15SmallVectorImplIS2_EERNS_15MachineFunctionE'/>
