$date
	Tue Apr 01 17:31:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ham_decoder_tb $end
$var wire 4 ! p [3:0] $end
$var wire 4 " c [3:0] $end
$var reg 7 # e [6:0] $end
$scope module uut $end
$var wire 4 $ c [3:0] $end
$var wire 7 % e [6:0] $end
$var wire 4 & p [3:0] $end
$var wire 7 ' corrected_e [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1100110 '
b101 &
b1110110 %
b10 $
b1110110 #
b10 "
b101 !
$end
#10000
b0 !
b0 &
b1100110 #
b1100110 %
#20000
b1110 "
b1110 $
b0 !
b0 &
b111 '
b111 #
b111 %
#30000
