{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 27 15:32:22 2025 " "Info: Processing started: Sat Dec 27 15:32:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MEM -c MEM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MEM -c MEM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source memory \"lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M512_X24_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M512_X24_Y1 0 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X24_Y1; Fanout = 0; MEM Node = 'lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.289 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.413 ns) 2.289 ns lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M512_X24_Y1 0 " "Info: 3: + IC(0.679 ns) + CELL(0.413 ns) = 2.289 ns; Loc. = M512_X24_Y1; Fanout = 0; MEM Node = 'lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.35 % ) " "Info: Total cell delay = 1.267 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 44.65 % ) " "Info: Total interconnect delay = 1.022 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.335 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.459 ns) 2.335 ns lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X24_Y1 1 " "Info: 3: + IC(0.679 ns) + CELL(0.459 ns) = 2.335 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.23 % ) " "Info: Total cell delay = 1.313 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.77 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 CS clock 4.204 ns memory " "Info: tsu for memory \"lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"CS\", clock pin = \"clock\") is 4.204 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.514 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns CS 1 PIN PIN_V18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 2; PIN Node = 'CS'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 384 48 216 400 "CS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.349 ns) + CELL(0.366 ns) 5.535 ns inst1 2 COMB LCCOMB_X25_Y1_N2 6 " "Info: 2: + IC(4.349 ns) + CELL(0.366 ns) = 5.535 ns; Loc. = LCCOMB_X25_Y1_N2; Fanout = 6; COMB Node = 'inst1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.715 ns" { CS inst1 } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 184 456 520 232 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.440 ns) 6.514 ns lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X24_Y2 8 " "Info: 3: + IC(0.539 ns) + CELL(0.440 ns) = 6.514 ns; Loc. = M512_X24_Y2; Fanout = 8; MEM Node = 'lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { inst1 lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 24.96 % ) " "Info: Total cell delay = 1.626 ns ( 24.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 75.04 % ) " "Info: Total interconnect delay = 4.888 ns ( 75.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { CS inst1 lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.514 ns" { CS {} CS~combout {} inst1 {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 4.349ns 0.539ns } { 0.000ns 0.820ns 0.366ns 0.440ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.332 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.458 ns) 2.332 ns lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X24_Y2 8 " "Info: 3: + IC(0.677 ns) + CELL(0.458 ns) = 2.332 ns; Loc. = M512_X24_Y2; Fanout = 8; MEM Node = 'lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { clock~clkctrl lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.26 % ) " "Info: Total cell delay = 1.312 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.020 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { CS inst1 lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.514 ns" { CS {} CS~combout {} inst1 {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 4.349ns 0.539ns } { 0.000ns 0.820ns 0.366ns 0.440ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Q\[2\] lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 8.365 ns memory " "Info: tco from clock \"clock\" to destination pin \"Q\[2\]\" through memory \"lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0\" is 8.365 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.332 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.458 ns) 2.332 ns lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M512_X24_Y2 8 " "Info: 3: + IC(0.677 ns) + CELL(0.458 ns) = 2.332 ns; Loc. = M512_X24_Y2; Fanout = 8; MEM Node = 'lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { clock~clkctrl lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.26 % ) " "Info: Total cell delay = 1.312 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.020 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.893 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M512_X24_Y2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X24_Y2; Fanout = 8; MEM Node = 'lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_c981.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|q_a\[2\] 2 MEM M512_X24_Y2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X24_Y2; Fanout = 1; MEM Node = 'lpm_rom0:ROM\|altsyncram:altsyncram_component\|altsyncram_c981:auto_generated\|q_a\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_c981.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_c981.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.053 ns) 2.346 ns MEM_lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0 3 COMB LCCOMB_X25_Y1_N26 1 " "Info: 3: + IC(0.500 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 1; COMB Node = 'MEM_lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[2] MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/mux_unc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(2.144 ns) 5.893 ns Q\[2\] 4 PIN PIN_V4 0 " "Info: 4: + IC(1.403 ns) + CELL(2.144 ns) = 5.893 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 Q[2] } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 208 1008 1184 224 "Q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.990 ns ( 67.71 % ) " "Info: Total cell delay = 3.990 ns ( 67.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.903 ns ( 32.29 % ) " "Info: Total interconnect delay = 1.903 ns ( 32.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[2] MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 Q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[2] {} MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 {} Q[2] {} } { 0.000ns 0.000ns 0.500ns 1.403ns } { 0.000ns 1.793ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.893 ns" { lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[2] MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 Q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.893 ns" { lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[2] {} MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 {} Q[2] {} } { 0.000ns 0.000ns 0.500ns 1.403ns } { 0.000ns 1.793ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[6\] Q\[2\] 8.705 ns Longest " "Info: Longest tpd from source pin \"A\[6\]\" to destination pin \"Q\[2\]\" is 8.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns A\[6\] 1 PIN PIN_W3 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 10; PIN Node = 'A\[6\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 224 48 216 240 "A\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.992 ns) + CELL(0.346 ns) 5.158 ns MEM_lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X25_Y1_N26 1 " "Info: 2: + IC(3.992 ns) + CELL(0.346 ns) = 5.158 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 1; COMB Node = 'MEM_lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.338 ns" { A[6] MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/mux_unc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(2.144 ns) 8.705 ns Q\[2\] 3 PIN PIN_V4 0 " "Info: 3: + IC(1.403 ns) + CELL(2.144 ns) = 8.705 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'Q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 Q[2] } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 208 1008 1184 224 "Q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.310 ns ( 38.02 % ) " "Info: Total cell delay = 3.310 ns ( 38.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.395 ns ( 61.98 % ) " "Info: Total interconnect delay = 5.395 ns ( 61.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.705 ns" { A[6] MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 Q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.705 ns" { A[6] {} A[6]~combout {} MEM_lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 {} Q[2] {} } { 0.000ns 0.000ns 3.992ns 1.403ns } { 0.000ns 0.820ns 0.346ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg5 D\[5\] clock -2.127 ns memory " "Info: th for memory \"lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg5\" (data pin = \"D\[5\]\", clock pin = \"clock\") is -2.127 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.335 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 344 48 216 360 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.459 ns) 2.335 ns lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M512_X24_Y1 1 " "Info: 3: + IC(0.679 ns) + CELL(0.459 ns) = 2.335 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.23 % ) " "Info: Total cell delay = 1.313 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 43.77 % ) " "Info: Total interconnect delay = 1.022 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.665 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns D\[5\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'D\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "MEM.bdf" "" { Schematic "C:/Users/29817/Desktop/Quartus/MEM/MEM.bdf" { { 264 48 216 280 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.134 ns) 4.665 ns lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg5 2 MEM M512_X24_Y1 1 " "Info: 2: + IC(3.759 ns) + CELL(0.134 ns) = 4.665 ns; Loc. = M512_X24_Y1; Fanout = 1; MEM Node = 'lpm_ram_dq0:RAM\|altsyncram:altsyncram_component\|altsyncram_3kb1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.893 ns" { D[5] lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_3kb1.tdf" "" { Text "C:/Users/29817/Desktop/Quartus/MEM/db/altsyncram_3kb1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.906 ns ( 19.42 % ) " "Info: Total cell delay = 0.906 ns ( 19.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.759 ns ( 80.58 % ) " "Info: Total interconnect delay = 3.759 ns ( 80.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { D[5] lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.665 ns" { D[5] {} D[5]~combout {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 3.759ns } { 0.000ns 0.772ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clock clock~clkctrl lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { D[5] lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.665 ns" { D[5] {} D[5]~combout {} lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 3.759ns } { 0.000ns 0.772ns 0.134ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 27 15:32:24 2025 " "Info: Processing ended: Sat Dec 27 15:32:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
