/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  wire [15:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = !(celloutsig_1_9z[1] ? celloutsig_1_5z[0] : celloutsig_1_9z[6]);
  assign celloutsig_0_16z = !(celloutsig_0_11z ? celloutsig_0_2z : celloutsig_0_10z[0]);
  assign celloutsig_0_7z = ~celloutsig_0_2z;
  assign celloutsig_0_29z = ~celloutsig_0_12z;
  assign celloutsig_0_15z = ~((celloutsig_0_7z | celloutsig_0_11z) & celloutsig_0_4z[9]);
  assign celloutsig_0_3z = ~(in_data[47] ^ celloutsig_0_1z);
  assign celloutsig_0_9z = ~(in_data[29] ^ celloutsig_0_2z);
  assign celloutsig_1_0z = ~(in_data[183] ^ in_data[182]);
  assign celloutsig_0_5z = { in_data[65:52], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_4z[5:4], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_8z[10:1], celloutsig_0_11z } + { in_data[44:37], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_16z } + { celloutsig_0_17z[2], _00_[5:0] };
  assign celloutsig_1_3z = celloutsig_1_1z[4:1] + celloutsig_1_2z[6:3];
  reg [5:0] _13_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 6'h00;
    else _13_ <= { celloutsig_0_4z[8], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z };
  assign _00_[5:0] = _13_;
  assign celloutsig_0_10z = celloutsig_0_4z[4:1] & { celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_5z = in_data[136:130] % { 1'h1, celloutsig_1_4z[5:0] };
  assign celloutsig_0_14z = { celloutsig_0_5z[13:4], celloutsig_0_1z } % { 1'h1, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z, _00_[5:0], celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[162:156] * { in_data[157:152], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[90] ? { 1'h1, in_data[89:75] } : in_data[76:61];
  assign celloutsig_0_4z = - in_data[71:62];
  assign celloutsig_0_8z = - { celloutsig_0_5z[7:0], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_1z = - { in_data[185:182], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = in_data[40] & celloutsig_0_11z;
  assign celloutsig_0_2z = celloutsig_0_0z[3] & in_data[48];
  assign celloutsig_0_11z = | { celloutsig_0_6z, in_data[91:82] };
  assign celloutsig_1_11z = ~^ { in_data[171:162], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_9z[4:0], celloutsig_1_11z };
  assign celloutsig_0_1z = ~^ in_data[37:33];
  assign celloutsig_0_28z = ~^ { celloutsig_0_22z[6:5], celloutsig_0_18z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_1z } >> celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_3z - in_data[159:156];
  assign celloutsig_0_18z = celloutsig_0_4z[7:5] - { celloutsig_0_14z[5:4], celloutsig_0_7z };
  assign celloutsig_1_9z = celloutsig_1_8z[12:2] ^ in_data[146:136];
  assign celloutsig_0_6z = celloutsig_0_0z[4:2] ^ { celloutsig_0_5z[10:9], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[5:1], celloutsig_1_0z, celloutsig_1_2z } ^ { in_data[188:182], celloutsig_1_1z };
  assign celloutsig_1_19z = ~((celloutsig_1_8z[8] & celloutsig_1_0z) | celloutsig_1_17z);
  assign _00_[6] = celloutsig_0_17z[2];
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
