===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5298 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3166 ( 16.4%)    0.3166 ( 20.7%)  FIR Parser
    1.2857 ( 66.6%)    0.8839 ( 57.8%)  'firrtl.circuit' Pipeline
    0.0402 (  2.1%)    0.0402 (  2.6%)    CreateSiFiveMetadata
    0.1430 (  7.4%)    0.0791 (  5.2%)    'firrtl.module' Pipeline
    0.1254 (  6.5%)    0.0693 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0176 (  0.9%)    0.0098 (  0.6%)      LowerCHIRRTL
    0.0147 (  0.8%)    0.0147 (  1.0%)    InferWidths
    0.0586 (  3.0%)    0.0586 (  3.8%)    InferResets
    0.0018 (  0.1%)    0.0018 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0022 (  0.1%)    0.0022 (  0.1%)    PrefixModules
    0.1393 (  7.2%)    0.1393 (  9.1%)    LowerFIRRTLTypes
    0.7027 ( 36.4%)    0.3649 ( 23.9%)    'firrtl.module' Pipeline
    0.1028 (  5.3%)    0.0576 (  3.8%)      ExpandWhens
    0.5999 ( 31.1%)    0.3073 ( 20.1%)      Canonicalizer
    0.0255 (  1.3%)    0.0255 (  1.7%)    Inliner
    0.0325 (  1.7%)    0.0325 (  2.1%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1265 (  6.5%)    0.1265 (  8.3%)    'firrtl.module' Pipeline
    0.1265 (  6.5%)    0.1265 (  8.3%)      Canonicalizer
    0.1011 (  5.2%)    0.1011 (  6.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1366 (  7.1%)    0.1366 (  8.9%)  'hw.module' Pipeline
    0.0013 (  0.1%)    0.0013 (  0.1%)    HWCleanup
    0.0340 (  1.8%)    0.0340 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0805 (  4.2%)    0.0805 (  5.3%)    Canonicalizer
    0.0198 (  1.0%)    0.0198 (  1.3%)    PrettifyVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0082 (  0.4%)    0.0082 (  0.5%)  HWLegalizeNames
    0.0823 (  4.3%)    0.0823 (  5.4%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.9316 (100.0%)    1.5298 (100.0%)  Total

{
  totalTime: 1.541,
  maxMemory: 67563520
}
