// Seed: 373060433
module module_0 (
    input reg id_1,
    input id_2,
    input id_3,
    input id_4
);
  always id_3 <= id_1;
  logic id_5, id_6;
  assign id_1 = 1;
endmodule
