# End time: 13:06:55 on Apr 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/axelo/OneDrive/Skrivbord/Exjobb/GIT/Examensarbete/vunit_out/modelsim/modelsim.ini -wlf C:/Users/axelo/OneDrive/Skrivbord/Exjobb/GIT/Examensarbete/vunit_out/test_output/lib.tb_new_adjacent_residual.wave_064adc7b506b59ea46a8bf9bfdba44801acd557e/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_new_adjacent_residual(new_adjacent_residual_arch) -L vunit_lib -L lib -g/tb_new_adjacent_residual/runner_cfg="active python runner : true,enabled_test_cases : wave,output path : C::/Users/axelo/OneDrive/Skrivbord/Exjobb/GIT/Examensarbete/vunit_out/test_output/lib.tb_new_adjacent_residual.wave_064adc7b506b59ea46a8bf9bfdba44801acd557e/,tb path : C::/Users/axelo/OneDrive/Skrivbord/Exjobb/GIT/Examensarbete/VHDL/test/,use_color : true" 
# Start time: 13:06:55 on Apr 27,2024
# ** Warning: Design size of 26371 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at C:/Users/axelo/anaconda3/envs/prog2/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/axelo/anaconda3/envs/prog2/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
