// Seed: 2282174037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_8.id_7;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input wor id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply0 id_7,
    output wire id_8,
    input tri0 id_9,
    output tri id_10,
    output wand id_11,
    output tri0 id_12,
    output uwire id_13,
    output tri0 id_14
);
  parameter id_16 = -1;
  wor id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
  logic id_18;
  ;
  wire [1 : -1] id_19;
  assign #1 id_17 = 1'b0, id_13 = 1;
endmodule
