
*** Running vivado
    with args -log neuron.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source neuron.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source neuron.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 510.203 ; gain = 217.539
Command: read_checkpoint -auto_incremental -incremental {D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/utils_1/imports/synth_1/snn_rgb.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/utils_1/imports/synth_1/snn_rgb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top neuron__behave -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1341.168 ; gain = 439.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'neuron' [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'neuron' (0#1) [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_1_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_2_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_3_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_4_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_5_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_6_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_3_4_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element tmp_sum_5_6_reg was removed.  [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/sources_1/new/neuron.vhd:107]
WARNING: [Synth 8-7129] Port reset in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_0 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_1 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_2 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_3 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_4 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_5 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_6 in module neuron is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1448.238 ; gain = 546.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1448.238 ; gain = 546.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1448.238 ; gain = 546.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1448.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '13.47ns' specified for 'period'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:2]
WARNING: [Vivado 12-584] No ports matched 'clk_o'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:3]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_ports clk_o]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
WARNING: [Vivado 12-584] No ports matched '*_in*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {reset_n *_in*}]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:7]
WARNING: [Vivado 12-646] clock 'output_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock output_clk'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
WARNING: [Vivado 12-584] No ports matched '*_in*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {reset_n *_in*}]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:10]
WARNING: [Vivado 12-646] clock 'output_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:10]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock output_clk'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
WARNING: [Vivado 12-584] No ports matched '*_in*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
WARNING: [Vivado 12-646] clock 'input_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {reset_n *_in*}]'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led*'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:13]
WARNING: [Vivado 12-646] clock 'output_clk' not found. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock output_clk'. [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/Spiking_NN_RGB_FPGA/VHDL/snn_rgb.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1537.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1537.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.srcs/utils_1/imports/synth_1/snn_rgb.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_0 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_1 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_2 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_3 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_4 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_5 in module neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port sp_6 in module neuron is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:01:06 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:01:07 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:01:07 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:15 . Memory (MB): peak = 1537.270 ; gain = 635.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 1537.270 ; gain = 546.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:16 . Memory (MB): peak = 1537.270 ; gain = 635.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1537.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 80b182f5
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 42 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:40 . Memory (MB): peak = 1537.270 ; gain = 1023.141
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1537.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado Projects/Spiking-Neural-Network-on-FPGA/SNN-RGB/SNN-RGB.runs/synth_1/neuron.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file neuron_utilization_synth.rpt -pb neuron_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 00:14:42 2023...
