Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun 17 19:10:52 2021
| Host         : DESKTOP-DDRRTI4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_PDU_timing_summary_routed.rpt -pb CPU_PDU_timing_summary_routed.pb -rpx CPU_PDU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_PDU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/adata_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/b_EX_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ctrl_EX_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ctrl_EX_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ctrl_EX_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/ctrl_MEM_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ctrl_WB_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/ctrl_WB_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/ctrl_WB_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CPU/inst_ID_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_MEM_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_MEM_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_MEM_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_MEM_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_MEM_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_WB_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_WB_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_WB_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_WB_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: CPU/rd_WB_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/rs1_EX_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/rs1_EX_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/rs1_EX_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/rs1_EX_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/rs1_EX_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/rs2_EX_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/rs2_EX_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/rs2_EX_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/rs2_EX_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/rs2_EX_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/wdata_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CPU/y_MEM_reg[9]/Q (HIGH)

 There are 1809 register/latch pins with no clock driven by root clock pin: pdu_pl_0511/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5865 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.597        0.000                      0                   50        0.192        0.000                      0                   50        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.597        0.000                      0                   50        0.192        0.000                      0                   50        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.597ns  (required time - arrival time)
  Source:                 pdu_pl_0511/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.828ns (24.345%)  route 2.573ns (75.655%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X48Y112        FDCE                                         r  pdu_pl_0511/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDCE (Prop_fdce_C_Q)         0.456     5.672 r  pdu_pl_0511/cnt_ah_plr_reg[0]/Q
                         net (fo=19, routed)          1.631     7.304    pdu_pl_0511/cnt_ah_plr_reg[0]_0
    SLICE_X45Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.428 r  pdu_pl_0511/cnt_al_plr[2]_i_4/O
                         net (fo=31, routed)          0.634     8.062    pdu_pl_0511/cnt_al_plr[2]_i_4_n_3
    SLICE_X50Y113        LUT6 (Prop_lut6_I0_O)        0.124     8.186 r  pdu_pl_0511/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.307     8.493    pdu_pl_0511/cnt_al_plr[2]_i_2_n_3
    SLICE_X50Y112        LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  pdu_pl_0511/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.617    pdu_pl_0511/cnt_al_plr[2]_i_1_n_3
    SLICE_X50Y112        FDCE                                         r  pdu_pl_0511/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.491    14.913    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X50Y112        FDCE                                         r  pdu_pl_0511/cnt_al_plr_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X50Y112        FDCE (Setup_fdce_C_D)        0.077    15.214    pdu_pl_0511/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  6.597    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 pdu_pl_0511/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.704ns (21.169%)  route 2.622ns (78.831%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X48Y112        FDCE                                         r  pdu_pl_0511/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDCE (Prop_fdce_C_Q)         0.456     5.672 f  pdu_pl_0511/cnt_ah_plr_reg[0]/Q
                         net (fo=19, routed)          1.631     7.304    pdu_pl_0511/cnt_ah_plr_reg[0]_0
    SLICE_X45Y114        LUT2 (Prop_lut2_I0_O)        0.124     7.428 f  pdu_pl_0511/cnt_al_plr[2]_i_4/O
                         net (fo=31, routed)          0.990     8.418    pdu_pl_0511/cnt_al_plr[2]_i_4_n_3
    SLICE_X49Y113        LUT6 (Prop_lut6_I0_O)        0.124     8.542 r  pdu_pl_0511/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.542    pdu_pl_0511/cnt_al_plr[1]_i_1_n_3
    SLICE_X49Y113        FDCE                                         r  pdu_pl_0511/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.492    14.914    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y113        FDCE                                         r  pdu_pl_0511/cnt_al_plr_reg[1]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X49Y113        FDCE (Setup_fdce_C_D)        0.031    15.186    pdu_pl_0511/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 pdu_pl_0511/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.839ns (29.164%)  route 2.038ns (70.836%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 f  pdu_pl_0511/step_r_reg/Q
                         net (fo=14, routed)          1.056     6.691    pdu_pl_0511/step_r
    SLICE_X48Y112        LUT2 (Prop_lut2_I0_O)        0.296     6.987 f  pdu_pl_0511/check_r[1]_i_2/O
                         net (fo=7, routed)           0.603     7.590    pdu_pl_0511/step_p__0
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  pdu_pl_0511/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.379     8.093    pdu_pl_0511/p_0_in[2]
    SLICE_X49Y112        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.493    14.915    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y112        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[2]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X49Y112        FDCE (Setup_fdce_C_D)       -0.062    15.094    pdu_pl_0511/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 pdu_pl_0511/in_2r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.704ns (24.546%)  route 2.164ns (75.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/in_2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  pdu_pl_0511/in_2r_reg[0]/Q
                         net (fo=8, routed)           0.836     6.509    pdu_pl_0511/in_2r_reg_n_3_[0]
    SLICE_X49Y112        LUT2 (Prop_lut2_I0_O)        0.124     6.633 r  pdu_pl_0511/cnt_al_plr[2]_i_3/O
                         net (fo=5, routed)           0.987     7.620    pdu_pl_0511/next_pn__0
    SLICE_X50Y112        LUT6 (Prop_lut6_I3_O)        0.124     7.744 r  pdu_pl_0511/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.340     8.084    pdu_pl_0511/p_0_in[3]
    SLICE_X49Y112        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.493    14.915    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y112        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[3]/C
                         clock pessimism              0.276    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X49Y112        FDCE (Setup_fdce_C_D)       -0.061    15.095    pdu_pl_0511/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 pdu_pl_0511/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.839ns (29.118%)  route 2.042ns (70.882%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 f  pdu_pl_0511/step_r_reg/Q
                         net (fo=14, routed)          1.056     6.691    pdu_pl_0511/step_r
    SLICE_X48Y112        LUT2 (Prop_lut2_I0_O)        0.296     6.987 f  pdu_pl_0511/check_r[1]_i_2/O
                         net (fo=7, routed)           0.987     7.974    pdu_pl_0511/step_p__0
    SLICE_X49Y113        LUT3 (Prop_lut3_I0_O)        0.124     8.098 r  pdu_pl_0511/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.098    pdu_pl_0511/cnt_al_plr[0]_i_1_n_3
    SLICE_X49Y113        FDCE                                         r  pdu_pl_0511/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.492    14.914    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y113        FDCE                                         r  pdu_pl_0511/cnt_al_plr_reg[0]/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X49Y113        FDCE (Setup_fdce_C_D)        0.029    15.184    pdu_pl_0511/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 pdu_pl_0511/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.839ns (32.688%)  route 1.728ns (67.312%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 f  pdu_pl_0511/step_r_reg/Q
                         net (fo=14, routed)          1.056     6.691    pdu_pl_0511/step_r
    SLICE_X48Y112        LUT2 (Prop_lut2_I0_O)        0.296     6.987 f  pdu_pl_0511/check_r[1]_i_2/O
                         net (fo=7, routed)           0.672     7.659    pdu_pl_0511/step_p__0
    SLICE_X48Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.783 r  pdu_pl_0511/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.783    pdu_pl_0511/check_r[1]_i_1_n_3
    SLICE_X48Y110        FDCE                                         r  pdu_pl_0511/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495    14.917    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X48Y110        FDCE                                         r  pdu_pl_0511/check_r_reg[1]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X48Y110        FDCE (Setup_fdce_C_D)        0.029    15.187    pdu_pl_0511/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 pdu_pl_0511/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.082%)  route 1.452ns (66.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 f  pdu_pl_0511/step_2r_reg/Q
                         net (fo=13, routed)          0.890     6.526    pdu_pl_0511/step_2r
    SLICE_X48Y112        LUT6 (Prop_lut6_I4_O)        0.299     6.825 r  pdu_pl_0511/cnt_m_rf[4]_i_1/O
                         net (fo=9, routed)           0.562     7.387    pdu_pl_0511/cnt_m_rf[4]_i_1_n_3
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.916    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[0]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X49Y111        FDCE (Setup_fdce_C_CE)      -0.205    14.952    pdu_pl_0511/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 pdu_pl_0511/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_m_rf_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.082%)  route 1.452ns (66.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 f  pdu_pl_0511/step_2r_reg/Q
                         net (fo=13, routed)          0.890     6.526    pdu_pl_0511/step_2r
    SLICE_X48Y112        LUT6 (Prop_lut6_I4_O)        0.299     6.825 r  pdu_pl_0511/cnt_m_rf[4]_i_1/O
                         net (fo=9, routed)           0.562     7.387    pdu_pl_0511/cnt_m_rf[4]_i_1_n_3
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.916    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[0]_rep/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X49Y111        FDCE (Setup_fdce_C_CE)      -0.205    14.952    pdu_pl_0511/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 pdu_pl_0511/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_m_rf_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.082%)  route 1.452ns (66.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 f  pdu_pl_0511/step_2r_reg/Q
                         net (fo=13, routed)          0.890     6.526    pdu_pl_0511/step_2r
    SLICE_X48Y112        LUT6 (Prop_lut6_I4_O)        0.299     6.825 r  pdu_pl_0511/cnt_m_rf[4]_i_1/O
                         net (fo=9, routed)           0.562     7.387    pdu_pl_0511/cnt_m_rf[4]_i_1_n_3
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.916    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X49Y111        FDCE (Setup_fdce_C_CE)      -0.205    14.952    pdu_pl_0511/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 pdu_pl_0511/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_m_rf_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.082%)  route 1.452ns (66.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.614     5.216    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.419     5.635 f  pdu_pl_0511/step_2r_reg/Q
                         net (fo=13, routed)          0.890     6.526    pdu_pl_0511/step_2r
    SLICE_X48Y112        LUT6 (Prop_lut6_I4_O)        0.299     6.825 r  pdu_pl_0511/cnt_m_rf[4]_i_1/O
                         net (fo=9, routed)           0.562     7.387    pdu_pl_0511/cnt_m_rf[4]_i_1_n_3
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.916    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y111        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[1]_rep__1/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X49Y111        FDCE (Setup_fdce_C_CE)      -0.205    14.952    pdu_pl_0511/cnt_m_rf_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pdu_pl_0511/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.119%)  route 0.113ns (37.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.477    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  pdu_pl_0511/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pdu_pl_0511/valid_2r_reg/Q
                         net (fo=2, routed)           0.113     1.732    pdu_pl_0511/valid_2r
    SLICE_X48Y110        LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  pdu_pl_0511/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    pdu_pl_0511/check_r[1]_i_1_n_3
    SLICE_X48Y110        FDCE                                         r  pdu_pl_0511/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.829     1.994    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X48Y110        FDCE                                         r  pdu_pl_0511/check_r_reg[1]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X48Y110        FDCE (Hold_fdce_C_D)         0.091     1.584    pdu_pl_0511/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pdu_pl_0511/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.332%)  route 0.134ns (48.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pdu_pl_0511/in_r_reg[1]/Q
                         net (fo=5, routed)           0.134     1.751    pdu_pl_0511/in_r_reg[4]_0[1]
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/in_2r_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X47Y112        FDRE (Hold_fdre_C_D)         0.047     1.523    pdu_pl_0511/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pdu_pl_0511/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.153%)  route 0.160ns (45.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pdu_pl_0511/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.160     1.777    pdu_pl_0511/in_2r_reg_n_3_[1]
    SLICE_X48Y112        LUT5 (Prop_lut5_I3_O)        0.048     1.825 r  pdu_pl_0511/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    pdu_pl_0511/cnt_ah_plr[0]_i_1_n_3
    SLICE_X48Y112        FDCE                                         r  pdu_pl_0511/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X48Y112        FDCE                                         r  pdu_pl_0511/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)         0.105     1.596    pdu_pl_0511/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pdu_pl_0511/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.637%)  route 0.135ns (51.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  pdu_pl_0511/valid_r_reg/Q
                         net (fo=4, routed)           0.135     1.740    pdu_pl_0511/valid_r
    SLICE_X47Y110        FDRE                                         r  pdu_pl_0511/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.829     1.994    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  pdu_pl_0511/valid_2r_reg/C
                         clock pessimism             -0.500     1.493    
    SLICE_X47Y110        FDRE (Hold_fdre_C_D)         0.017     1.510    pdu_pl_0511/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 pdu_pl_0511/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.601%)  route 0.161ns (46.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X47Y112        FDRE                                         r  pdu_pl_0511/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pdu_pl_0511/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.161     1.778    pdu_pl_0511/in_2r_reg_n_3_[1]
    SLICE_X48Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.823 r  pdu_pl_0511/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    pdu_pl_0511/cnt_ah_plr[1]_i_1_n_3
    SLICE_X48Y112        FDCE                                         r  pdu_pl_0511/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X48Y112        FDCE                                         r  pdu_pl_0511/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X48Y112        FDCE (Hold_fdce_C_D)         0.092     1.583    pdu_pl_0511/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pdu_pl_0511/clk_cpu_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X50Y110        FDCE                                         r  pdu_pl_0511/clk_cpu_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDCE (Prop_fdce_C_Q)         0.164     1.640 f  pdu_pl_0511/clk_cpu_r_reg/Q
                         net (fo=2, routed)           0.175     1.816    pdu_pl_0511/clk_cpu
    SLICE_X50Y110        LUT4 (Prop_lut4_I0_O)        0.045     1.861 r  pdu_pl_0511/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.861    pdu_pl_0511/clk_cpu_r_i_1_n_3
    SLICE_X50Y110        FDCE                                         r  pdu_pl_0511/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X50Y110        FDCE                                         r  pdu_pl_0511/clk_cpu_r_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X50Y110        FDCE (Hold_fdce_C_D)         0.120     1.596    pdu_pl_0511/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pdu_pl_0511/cnt_m_rf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y112        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  pdu_pl_0511/cnt_m_rf_reg[4]/Q
                         net (fo=191, routed)         0.172     1.789    pdu_pl_0511/dpra[4]
    SLICE_X49Y112        LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  pdu_pl_0511/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    pdu_pl_0511/p_0_in[4]
    SLICE_X49Y112        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.827     1.992    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X49Y112        FDCE                                         r  pdu_pl_0511/cnt_m_rf_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X49Y112        FDCE (Hold_fdce_C_D)         0.092     1.568    pdu_pl_0511/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_pl_0511/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.557     1.476    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X28Y120        FDCE                                         r  pdu_pl_0511/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  pdu_pl_0511/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.739    pdu_pl_0511/cnt_reg_n_3_[6]
    SLICE_X28Y120        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  pdu_pl_0511/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    pdu_pl_0511/cnt_reg[4]_i_1_n_8
    SLICE_X28Y120        FDCE                                         r  pdu_pl_0511/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.825     1.990    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X28Y120        FDCE                                         r  pdu_pl_0511/cnt_reg[6]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X28Y120        FDCE (Hold_fdce_C_D)         0.105     1.581    pdu_pl_0511/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_pl_0511/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.475    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X28Y121        FDCE                                         r  pdu_pl_0511/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y121        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  pdu_pl_0511/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.738    pdu_pl_0511/cnt_reg_n_3_[10]
    SLICE_X28Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  pdu_pl_0511/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    pdu_pl_0511/cnt_reg[8]_i_1_n_8
    SLICE_X28Y121        FDCE                                         r  pdu_pl_0511/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.989    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X28Y121        FDCE                                         r  pdu_pl_0511/cnt_reg[10]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X28Y121        FDCE (Hold_fdce_C_D)         0.105     1.580    pdu_pl_0511/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu_pl_0511/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu_pl_0511/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.558     1.477    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  pdu_pl_0511/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  pdu_pl_0511/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.740    pdu_pl_0511/cnt_reg_n_3_[2]
    SLICE_X28Y119        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  pdu_pl_0511/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    pdu_pl_0511/cnt_reg[0]_i_1_n_8
    SLICE_X28Y119        FDCE                                         r  pdu_pl_0511/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.826     1.991    pdu_pl_0511/clk_IBUF_BUFG
    SLICE_X28Y119        FDCE                                         r  pdu_pl_0511/cnt_reg[2]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X28Y119        FDCE (Hold_fdce_C_D)         0.105     1.582    pdu_pl_0511/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y110   pdu_pl_0511/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y110   pdu_pl_0511/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y110   pdu_pl_0511/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y112   pdu_pl_0511/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y112   pdu_pl_0511/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y113   pdu_pl_0511/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y113   pdu_pl_0511/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y112   pdu_pl_0511/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y111   pdu_pl_0511/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y125   pdu_pl_0511/out1_r_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y125   pdu_pl_0511/out1_r_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y125   pdu_pl_0511/out1_r_reg[26]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X39Y124   pdu_pl_0511/out1_r_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y124   pdu_pl_0511/out1_r_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X41Y124   pdu_pl_0511/out1_r_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y112   pdu_pl_0511/cnt_al_plr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y121   pdu_pl_0511/in_r_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y121   pdu_pl_0511/out1_r_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X37Y121   pdu_pl_0511/out1_r_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y110   pdu_pl_0511/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y112   pdu_pl_0511/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y112   pdu_pl_0511/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y113   pdu_pl_0511/cnt_al_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y113   pdu_pl_0511/cnt_al_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y112   pdu_pl_0511/cnt_m_rf_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y112   pdu_pl_0511/cnt_m_rf_reg[1]_rep/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y112   pdu_pl_0511/cnt_m_rf_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y112   pdu_pl_0511/cnt_m_rf_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y112   pdu_pl_0511/cnt_m_rf_reg[4]/C



