This is a project for ECE--363-01-SP-2023 - Logic & Computer Design.
It is a MIPS CPU, with a custom instruction set. 

I plan to include the Verilog file(s), documentation, a custom compiler, and a ModelSim testbench.