<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3684" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3684{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3684{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3684{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3684{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t5_3684{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3684{left:69px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3684{left:69px;bottom:1020px;}
#t8_3684{left:95px;bottom:1024px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#t9_3684{left:95px;bottom:1007px;letter-spacing:-0.19px;word-spacing:-0.38px;}
#ta_3684{left:95px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3684{left:95px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3684{left:69px;bottom:947px;}
#td_3684{left:95px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3684{left:95px;bottom:933px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#tf_3684{left:69px;bottom:907px;}
#tg_3684{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3684{left:69px;bottom:884px;}
#ti_3684{left:95px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3684{left:95px;bottom:871px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_3684{left:69px;bottom:846px;letter-spacing:-0.17px;word-spacing:-0.99px;}
#tl_3684{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3684{left:69px;bottom:805px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#tn_3684{left:69px;bottom:788px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#to_3684{left:69px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tp_3684{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tq_3684{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_3684{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3684{left:69px;bottom:704px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tt_3684{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_3684{left:69px;bottom:368px;letter-spacing:0.14px;}
#tv_3684{left:151px;bottom:368px;letter-spacing:0.15px;word-spacing:0.02px;}
#tw_3684{left:69px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tx_3684{left:69px;bottom:328px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ty_3684{left:69px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3684{left:69px;bottom:294px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t10_3684{left:69px;bottom:277px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t11_3684{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t12_3684{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_3684{left:69px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3684{left:69px;bottom:202px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t15_3684{left:69px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3684{left:69px;bottom:169px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t17_3684{left:69px;bottom:152px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t18_3684{left:69px;bottom:135px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t19_3684{left:69px;bottom:111px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1a_3684{left:83px;bottom:418px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1b_3684{left:184px;bottom:418px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1c_3684{left:257px;bottom:622px;word-spacing:0.22px;}
#t1d_3684{left:244px;bottom:536px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1e_3684{left:206px;bottom:476px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1f_3684{left:330px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.31px;}
#t1g_3684{left:241px;bottom:592px;letter-spacing:-0.15px;word-spacing:-0.26px;}
#t1h_3684{left:337px;bottom:536px;letter-spacing:0.11px;}
#t1i_3684{left:512px;bottom:536px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1j_3684{left:474px;bottom:476px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1k_3684{left:598px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.31px;}
#t1l_3684{left:509px;bottom:592px;letter-spacing:-0.14px;word-spacing:-0.26px;}
#t1m_3684{left:605px;bottom:536px;letter-spacing:0.11px;}
#t1n_3684{left:537px;bottom:624px;letter-spacing:-0.03px;word-spacing:0.15px;}

.s1_3684{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3684{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3684{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3684{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3684{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3684{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3684{font-size:12px;font-family:Arial_b5v;color:#000;}
.s8_3684{font-size:11px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3684" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3684Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3684" style="-webkit-user-select: none;"><object width="935" height="1210" data="3684/3684.svg" type="image/svg+xml" id="pdf3684" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3684" class="t s1_3684">18-52 </span><span id="t2_3684" class="t s1_3684">Vol. 3B </span>
<span id="t3_3684" class="t s2_3684">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3684" class="t s3_3684">Software can determine which levels are supported in a given platform programmatically using CPUID as described </span>
<span id="t5_3684" class="t s3_3684">in the following sections. </span>
<span id="t6_3684" class="t s3_3684">The CAT mechanisms defined in this document provide the following key features: </span>
<span id="t7_3684" class="t s4_3684">• </span><span id="t8_3684" class="t s3_3684">A mechanism to enumerate platform Cache Allocation Technology capabilities and available resource types that </span>
<span id="t9_3684" class="t s3_3684">provides CAT control capabilities. For implementations that support Cache Allocation Technology, CPUID </span>
<span id="ta_3684" class="t s3_3684">provides enumeration support to query which levels of the cache hierarchy are supported and specific CAT </span>
<span id="tb_3684" class="t s3_3684">capabilities, such as the max allocation bitmask size, </span>
<span id="tc_3684" class="t s4_3684">• </span><span id="td_3684" class="t s3_3684">A mechanism for the OS or Hypervisor to configure the amount of a resource available to a particular Class of </span>
<span id="te_3684" class="t s3_3684">Service via a list of allocation bitmasks, </span>
<span id="tf_3684" class="t s4_3684">• </span><span id="tg_3684" class="t s3_3684">Mechanisms for the OS or Hypervisor to signal the Class of Service to which an application belongs, and </span>
<span id="th_3684" class="t s4_3684">• </span><span id="ti_3684" class="t s3_3684">Hardware mechanisms to guide the LLC fill policy when an application has been designated to belong to a </span>
<span id="tj_3684" class="t s3_3684">specific Class of Service. </span>
<span id="tk_3684" class="t s3_3684">Note that for many usages, an OS or Hypervisor may not want to expose Cache Allocation Technology mechanisms </span>
<span id="tl_3684" class="t s3_3684">to Ring3 software or virtualized guests. </span>
<span id="tm_3684" class="t s3_3684">The Cache Allocation Technology feature enables more cache resources (i.e., cache space) to be made available for </span>
<span id="tn_3684" class="t s3_3684">high priority applications based on guidance from the execution environment as shown in Figure 18-26. The archi- </span>
<span id="to_3684" class="t s3_3684">tecture also allows dynamic resource reassignment during runtime to further optimize the performance of the high </span>
<span id="tp_3684" class="t s3_3684">priority application with minimal degradation to the low priority app. Additionally, resources can be rebalanced for </span>
<span id="tq_3684" class="t s3_3684">system throughput benefit across uses cases of OSes, VMMs, containers, and other scenarios by managing the </span>
<span id="tr_3684" class="t s3_3684">CPUID and MSR interfaces. This section describes the hardware and software support required in the platform </span>
<span id="ts_3684" class="t s3_3684">including what is required of the execution environment (i.e., OS/VMM) to support such resource control. Note that </span>
<span id="tt_3684" class="t s3_3684">in Figure 18-26 the L3 Cache is shown as an example resource. </span>
<span id="tu_3684" class="t s5_3684">18.19.2 </span><span id="tv_3684" class="t s5_3684">Cache Allocation Technology Architecture </span>
<span id="tw_3684" class="t s3_3684">The fundamental goal of Cache Allocation Technology is to enable resource allocation based on application priority </span>
<span id="tx_3684" class="t s3_3684">or Class of Service (COS or CLOS). The processor exposes a set of Classes of Service into which applications (or </span>
<span id="ty_3684" class="t s3_3684">individual threads) can be assigned. Cache allocation for the respective applications or threads is then restricted </span>
<span id="tz_3684" class="t s3_3684">based on the class with which they are associated. Each Class of Service can be configured using capacity bitmasks </span>
<span id="t10_3684" class="t s3_3684">(CBMs) which represent capacity and indicate the degree of overlap and isolation between classes. For each logical </span>
<span id="t11_3684" class="t s3_3684">processor there is a register exposed (referred to here as the IA32_PQR_ASSOC MSR or PQR) to allow the OS/VMM </span>
<span id="t12_3684" class="t s3_3684">to specify a COS when an application, thread or VM is scheduled. </span>
<span id="t13_3684" class="t s3_3684">The usage of Classes of Service (COS) are consistent across resources and a COS may have multiple resource </span>
<span id="t14_3684" class="t s3_3684">control attributes attached, which reduces software overhead at context swap time. Rather than adding new types </span>
<span id="t15_3684" class="t s3_3684">of COS tags per resource for instance, the COS management overhead is constant. Cache allocation for the indi- </span>
<span id="t16_3684" class="t s3_3684">cated application/thread/container/VM is then controlled automatically by the hardware based on the class and the </span>
<span id="t17_3684" class="t s3_3684">bitmask associated with that class. Bitmasks are configured via the IA32_resourceType_MASK_n MSRs, where </span>
<span id="t18_3684" class="t s3_3684">resourceType indicates a resource type (e.g., “L3” for the L3 cache) and “n” indicates a COS number. </span>
<span id="t19_3684" class="t s3_3684">The basic ingredients of Cache Allocation Technology are as follows: </span>
<span id="t1a_3684" class="t s6_3684">Figure 18-26. </span><span id="t1b_3684" class="t s6_3684">Cache Allocation Technology Enables Allocation of More Resources to High Priority Applications </span>
<span id="t1c_3684" class="t s7_3684">Without CAT </span>
<span id="t1d_3684" class="t s7_3684">Core 0 </span>
<span id="t1e_3684" class="t s8_3684">Shared LLC, Low priority got more cache </span>
<span id="t1f_3684" class="t s8_3684">Lo Pri App </span>
<span id="t1g_3684" class="t s8_3684">Hi Pri App </span>
<span id="t1h_3684" class="t s7_3684">Core 1 </span><span id="t1i_3684" class="t s7_3684">Core 0 </span>
<span id="t1j_3684" class="t s8_3684">Shared LLC, High priority got more cache </span>
<span id="t1k_3684" class="t s8_3684">Lo Pri App </span>
<span id="t1l_3684" class="t s8_3684">Hi Pri App </span>
<span id="t1m_3684" class="t s7_3684">Core 1 </span>
<span id="t1n_3684" class="t s7_3684">With CAT </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
