{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603458025322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603458025322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 08:00:25 2020 " "Processing started: Fri Oct 23 08:00:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603458025322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458025322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_final -c lab8_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_final -c lab8_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458025322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603458027275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603458027275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/lab8_soc_final.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/lab8_soc_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final " "Found entity 1: lab8_soc_final" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458047948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458047948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458047948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458047948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458047963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458047963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_irq_mapper " "Found entity 1: lab8_soc_final_irq_mapper" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458047963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458047963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0 " "Found entity 1: lab8_soc_final_mm_interconnect_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458047994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458047994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458047994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458047994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_final_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048088 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_final_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_final_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_final_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048135 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048135 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048135 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048135 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_final_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_final_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab8_soc_final_mm_interconnect_0_router_007_default_decode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048197 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_mm_interconnect_0_router_007 " "Found entity 2: lab8_soc_final_mm_interconnect_0_router_007" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_final_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_final_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_final_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048197 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_final_mm_interconnect_0_router_002" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_final_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_final_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_final_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603458048197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_final_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048213 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_mm_interconnect_0_router " "Found entity 2: lab8_soc_final_mm_interconnect_0_router" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_usb_rst " "Found entity 1: lab8_soc_final_usb_rst" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_usb_gpx " "Found entity 1: lab8_soc_final_usb_gpx" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_timer_0 " "Found entity 1: lab8_soc_final_timer_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_sysid_qsys_0 " "Found entity 1: lab8_soc_final_sysid_qsys_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_spi_0 " "Found entity 1: lab8_soc_final_spi_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_final_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048338 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_final_sdram_pll_stdsync_sv6" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048338 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_final_sdram_pll_altpll_vg92 " "Found entity 3: lab8_soc_final_sdram_pll_altpll_vg92" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048338 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_final_sdram_pll " "Found entity 4: lab8_soc_final_sdram_pll" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_sdram_input_efifo_module " "Found entity 1: lab8_soc_final_sdram_input_efifo_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048353 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_sdram " "Found entity 2: lab8_soc_final_sdram" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_onchip_memory2_0 " "Found entity 1: lab8_soc_final_onchip_memory2_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0 " "Found entity 1: lab8_soc_final_nios2_gen2_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_final_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_final_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_final_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_final_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_final_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_final_nios2_gen2_0_cpu" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_final_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_leds_pio " "Found entity 1: lab8_soc_final_leds_pio" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_keycode " "Found entity 1: lab8_soc_final_keycode" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_key " "Found entity 1: lab8_soc_final_key" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_final_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048526 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_final_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_final_jtag_uart_0_scfifo_w" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048526 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_final_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_final_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048526 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_final_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_final_jtag_uart_0_scfifo_r" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048526 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_final_jtag_uart_0 " "Found entity 5: lab8_soc_final_jtag_uart_0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_final_hex_digits_pio " "Found entity 1: lab8_soc_final_hex_digits_pio" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603458048557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458048572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458048572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(318) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603458048604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(328) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603458048604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(338) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603458048619 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_sdram.v(682) " "Verilog HDL or VHDL warning at lab8_soc_final_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603458048619 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_final_spi_0.v(402) " "Verilog HDL or VHDL warning at lab8_soc_final_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1603458048619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603458048869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab8.sv" "hex_driver4" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458048932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final lab8_soc_final:u0 " "Elaborating entity \"lab8_soc_final\" for hierarchy \"lab8_soc_final:u0\"" {  } { { "lab8.sv" "u0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_hex_digits_pio lab8_soc_final:u0\|lab8_soc_final_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab8_soc_final_hex_digits_pio\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_hex_digits_pio:hex_digits_pio\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "hex_digits_pio" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_jtag_uart_0 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab8_soc_final_jtag_uart_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_jtag_uart_0_scfifo_w lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w " "Elaborating entity \"lab8_soc_final_jtag_uart_0_scfifo_w\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "the_lab8_soc_final_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458049682 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458049682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458049791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458049791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458049870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458049870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458049932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458049932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458049932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458050057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458050057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458050072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458050197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458050197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458050197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458050322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458050322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_w:the_lab8_soc_final_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458050338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_jtag_uart_0_scfifo_r lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_r:the_lab8_soc_final_jtag_uart_0_scfifo_r " "Elaborating entity \"lab8_soc_final_jtag_uart_0_scfifo_r\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|lab8_soc_final_jtag_uart_0_scfifo_r:the_lab8_soc_final_jtag_uart_0_scfifo_r\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "the_lab8_soc_final_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458050400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "lab8_soc_final_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458050994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458051041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458051041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458051041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458051041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458051041 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458051041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_final_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_key lab8_soc_final:u0\|lab8_soc_final_key:key " "Elaborating entity \"lab8_soc_final_key\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_key:key\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "key" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_keycode lab8_soc_final:u0\|lab8_soc_final_keycode:keycode " "Elaborating entity \"lab8_soc_final_keycode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_keycode:keycode\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "keycode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_leds_pio lab8_soc_final:u0\|lab8_soc_final_leds_pio:leds_pio " "Elaborating entity \"lab8_soc_final_leds_pio\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_leds_pio:leds_pio\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "leds_pio" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0 lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab8_soc_final_nios2_gen2_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_test_bench lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_test_bench:the_lab8_soc_final_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_test_bench:the_lab8_soc_final_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458052853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053072 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458053072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458053182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458053182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_final_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458053588 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458053588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458053994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458054541 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458054541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458054666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458054666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_final_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458054947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055182 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458055182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_final_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_final_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_onchip_memory2_0 lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab8_soc_final_onchip_memory2_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab8_soc_final_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab8_soc_final_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458055463 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458055463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rog1 " "Found entity 1: altsyncram_rog1" {  } { { "db/altsyncram_rog1.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/altsyncram_rog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458055588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458055588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rog1 lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated " "Elaborating entity \"altsyncram_rog1\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458055603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram lab8_soc_final:u0\|lab8_soc_final_sdram:sdram " "Elaborating entity \"lab8_soc_final_sdram\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "sdram" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_input_efifo_module lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|lab8_soc_final_sdram_input_efifo_module:the_lab8_soc_final_sdram_input_efifo_module " "Elaborating entity \"lab8_soc_final_sdram_input_efifo_module\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|lab8_soc_final_sdram_input_efifo_module:the_lab8_soc_final_sdram_input_efifo_module\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "the_lab8_soc_final_sdram_input_efifo_module" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll " "Elaborating entity \"lab8_soc_final_sdram_pll\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "sdram_pll" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll_stdsync_sv6 lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab8_soc_final_sdram_pll_stdsync_sv6\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "stdsync2" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll_dffpipe_l2c lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_final_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab8_soc_final_sdram_pll_dffpipe_l2c\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_final_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "dffpipe3" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sdram_pll_altpll_vg92 lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab8_soc_final_sdram_pll_altpll_vg92\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "sd1" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_spi_0 lab8_soc_final:u0\|lab8_soc_final_spi_0:spi_0 " "Elaborating entity \"lab8_soc_final_spi_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_spi_0:spi_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "spi_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_sysid_qsys_0 lab8_soc_final:u0\|lab8_soc_final_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab8_soc_final_sysid_qsys_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "sysid_qsys_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_timer_0 lab8_soc_final:u0\|lab8_soc_final_timer_0:timer_0 " "Elaborating entity \"lab8_soc_final_timer_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_timer_0:timer_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "timer_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_usb_gpx lab8_soc_final:u0\|lab8_soc_final_usb_gpx:usb_gpx " "Elaborating entity \"lab8_soc_final_usb_gpx\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_usb_gpx:usb_gpx\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "usb_gpx" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_usb_rst lab8_soc_final:u0\|lab8_soc_final_usb_rst:usb_rst " "Elaborating entity \"lab8_soc_final_usb_rst\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_usb_rst:usb_rst\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "usb_rst" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458056729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458057667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458057713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458057838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458057900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458057947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458058885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 3271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_default_decode lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router\|lab8_soc_final_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_default_decode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router:router\|lab8_soc_final_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_002 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_002\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_002_default_decode lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002\|lab8_soc_final_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_002:router_002\|lab8_soc_final_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_007 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_007\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "router_007" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_router_007_default_decode lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007\|lab8_soc_final_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_router_007:router_007\|lab8_soc_final_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_cmd_demux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_cmd_demux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_cmd_mux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_cmd_mux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 4943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458059947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_rsp_demux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_rsp_demux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_rsp_mux lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_rsp_mux\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603458060838 "|lab8|lab8_soc_final:u0|lab8_soc_final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603458060838 "|lab8|lab8_soc_final:u0|lab8_soc_final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603458060838 "|lab8|lab8_soc_final:u0|lab8_soc_final_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458060947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "crosser" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 6109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0.v" 6254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_final_irq_mapper lab8_soc_final:u0\|lab8_soc_final_irq_mapper:irq_mapper " "Elaborating entity \"lab8_soc_final_irq_mapper\" for hierarchy \"lab8_soc_final:u0\|lab8_soc_final_irq_mapper:irq_mapper\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc_final:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "rst_controller" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc_final:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc_final:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab8_soc_final/synthesis/lab8_soc_final.v" "rst_controller_001" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vc " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vc\"" {  } { { "lab8.sv" "vc" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603458061838 "|lab8|vga_controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603458061838 "|lab8|vga_controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:b0 " "Elaborating entity \"ball\" for hierarchy \"ball:b0\"" {  } { { "lab8.sv" "b0" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(64) " "Verilog HDL assignment warning at ball.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/ball.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603458061885 "|lab8|ball:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(82) " "Verilog HDL assignment warning at ball.sv(82): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/ball.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603458061885 "|lab8|ball:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "lab8.sv" "cm" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458061932 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603458065728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.23.08:01:15 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl " "2020.10.23.08:01:15 Progress: Loading sld590eee0f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458075275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458080697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458081197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458084338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458084526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458084745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458085010 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458085026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458085026 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603458085792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld590eee0f/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458086229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458086229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458086432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458086432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458086463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458086463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458086588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458086588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458086777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458086777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458086777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/ip/sld590eee0f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458086932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458086932 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab8_soc_final:u0\|lab8_soc_final_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603458093651 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603458093651 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458098073 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458098073 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603458098073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458098276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cm\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603458098276 ""}  } { { "Color_Mapper.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/Color_Mapper.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603458098276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603458098386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458098386 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603458099432 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603458099745 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1603458099745 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603458099745 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1603458099745 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603458099745 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1603458099745 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 356 -1 0 } } { "lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 352 -1 0 } } { "lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 243 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 132 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_jtag_uart_0.v" 398 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_spi_0.v" 253 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_timer_0.v" 181 -1 0 } } { "lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1603458099823 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1603458099823 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458103136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458103136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458103136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458103136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458103136 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458103136 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1603458103136 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603458103136 "|lab8|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603458103136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458103713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "310 " "310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603458108073 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458108354 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1603458108354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/lab8_final/output_files/lab8_final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/lab8_final/output_files/lab8_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458110011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603458114604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603458114604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603458115479 "|lab8|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603458115479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4963 " "Implemented 4963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603458115479 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603458115479 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603458115479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4668 " "Implemented 4668 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603458115479 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603458115479 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1603458115479 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1603458115479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603458115479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603458115698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 08:01:55 2020 " "Processing ended: Fri Oct 23 08:01:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603458115698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603458115698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603458115698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603458115698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603458117932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603458117932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 08:01:57 2020 " "Processing started: Fri Oct 23 08:01:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603458117932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603458117932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab8_final -c lab8_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab8_final -c lab8_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603458117932 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603458118214 ""}
{ "Info" "0" "" "Project  = lab8_final" {  } {  } 0 0 "Project  = lab8_final" 0 0 "Fitter" 0 0 1603458118214 ""}
{ "Info" "0" "" "Revision = lab8_final" {  } {  } 0 0 "Revision = lab8_final" 0 0 "Fitter" 0 0 1603458118214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603458118557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603458118557 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab8_final 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab8_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603458118651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603458118729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603458118729 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 1788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603458118838 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 1789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1603458118838 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 1788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1603458118838 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603458119213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603458119229 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603458120120 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603458120120 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 10933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603458120152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 10935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603458120152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 10937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603458120152 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 10939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603458120152 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603458120152 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603458120152 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603458120152 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603458120152 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1603458120152 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603458120167 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603458120797 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603458123370 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1603458123370 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc_final/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc_final/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603458123448 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603458123463 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603458123479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] Clk " "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458123557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603458123557 "|lab8|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vc\|clkdiv " "Node: vga_controller:vc\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vc\|hc\[0\] vga_controller:vc\|clkdiv " "Register vga_controller:vc\|hc\[0\] is being clocked by vga_controller:vc\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458123557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603458123557 "|lab8|vga_controller:vc|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603458123557 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1603458123557 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458123651 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458123651 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1603458123651 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458123651 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458123651 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458123651 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1603458123651 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603458123651 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603458123651 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603458123651 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603458123651 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603458123651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 10915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 1788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 1788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 10332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vc\|clkdiv  " "Automatically promoted node vga_controller:vc\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vc\|clkdiv~0 " "Destination node vga_controller:vc\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 8423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "VGA_controller.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc_final:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node lab8_soc_final:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node lab8_soc_final:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 5528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 3400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 2613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "lab8_soc_final/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc_final:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab8_soc_final:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|active_rnw~2 " "Destination node lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|active_rnw~2" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 5944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|active_cs_n~0 " "Destination node lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|active_cs_n~0" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 5973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|active_cs_n~1 " "Destination node lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|active_cs_n~1" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 5974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|i_refs\[0\] " "Destination node lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|i_refs\[0\]" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|i_refs\[2\] " "Destination node lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|i_refs\[2\]" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|i_refs\[1\] " "Destination node lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|i_refs\[1\]" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 2003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 3751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab8_soc_final:u0\|lab8_soc_final_nios2_gen2_0:nios2_gen2_0\|lab8_soc_final_nios2_gen2_0_cpu:cpu\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_final_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 2618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603458124245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 7096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603458124245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603458124245 ""}  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 1819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603458124245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603458125901 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603458125917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603458125917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603458125932 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603458125995 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603458125995 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1603458125995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603458125995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603458126026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603458127620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603458127635 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603458127635 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603458127635 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1603458127635 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603458127635 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"lab8_soc_final:u0\|lab8_soc_final_sdram_pll:sdram_pll\|lab8_soc_final_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 150 -1 0 } } { "lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/submodules/lab8_soc_final_sdram_pll.v" 294 0 0 } } { "lab8_soc_final/synthesis/lab8_soc_final.v" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8_soc_final/synthesis/lab8_soc_final.v" 274 0 0 } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 160 0 0 } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1603458128042 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603458128699 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1603458128699 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603458128699 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603458128730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603458133151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603458135307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603458135433 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603458144745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603458144745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603458147464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603458152213 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603458152213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603458153574 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1603458153574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603458153574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603458153574 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.18 " "Total time spent on timing analysis during the Fitter is 1.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603458154136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603458154213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603458158604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603458158604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603458164151 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603458167245 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603458168620 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "lab8.sv" "" { Text "C:/intelFPGA_lite/18.0/lab8_final/lab8.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/lab8_final/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603458168713 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1603458168713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/lab8_final/output_files/lab8_final.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/lab8_final/output_files/lab8_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603458169355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 62 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5469 " "Peak virtual memory: 5469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603458172417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 08:02:52 2020 " "Processing ended: Fri Oct 23 08:02:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603458172417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603458172417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603458172417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603458172417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603458175057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603458175073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 08:02:54 2020 " "Processing started: Fri Oct 23 08:02:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603458175073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603458175073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab8_final -c lab8_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab8_final -c lab8_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603458175073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603458176073 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1603458180026 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603458180276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603458182135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 08:03:02 2020 " "Processing ended: Fri Oct 23 08:03:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603458182135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603458182135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603458182135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603458182135 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603458182979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603458184385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603458184385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 08:03:03 2020 " "Processing started: Fri Oct 23 08:03:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603458184385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603458184385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8_final -c lab8_final " "Command: quartus_sta lab8_final -c lab8_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603458184385 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1603458184698 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603458185651 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1603458185651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603458186277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603458186277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458186354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458186354 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603458187323 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1603458187323 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc_final/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab8_soc_final/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1603458187401 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab8_soc_final/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1603458187432 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab8_soc_final/synthesis/submodules/lab8_soc_final_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1603458187479 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] Clk " "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458187573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603458187573 "|lab8|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vc\|clkdiv " "Node: vga_controller:vc\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ball:b0\|Ball_X_Pos\[0\] vga_controller:vc\|clkdiv " "Register ball:b0\|Ball_X_Pos\[0\] is being clocked by vga_controller:vc\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458187573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603458187573 "|lab8|vga_controller:vc|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603458187573 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603458187573 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458187652 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458187652 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603458187652 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458187652 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458187652 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458187652 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1603458187652 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603458187667 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603458187713 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1603458187745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.444 " "Worst-case setup slack is 46.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.444               0.000 altera_reserved_tck  " "   46.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458187776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458187823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.034 " "Worst-case recovery slack is 48.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.034               0.000 altera_reserved_tck  " "   48.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458187838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.177 " "Worst-case removal slack is 1.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.177               0.000 altera_reserved_tck  " "    1.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458187870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.626 " "Worst-case minimum pulse width slack is 49.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.626               0.000 altera_reserved_tck  " "   49.626               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458187885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458187885 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.947 ns " "Worst Case Available Settling Time: 196.947 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458187932 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603458187932 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603458187948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603458188026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603458196260 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] Clk " "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458196823 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603458196823 "|lab8|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vc\|clkdiv " "Node: vga_controller:vc\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ball:b0\|Ball_X_Pos\[0\] vga_controller:vc\|clkdiv " "Register ball:b0\|Ball_X_Pos\[0\] is being clocked by vga_controller:vc\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458196823 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603458196823 "|lab8|vga_controller:vc|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603458196838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603458196838 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458196838 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458196838 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603458196838 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458196838 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458196838 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458196838 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1603458196838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.768 " "Worst-case setup slack is 46.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.768               0.000 altera_reserved_tck  " "   46.768               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458196870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458196885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.228 " "Worst-case recovery slack is 48.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.228               0.000 altera_reserved_tck  " "   48.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458196885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.075 " "Worst-case removal slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 altera_reserved_tck  " "    1.075               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458196901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.648 " "Worst-case minimum pulse width slack is 49.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.648               0.000 altera_reserved_tck  " "   49.648               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458196917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458196917 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.214 ns " "Worst Case Available Settling Time: 197.214 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458196963 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603458196963 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603458196979 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] Clk " "Register lab8_soc_final:u0\|lab8_soc_final_sdram:sdram\|m_addr\[0\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458197495 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603458197495 "|lab8|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vc\|clkdiv " "Node: vga_controller:vc\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ball:b0\|Ball_X_Pos\[0\] vga_controller:vc\|clkdiv " "Register ball:b0\|Ball_X_Pos\[0\] is being clocked by vga_controller:vc\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603458197495 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603458197495 "|lab8|vga_controller:vc|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603458197495 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1603458197495 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458197511 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603458197511 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603458197511 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458197511 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458197511 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603458197511 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1603458197511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.720 " "Worst-case setup slack is 48.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.720               0.000 altera_reserved_tck  " "   48.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458197526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458197542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.354 " "Worst-case recovery slack is 49.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.354               0.000 altera_reserved_tck  " "   49.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458197557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.499 " "Worst-case removal slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 altera_reserved_tck  " "    0.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458197557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.424 " "Worst-case minimum pulse width slack is 49.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.424               0.000 altera_reserved_tck  " "   49.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603458197573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603458197573 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.716 ns " "Worst Case Available Settling Time: 198.716 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603458197620 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603458197620 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603458199917 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603458199917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 53 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603458200182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 08:03:20 2020 " "Processing ended: Fri Oct 23 08:03:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603458200182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603458200182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603458200182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603458200182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1603458201902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603458201917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 08:03:21 2020 " "Processing started: Fri Oct 23 08:03:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603458201917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603458201917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab8_final -c lab8_final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab8_final -c lab8_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603458201917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1603458203432 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1603458204354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_final.svo C:/intelFPGA_lite/18.0/lab8_final/simulation/modelsim/ simulation " "Generated file lab8_final.svo in folder \"C:/intelFPGA_lite/18.0/lab8_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603458205979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603458207745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 08:03:27 2020 " "Processing ended: Fri Oct 23 08:03:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603458207745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603458207745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603458207745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603458207745 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 211 s " "Quartus Prime Full Compilation was successful. 0 errors, 211 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603458208573 ""}
