Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/pwatts/design_projects/mentorps_test/ipcore_dir/coregen.cgp.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'coregen' of
   'xilinx.com:project:coregen:1.0' from
   '/home/pwatts/design_projects/mentorps_test/ipcore_dir/coregen.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <cs_icon> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for cs_icon root...
Gathering HDL files for cs_icon root...
Creating XST project for cs_icon...
Creating XST script file for cs_icon...
Creating XST instantiation file for cs_icon...
Running XST for cs_icon...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for cs_icon...
Creating ISE instantiation template for cs_icon...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: cs_icon.xco
XMDF file found: cs_icon_xmdf.tcl
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_icon.asy
-view all -origin_type imported
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_icon.ngc
-view all -origin_type created
Checking file
"/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_icon.ngc" for
project device match ...
File "/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_icon.ngc"
device information matches project device.
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_icon.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_icon.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_icon.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cs_icon"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <cs_scope> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for cs_scope root...
Gathering HDL files for cs_scope root...
Creating XST project for cs_scope...
Creating XST script file for cs_scope...
Creating XST instantiation file for cs_scope...
Running XST for cs_scope...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for cs_scope...
Creating ISE instantiation template for cs_scope...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: cs_scope.xco
XMDF file found: cs_scope_xmdf.tcl
Adding
/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_scope.asy -view
all -origin_type imported
Adding
/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_scope.ngc -view
all -origin_type created
Checking file
"/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_scope.ngc" for
project device match ...
File
"/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_scope.ngc"
device information matches project device.
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_scope.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_scope.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_scope.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cs_scope"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
WARNING:sim:89 - A core named <cs_vio> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for cs_vio root...
Gathering HDL files for cs_vio root...
Creating XST project for cs_vio...
Creating XST script file for cs_vio...
Creating XST instantiation file for cs_vio...
Running XST for cs_vio...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for cs_vio...
Creating ISE instantiation template for cs_vio...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: cs_vio.xco
XMDF file found: cs_vio_xmdf.tcl
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_vio.asy
-view all -origin_type imported
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_vio.ngc
-view all -origin_type created
Checking file
"/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_vio.ngc" for
project device match ...
File "/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_vio.ngc"
device information matches project device.
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_vio.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_vio.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/pwatts/design_projects/mentorps_test/ipcore_dir/tmp/_cg/cs_vio.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cs_vio"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
