// Seed: 3643257260
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  assign id_3 = $realtime;
  wire id_4;
  wire id_5;
  specify
    $setuphold(posedge id_6, posedge id_7, $realtime, -1 & id_4[1], id_8);
    (id_9 + => id_10) = ($realtime : -1  : $realtime, id_1  : $realtime : $realtime);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42
);
  input wire id_42;
  input wire id_41;
  input wire id_40;
  input wire id_39;
  inout wire id_38;
  inout wire id_37;
  inout wire id_36;
  output wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_43;
  wire id_44;
  module_0 modCall_1 (
      id_44,
      id_28,
      id_37
  );
  assign modCall_1.id_3 = 0;
  specify
    $width(negedge id_45, id_30, $realtime);
    if  (  id_3  [ $realtime ]  )  (  negedge  id_46  =>  (  id_47  :  -1 'd0 |  -1  |  -1  )  )  =  (  id_27  :  1  :  1 'b0 ,  1  : $realtime :  id_2  )  ;
  endspecify
endmodule
