Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Feb 10 20:42:31 2019
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file flute_wrapper_timing_summary_routed.rpt -rpx flute_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : flute_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.759   -39814.586                   7448                28536        0.022        0.000                      0                28272        7.000        0.000                       0                 11118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
clk_fpga_0                            {0.000 10.000}     20.000          50.000          
clk_fpga_1                            {0.000 10.000}     20.000          50.000          
flute_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_flute_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_flute_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                  6.052        0.000                      0                14428        0.026        0.000                      0                14428        7.500        0.000                       0                  6051  
clk_fpga_1                                                                                                                                                                             17.845        0.000                       0                     1  
flute_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_flute_subprocessorClk_0         -7.759   -39814.586                   7448                13748        0.022        0.000                      0                13748        8.750        0.000                       0                  5063  
  clkfbout_flute_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_flute_subprocessorClk_0  clk_fpga_0                             38.535        0.000                      0                  198                                                                        
clk_fpga_0                        clk_out1_flute_subprocessorClk_0       38.175        0.000                      0                   66                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.090        0.000                      0                   96        0.484        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[19]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[19]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[20]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[20]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[21]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[21]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[22]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[22]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.106ns  (logic 1.763ns (13.452%)  route 11.343ns (86.548%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 22.692 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.310    16.043    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.513    22.692    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X26Y67         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]/C
                         clock pessimism              0.229    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524    22.095    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23]
  -------------------------------------------------------------------
                         required time                         22.095    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 1.763ns (13.605%)  route 11.195ns (86.395%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.163    15.895    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.519    22.698    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X30Y65         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]/C
                         clock pessimism              0.229    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.524    22.101    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[32]
  -------------------------------------------------------------------
                         required time                         22.101    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.958ns  (logic 1.763ns (13.605%)  route 11.195ns (86.395%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.643     2.937    flute_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X40Y66         FDRE                                         r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  flute_i/subprocessorClk/inst/ip2bus_wrack_reg/Q
                         net (fo=5, routed)           1.458     4.851    flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_wrack
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.119     4.970 r  flute_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=7, routed)           1.274     6.244    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X52Y82         LUT2 (Prop_lut2_I0_O)        0.360     6.604 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1/O
                         net (fo=1, routed)           1.278     7.882    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.332     8.214 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.162     9.376    flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X38Y89         LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  flute_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=21, routed)          2.221    11.722    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X30Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.846 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_7/O
                         net (fo=17, routed)          0.795    12.641    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_2
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.765 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.844    13.608    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X28Y84         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          2.163    15.895    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X30Y65         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.519    22.698    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aclk
    SLICE_X30Y65         FDRE                                         r  flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]/C
                         clock pessimism              0.229    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.524    22.101    flute_i/psAxiInterconnect/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[35]
  -------------------------------------------------------------------
                         required time                         22.101    
                         arrival time                         -15.895    
  -------------------------------------------------------------------
                         slack                                  6.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psProtocolConv/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][44]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.797%)  route 0.220ns (63.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X51Y63         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.220     1.231    flute_i/orcaLmbProcessor/psProtocolConv/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[44]
    SLICE_X46Y64         SRLC32E                                      r  flute_i/orcaLmbProcessor/psProtocolConv/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][44]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.819     1.185    flute_i/orcaLmbProcessor/psProtocolConv/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y64         SRLC32E                                      r  flute_i/orcaLmbProcessor/psProtocolConv/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][44]_srl32/CLK
                         clock pessimism             -0.035     1.150    
    SLICE_X46Y64         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.206    flute_i/orcaLmbProcessor/psProtocolConv/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][44]_srl32
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMS32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMS32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.104     1.128    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD4
    SLICE_X36Y79         RAMS32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMS32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.096    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.547     0.883    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.147     1.170    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD3
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X36Y79         RAMD32                                       r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.136    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13     flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14     flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y13     flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X36Y79     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y85     flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  flute_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  flute_i/subprocessorClk/inst/clk_in1
  To Clock:  flute_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         flute_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { flute_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_flute_subprocessorClk_0
  To Clock:  clk_out1_flute_subprocessorClk_0

Setup :         7448  Failing Endpoints,  Worst Slack       -7.759ns,  Total Violation   -39814.586ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.759ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        27.390ns  (logic 9.357ns (34.162%)  route 18.033ns (65.838%))
  Logic Levels:           45  (CARRY4=18 LUT2=5 LUT3=2 LUT4=1 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 25.034 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.973    30.231    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs_n_973
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    30.355 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86/O
                         net (fo=99, routed)          1.385    31.739    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/master_xactor_rg_rd_data_reg[65]_1
    SLICE_X24Y24         LUT5 (Prop_lut5_I0_O)        0.124    31.863 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_202/O
                         net (fo=1, routed)           0.448    32.312    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_202_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.124    32.436 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_63/O
                         net (fo=1, routed)           0.536    32.972    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/ram_word64_set$DIA[51]
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.523    25.034    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKBWRCLK
                         clock pessimism              0.521    25.555    
                         clock uncertainty           -0.102    25.453    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                     -0.241    25.212    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         25.212    
                         arrival time                         -32.972    
  -------------------------------------------------------------------
                         slack                                 -7.759    

Slack (VIOLATED) :        -7.742ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        27.565ns  (logic 9.715ns (35.244%)  route 17.850ns (64.756%))
  Logic Levels:           46  (CARRY4=18 LUT2=5 LUT3=2 LUT4=1 LUT5=4 LUT6=16)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 24.991 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.973    30.231    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs_n_973
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    30.355 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86/O
                         net (fo=99, routed)          0.746    31.101    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/master_xactor_rg_rd_data_reg[65]_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    31.225 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[3]_i_7/O
                         net (fo=2, routed)           0.734    31.960    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[3]_i_7_n_0
    SLICE_X39Y21         LUT5 (Prop_lut5_I3_O)        0.150    32.110 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[3]_i_4/O
                         net (fo=1, routed)           0.705    32.815    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[3]_i_4_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.332    33.147 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[3]_i_1/O
                         net (fo=1, routed)           0.000    33.147    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state$D_IN[3]
    SLICE_X47Y21         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.479    24.991    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/CLK
    SLICE_X47Y21         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[3]/C
                         clock pessimism              0.487    25.478    
                         clock uncertainty           -0.102    25.376    
    SLICE_X47Y21         FDRE (Setup_fdre_C_D)        0.029    25.405    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.405    
                         arrival time                         -33.147    
  -------------------------------------------------------------------
                         slack                                 -7.742    

Slack (VIOLATED) :        -7.687ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        27.514ns  (logic 9.481ns (34.458%)  route 18.033ns (65.542%))
  Logic Levels:           46  (CARRY4=18 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=17)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 24.992 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.973    30.231    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs_n_973
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    30.355 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86/O
                         net (fo=99, routed)          1.242    31.597    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/master_xactor_rg_rd_data_reg[65]_1
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    31.721 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[2]_i_5/O
                         net (fo=2, routed)           0.492    32.213    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[2]_i_5_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.124    32.337 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[0]_i_2/O
                         net (fo=1, routed)           0.635    32.972    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[0]_i_2_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I3_O)        0.124    33.096 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_state[0]_i_1/O
                         net (fo=1, routed)           0.000    33.096    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state$D_IN[0]
    SLICE_X47Y20         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.480    24.992    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/CLK
    SLICE_X47Y20         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[0]/C
                         clock pessimism              0.487    25.479    
                         clock uncertainty           -0.102    25.377    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)        0.032    25.409    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/rg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.409    
                         arrival time                         -33.096    
  -------------------------------------------------------------------
                         slack                                 -7.687    

Slack (VIOLATED) :        -7.648ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        26.951ns  (logic 9.565ns (35.491%)  route 17.386ns (64.509%))
  Logic Levels:           45  (CARRY4=18 LUT2=5 LUT3=2 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 25.031 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.878    30.136    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_word64_set_in_cache_reg[1]_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.124    30.260 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_87/O
                         net (fo=12, routed)          0.762    31.022    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_87_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.116    31.138 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_word64_set_in_cache[3]_i_1/O
                         net (fo=2, routed)           0.452    31.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_word64_set_in_cache_reg[8][0]
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.340    31.931 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_7/O
                         net (fo=1, routed)           0.601    32.532    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/ADDRARDADDR[3]
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.520    25.031    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKARDCLK
                         clock pessimism              0.521    25.552    
                         clock uncertainty           -0.102    25.450    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    24.884    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         24.884    
                         arrival time                         -32.532    
  -------------------------------------------------------------------
                         slack                                 -7.648    

Slack (VIOLATED) :        -7.615ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        27.245ns  (logic 9.357ns (34.344%)  route 17.888ns (65.656%))
  Logic Levels:           45  (CARRY4=18 LUT2=5 LUT3=2 LUT4=1 LUT5=3 LUT6=16)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 25.034 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.973    30.231    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs_n_973
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    30.355 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86/O
                         net (fo=99, routed)          0.993    31.348    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/master_xactor_rg_rd_data_reg[65]_1
    SLICE_X26Y25         LUT6 (Prop_lut6_I0_O)        0.124    31.472 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_165/O
                         net (fo=1, routed)           0.712    32.184    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_165_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.124    32.308 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_52/O
                         net (fo=1, routed)           0.519    32.827    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/ram_word64_set$DIA[62]
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.523    25.034    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKBWRCLK
                         clock pessimism              0.521    25.555    
                         clock uncertainty           -0.102    25.453    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                     -0.241    25.212    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         25.212    
                         arrival time                         -32.827    
  -------------------------------------------------------------------
                         slack                                 -7.615    

Slack (VIOLATED) :        -7.613ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        26.772ns  (logic 9.481ns (35.414%)  route 17.291ns (64.586%))
  Logic Levels:           46  (CARRY4=18 LUT2=6 LUT3=1 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 25.036 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.516    27.306    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124    27.430 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_1/O
                         net (fo=397, routed)         0.259    27.688    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/stageF_rg_full_reg
    SLICE_X49Y37         LUT2 (Prop_lut2_I1_O)        0.124    27.812 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/rg_addr[63]_i_5/O
                         net (fo=2, routed)           0.314    28.127    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/rg_addr[63]_i_5_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I2_O)        0.124    28.251 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/rg_addr[63]_i_1__0/O
                         net (fo=150, routed)         0.791    29.042    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/near_mem$EN_imem_req
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.166 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/cpu_imem_master_rready_INST_0_i_2/O
                         net (fo=10, routed)          0.489    29.655    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/RAM_reg_2
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.124    29.779 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/RAM_reg_i_88__0/O
                         net (fo=17, routed)          0.564    30.342    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/RAM_reg_i_88__0_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.124    30.466 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/rg_word64_set_in_cache[8]_i_1__0/O
                         net (fo=11, routed)          0.520    30.986    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/rg_word64_set_in_cache$EN
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.124    31.110 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/RAM_reg_i_90__0/O
                         net (fo=1, routed)           0.298    31.408    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/RAM_reg_i_90__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.124    31.532 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/f_reset_reqs/RAM_reg_i_7__1/O
                         net (fo=1, routed)           0.821    32.353    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/ADDRARDADDR[3]
    RAMB36_X2Y10         RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.524    25.036    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/CLK
    RAMB36_X2Y10         RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/RAM_reg/CLKARDCLK
                         clock pessimism              0.373    25.408    
                         clock uncertainty           -0.102    25.306    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    24.740    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         24.740    
                         arrival time                         -32.353    
  -------------------------------------------------------------------
                         slack                                 -7.613    

Slack (VIOLATED) :        -7.585ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        26.887ns  (logic 9.553ns (35.530%)  route 17.334ns (64.470%))
  Logic Levels:           45  (CARRY4=18 LUT2=6 LUT3=1 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 25.031 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.878    30.136    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_word64_set_in_cache_reg[1]_0
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.124    30.260 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_87/O
                         net (fo=12, routed)          0.459    30.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_87_n_0
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.118    30.837 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_word64_set_in_cache[8]_i_1/O
                         net (fo=14, routed)          0.568    31.405    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_word64_set_in_cache$EN
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.326    31.731 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_6/O
                         net (fo=1, routed)           0.738    32.469    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/ADDRARDADDR[4]
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.520    25.031    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKARDCLK
                         clock pessimism              0.521    25.552    
                         clock uncertainty           -0.102    25.450    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    24.884    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         24.884    
                         arrival time                         -32.469    
  -------------------------------------------------------------------
                         slack                                 -7.585    

Slack (VIOLATED) :        -7.579ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        27.210ns  (logic 9.553ns (35.108%)  route 17.657ns (64.892%))
  Logic Levels:           45  (CARRY4=18 LUT2=6 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 25.034 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.973    30.231    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs_n_973
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    30.355 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86/O
                         net (fo=99, routed)          0.941    31.296    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/master_xactor_rg_rd_data_reg[65]_1
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.116    31.412 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_172/O
                         net (fo=1, routed)           0.446    31.858    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/master_xactor_rg_rd_data_reg[60]_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.328    32.186 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_54/O
                         net (fo=1, routed)           0.606    32.792    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/ram_word64_set$DIA[60]
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.523    25.034    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKBWRCLK
                         clock pessimism              0.521    25.555    
                         clock uncertainty           -0.102    25.453    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                     -0.241    25.212    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         25.212    
                         arrival time                         -32.792    
  -------------------------------------------------------------------
                         slack                                 -7.579    

Slack (VIOLATED) :        -7.567ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        27.197ns  (logic 9.589ns (35.257%)  route 17.608ns (64.743%))
  Logic Levels:           45  (CARRY4=18 LUT2=6 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 25.034 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.973    30.231    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs_n_973
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    30.355 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86/O
                         net (fo=99, routed)          0.720    31.074    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86_n_0
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.153    31.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___83/O
                         net (fo=1, routed)           0.533    31.761    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/master_xactor_rg_rd_data_reg[53]
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.327    32.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_61/O
                         net (fo=1, routed)           0.691    32.779    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/ram_word64_set$DIA[53]
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.523    25.034    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKBWRCLK
                         clock pessimism              0.521    25.555    
                         clock uncertainty           -0.102    25.453    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                     -0.241    25.212    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         25.212    
                         arrival time                         -32.779    
  -------------------------------------------------------------------
                         slack                                 -7.567    

Slack (VIOLATED) :        -7.508ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_flute_subprocessorClk_0 rise@20.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        27.139ns  (logic 9.553ns (35.200%)  route 17.586ns (64.800%))
  Logic Levels:           45  (CARRY4=18 LUT2=6 LUT3=2 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 25.034 - 20.000 ) 
    Source Clock Delay      (SCD):    5.581ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.806     1.806    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.697     5.581    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     8.035 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.295     9.330    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/ram_state_and_ctag_cset$DOB[11]
    SLICE_X31Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.454 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___4_i_22/O
                         net (fo=1, routed)           0.000     9.454    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_170
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.855 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.855    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_17_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.969    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_12_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.083    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_7_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.197    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_4_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.354 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___4_i_2/CO[1]
                         net (fo=106, routed)         1.060    11.414    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/rg_addr_reg[63][0]
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.329    11.743 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/i___93_i_1/O
                         net (fo=146, routed)         0.799    12.542    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset_n_67
    SLICE_X48Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.666 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___93/O
                         net (fo=3, routed)           0.311    12.978    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_lrsc_valid_reg_1
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.124    13.102 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___2_i_1/O
                         net (fo=5, routed)           0.302    13.404    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_pa_reg[63]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    13.528 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_252/O
                         net (fo=6, routed)           0.166    13.694    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_st_amo_val_reg[0]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3[15]_i_7/O
                         net (fo=64, routed)          0.864    14.682    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[0]
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.806 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_full_i_5/O
                         net (fo=4, routed)           0.491    15.297    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stage3_rg_stage3_reg[69]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.421 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34/O
                         net (fo=2, routed)           0.299    15.719    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_34_n_0
    SLICE_X69Y18         LUT2 (Prop_lut2_I1_O)        0.124    15.843 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_24/O
                         net (fo=2, routed)           0.296    16.139    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/val__h67341
    SLICE_X71Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.263 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21/O
                         net (fo=2, routed)           0.305    16.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_21_n_0
    SLICE_X68Y18         LUT2 (Prop_lut2_I0_O)        0.124    16.693 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11/O
                         net (fo=64, routed)          0.915    17.608    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[3]_i_11_n_0
    SLICE_X69Y17         LUT6 (Prop_lut6_I2_O)        0.124    17.732 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[11]_i_5/O
                         net (fo=40, routed)          1.143    18.875    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rs1_val_bypassed938_BITS_31_TO_0__q9[11]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124    18.999 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173/O
                         net (fo=1, routed)           0.000    18.999    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_173_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.549 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.549    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_144_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.663 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121/CO[3]
                         net (fo=1, routed)           0.000    19.663    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_121_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.777 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.000    19.777    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_98_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.891 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    19.891    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_75_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.005 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.005    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_52_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.119 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.128    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_31_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[63]_i_25/CO[3]
                         net (fo=1, routed)           0.722    20.964    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/IF_stage1_rg_stage_input_01_BITS_139_TO_135_04_ETC___d269
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124    21.088 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[63]_i_14__0/O
                         net (fo=70, routed)          0.991    22.079    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[1]_rep__1
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    22.203 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0/O
                         net (fo=1, routed)           0.351    22.554    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_4__0_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.124    22.678 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr[7]_i_1__0/O
                         net (fo=7, routed)           1.017    23.695    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/D[6]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.124    23.819 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc[7]_i_2/O
                         net (fo=5, routed)           0.772    24.591    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_next_pc_reg[62]_0[7]
    SLICE_X53Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.715 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68/O
                         net (fo=1, routed)           0.000    24.715    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_68_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.113 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.113    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_57_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.227 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.227    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_44_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.341    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_32_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.455    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_22_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.569    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_13_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.726 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7_reg[6]_i_8/CO[1]
                         net (fo=3, routed)           0.321    26.047    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stage1_rg_stage_input_reg[215][0]
    SLICE_X51Y32         LUT2 (Prop_lut2_I1_O)        0.329    26.376 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_word64_set/stageD_rg_data[232]_i_11/O
                         net (fo=1, routed)           0.290    26.666    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageF_rg_full_reg_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.124    26.790 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5/O
                         net (fo=5, routed)           0.334    27.124    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/stageD_rg_data[232]_i_5_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.124    27.248 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_4/O
                         net (fo=12, routed)          0.759    28.006    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_addr_reg[2]_rep__2
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.124    28.130 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/rg_amo_funct7[6]_i_1/O
                         net (fo=239, routed)         0.572    28.702    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/near_mem$EN_dmem_req
    SLICE_X47Y25         LUT2 (Prop_lut2_I1_O)        0.124    28.826 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0/O
                         net (fo=3, routed)           0.308    29.134    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_42__0_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.258 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/i___37_i_1/O
                         net (fo=10, routed)          0.973    30.231    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs_n_973
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.124    30.355 f  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/i___86/O
                         net (fo=99, routed)          0.954    31.309    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/master_xactor_rg_rd_data_reg[65]_1
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.118    31.427 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/f_reset_reqs/RAM_reg_i_215/O
                         net (fo=1, routed)           0.433    31.860    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/master_xactor_rg_rd_data_reg[47]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.326    32.186 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg_i_67/O
                         net (fo=1, routed)           0.534    32.721    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/ram_word64_set$DIA[47]
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.612    21.612    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        1.523    25.034    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/CLK
    RAMB36_X2Y4          RAMB36E1                                     r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKBWRCLK
                         clock pessimism              0.521    25.555    
                         clock uncertainty           -0.102    25.453    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    25.212    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg
  -------------------------------------------------------------------
                         required time                         25.212    
                         arrival time                         -32.721    
  -------------------------------------------------------------------
                         slack                                 -7.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.427%)  route 0.208ns (59.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.555     1.756    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X48Y35         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.897 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[9]/Q
                         net (fo=1, routed)           0.208     2.105    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg_n_0_[9]
    SLICE_X51Y33         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.816     2.338    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X51Y33         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[161]/C
                         clock pessimism             -0.325     2.013    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.070     2.082    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[161]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[181]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.371%)  route 0.208ns (59.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.557     1.758    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X49Y38         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.899 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[29]/Q
                         net (fo=1, routed)           0.208     2.107    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg_n_0_[29]
    SLICE_X50Y36         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[181]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.818     2.340    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X50Y36         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[181]/C
                         clock pessimism             -0.325     2.015    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.052     2.067    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[181]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[350]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.750%)  route 0.211ns (62.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.552     1.753    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X51Y35         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.128     1.881 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[182]/Q
                         net (fo=1, routed)           0.211     2.092    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg_n_0_[182]
    SLICE_X49Y35         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.822     2.344    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X49Y35         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[350]/C
                         clock pessimism             -0.325     2.019    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.022     2.041    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stage1_rg_stage_input_reg[350]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_exc_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.122%)  route 0.249ns (63.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.559     1.760    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/CLK
    SLICE_X49Y45         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_exc_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_exc_code_reg[2]/Q
                         net (fo=2, routed)           0.249     2.150    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem$imem_exc_code[2]
    SLICE_X53Y42         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.822     2.344    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X53Y42         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[162]/C
                         clock pessimism             -0.325     2.019    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.070     2.089    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[162]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.322%)  route 0.253ns (60.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.578     1.779    flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y53         FDRE                                         r  flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.943 r  flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/Q
                         net (fo=1, routed)           0.253     2.196    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.884     2.406    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.574     1.833    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.129    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.274%)  route 0.254ns (57.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.556     1.757    flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y43         FDRE                                         r  flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.898 r  flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.254     2.152    flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[3]
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.197 r  flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000     2.197    flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X47Y43         FDRE                                         r  flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.827     2.349    flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y43         FDRE                                         r  flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism             -0.325     2.023    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.092     2.115    flute_i/orcaLmbProcessor/procXbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.346%)  route 0.270ns (65.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.558     1.759    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/CLK
    SLICE_X47Y38         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141     1.900 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_addr_reg[9]/Q
                         net (fo=14, routed)          0.270     2.170    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem$imem_pc[9]
    SLICE_X51Y38         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.821     2.343    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X51Y38         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[105]/C
                         clock pessimism             -0.325     2.018    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.070     2.088    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[105]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.589%)  route 0.284ns (63.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.591     1.792    flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.164     1.956 r  flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[20].bram_wrdata_int_reg[20]/Q
                         net (fo=1, routed)           0.284     2.240    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.904     2.426    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.573     1.854    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.150    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_exc_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.528%)  route 0.280ns (66.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.559     1.760    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/CLK
    SLICE_X49Y45         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_exc_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.901 r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/rg_exc_code_reg[0]/Q
                         net (fo=2, routed)           0.280     2.181    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem$imem_exc_code[0]
    SLICE_X51Y41         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.822     2.344    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/CLK
    SLICE_X51Y41         FDRE                                         r  flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[160]/C
                         clock pessimism             -0.325     2.019    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.071     2.090    flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageD_rg_data_reg[160]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[55].bram_wrdata_int_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_flute_subprocessorClk_0 rise@0.000ns - clk_out1_flute_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.297%)  route 0.256ns (66.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.597     0.597    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.585     1.786    flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X29Y37         FDRE                                         r  flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[55].bram_wrdata_int_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.128     1.914 r  flute_i/orcaLmbProcessor/procBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[55].bram_wrdata_int_reg[55]/Q
                         net (fo=1, routed)           0.256     2.171    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y7          RAMB36E1                                     r  flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_flute_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.864     0.864    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_flute_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=5122, routed)        0.868     2.390    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.554     1.837    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     2.079    flute_i/orcaLmbProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_flute_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y8      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageF_branch_predictor/bramcore2/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y8      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageF_branch_predictor/bramcore2/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y7      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageF_branch_predictor/bramcore2/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y7      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/stageF_branch_predictor/bramcore2/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_state_and_ctag_cset/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/dcache/ram_word64_set/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_state_and_ctag_cset/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9      flute_i/orcaLmbProcessor/flute3_0/inst/cpu/near_mem/icache/ram_state_and_ctag_cset/RAM_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y19     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y29     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y29     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y14     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y17     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y17     flute_i/orcaLmbProcessor/flute3_0/gpr_regfile/regfile/arr_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_flute_subprocessorClk_0
  To Clock:  clkfbout_flute_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_flute_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  flute_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_flute_subprocessorClk_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.535ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.535ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.228ns  (logic 0.419ns (34.123%)  route 0.809ns (65.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63                                      0.000     0.000 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[43]/C
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[43]/Q
                         net (fo=1, routed)           0.809     1.228    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[43]
    SLICE_X51Y63         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y63         FDRE (Setup_fdre_C_D)       -0.237    39.763    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[43]
  -------------------------------------------------------------------
                         required time                         39.763    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                 38.535    

Slack (MET) :             38.558ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.208ns  (logic 0.419ns (34.675%)  route 0.789ns (65.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63                                      0.000     0.000 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.789     1.208    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[31]
    SLICE_X60Y63         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)       -0.234    39.766    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         39.766    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                 38.558    

Slack (MET) :             38.563ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.236ns  (logic 0.478ns (38.663%)  route 0.758ns (61.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[62]/C
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[62]/Q
                         net (fo=1, routed)           0.758     1.236    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[62]
    SLICE_X62Y58         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X62Y58         FDRE (Setup_fdre_C_D)       -0.201    39.799    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         39.799    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 38.563    

Slack (MET) :             38.578ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.209ns  (logic 0.419ns (34.643%)  route 0.790ns (65.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63                                      0.000     0.000 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.790     1.209    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[7]
    SLICE_X51Y63         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y63         FDRE (Setup_fdre_C_D)       -0.213    39.787    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         39.787    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 38.578    

Slack (MET) :             38.584ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.182ns  (logic 0.419ns (35.452%)  route 0.763ns (64.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71                                      0.000     0.000 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[55]/C
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[55]/Q
                         net (fo=1, routed)           0.763     1.182    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[55]
    SLICE_X52Y71         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)       -0.234    39.766    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         39.766    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                 38.584    

Slack (MET) :             38.593ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.684%)  route 0.755ns (64.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64                                      0.000     0.000 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[34]/C
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.755     1.174    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[34]
    SLICE_X60Y64         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)       -0.233    39.767    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                         39.767    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 38.593    

Slack (MET) :             38.627ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.139ns  (logic 0.478ns (41.971%)  route 0.661ns (58.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64                                      0.000     0.000 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.661     1.139    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[8]
    SLICE_X51Y65         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)       -0.234    39.766    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         39.766    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 38.627    

Slack (MET) :             38.628ns  (required time - arrival time)
  Source:                 flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.143ns  (logic 0.478ns (41.824%)  route 0.665ns (58.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64                                      0.000     0.000 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[42]/C
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.665     1.143    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[42]
    SLICE_X51Y65         FDRE                                         r  flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)       -0.229    39.771    flute_i/orcaLmbProcessor/psClockConv/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 38.628    

Slack (MET) :             38.629ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.158ns  (logic 0.419ns (36.191%)  route 0.739ns (63.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.739     1.158    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[30]
    SLICE_X64Y74         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)       -0.213    39.787    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         39.787    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 38.629    

Slack (MET) :             38.636ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.129ns  (logic 0.478ns (42.326%)  route 0.651ns (57.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[57]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[57]/Q
                         net (fo=1, routed)           0.651     1.129    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[57]
    SLICE_X65Y58         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)       -0.235    39.765    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                 38.636    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_flute_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack       38.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.175ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.723ns  (logic 0.456ns (26.468%)  route 1.267ns (73.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[50]/C
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           1.267     1.723    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[50]
    SLICE_X53Y47         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)       -0.102    39.898    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[50]
  -------------------------------------------------------------------
                         required time                         39.898    
                         arrival time                          -1.723    
  -------------------------------------------------------------------
                         slack                                 38.175    

Slack (MET) :             38.318ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.621ns  (logic 0.518ns (31.949%)  route 1.103ns (68.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[38]/C
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           1.103     1.621    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[38]
    SLICE_X46Y46         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.061    39.939    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         39.939    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                 38.318    

Slack (MET) :             38.377ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.569ns  (logic 0.456ns (29.070%)  route 1.113ns (70.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.113     1.569    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[1]
    SLICE_X54Y48         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X54Y48         FDRE (Setup_fdre_C_D)       -0.054    39.946    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         39.946    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                 38.377    

Slack (MET) :             38.414ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.481ns  (logic 0.456ns (30.799%)  route 1.025ns (69.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           1.025     1.481    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[11]
    SLICE_X55Y46         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)       -0.105    39.895    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                 38.414    

Slack (MET) :             38.421ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.933%)  route 1.018ns (69.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[40]/C
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           1.018     1.474    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[40]
    SLICE_X57Y49         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X57Y49         FDRE (Setup_fdre_C_D)       -0.105    39.895    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                 38.421    

Slack (MET) :             38.452ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.492ns  (logic 0.518ns (34.710%)  route 0.974ns (65.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.974     1.492    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[32]
    SLICE_X46Y46         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.056    39.944    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         39.944    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                 38.452    

Slack (MET) :             38.452ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.483ns  (logic 0.518ns (34.926%)  route 0.965ns (65.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[49]/C
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[49]/Q
                         net (fo=1, routed)           0.965     1.483    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[49]
    SLICE_X46Y46         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)       -0.065    39.935    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[49]
  -------------------------------------------------------------------
                         required time                         39.935    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 38.452    

Slack (MET) :             38.476ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.146%)  route 0.963ns (67.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.963     1.419    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[10]
    SLICE_X53Y47         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)       -0.105    39.895    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 38.476    

Slack (MET) :             38.514ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.206ns  (logic 0.419ns (34.734%)  route 0.787ns (65.266%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.787     1.206    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[20]
    SLICE_X53Y47         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X53Y47         FDRE (Setup_fdre_C_D)       -0.280    39.720    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         39.720    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 38.514    

Slack (MET) :             38.514ns  (required time - arrival time)
  Source:                 flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_flute_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_flute_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.439ns  (logic 0.456ns (31.689%)  route 0.983ns (68.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50                                      0.000     0.000 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.983     1.439    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[22]
    SLICE_X54Y49         FDRE                                         r  flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.047    39.953    flute_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         39.953    
                         arrival time                          -1.439    
  -------------------------------------------------------------------
                         slack                                 38.514    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.090ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.718ns (22.829%)  route 2.427ns (77.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.170     6.079    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y79         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 16.090    

Slack (MET) :             16.090ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.718ns (22.829%)  route 2.427ns (77.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.170     6.079    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y79         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 16.090    

Slack (MET) :             16.090ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.718ns (22.829%)  route 2.427ns (77.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.170     6.079    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y79         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 16.090    

Slack (MET) :             16.090ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.718ns (22.829%)  route 2.427ns (77.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.170     6.079    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y79         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 16.090    

Slack (MET) :             16.090ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.718ns (22.829%)  route 2.427ns (77.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.170     6.079    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y79         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 16.090    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.718ns (22.829%)  route 2.427ns (77.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.170     6.079    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y79         FDPE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y79         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    22.215    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.237ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.718ns (23.952%)  route 2.280ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.022     5.932    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y80         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y80         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 16.237    

Slack (MET) :             16.237ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.718ns (23.952%)  route 2.280ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.022     5.932    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y80         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y80         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 16.237    

Slack (MET) :             16.237ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.718ns (23.952%)  route 2.280ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.022     5.932    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y80         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y80         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 16.237    

Slack (MET) :             16.237ns  (required time - arrival time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.718ns (23.952%)  route 2.280ns (76.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.640     2.934    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y81         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.353 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.257     4.610    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y79         LUT3 (Prop_lut3_I2_O)        0.299     4.909 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.022     5.932    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X37Y80         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        1.468    22.647    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y80         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.229    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.405    22.169    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.169    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 16.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.313    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.897    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.830    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.313    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y79         FDPE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y79         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X42Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     0.826    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.313    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y79         FDPE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y79         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X42Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     0.826    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.313    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y79         FDPE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y79         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X42Y79         FDPE (Remov_fdpe_C_PRE)     -0.071     0.826    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.313    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X43Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.897    
    SLICE_X43Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.805    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.313    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X43Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X43Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.805    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.277%)  route 0.244ns (56.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.129     1.313    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X43Y79         FDPE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y79         FDPE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.897    
    SLICE_X43Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     0.802    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.452%)  route 0.405ns (68.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.290     1.475    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X38Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.452%)  route 0.405ns (68.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.290     1.475    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X38Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.452%)  route 0.405ns (68.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.548     0.884    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.115     1.140    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.185 f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.290     1.475    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X38Y79         FDCE                                         f  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  flute_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    flute_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  flute_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6053, routed)        0.813     1.179    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y79         FDCE                                         r  flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X38Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    flute_i/psAxiInterconnect/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.627    





