Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[12:45:11.395633] Configured Lic search path (21.01-s002): 5280@CadenceServer

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: -files run.tcl 
Date:    Wed Nov 05 12:45:11 2025
Host:    cad21 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (20cores*28cpus*1physical cpu*Intel(R) Core(TM) i7-14700 33792KB) (32363712KB)
PID:     10660
OS:      Red Hat Enterprise Linux release 8.7 (Ootpa)


[12:45:11.462617] Periodic Lic check successful
[12:45:11.462624] Feature usage summary:
[12:45:11.462624] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...Using chipware dir from user defined $CW_DIR environment variable set to /home/install/GENUS211/tools.lnx86/lib/chipware
Using chipware simulation model dir from user defined $CW_DIR_SIM environment variable set to /home/install/GENUS211/tools.lnx86/lib/chipware/sim

Finished loading tool scripts (3 seconds elapsed).

#@ Processing -files option
@genus 1> source run.tcl
#@ Begin verbose source ./run.tcl
@file(run.tcl) 1: set_db init_lib_search_path /home/install/FOUNDRY/digital/45nm/LIBS/lib/max
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/45nm/LIBS/lib/max
@file(run.tcl) 2: set_db lef_library /home/install/FOUNDRY/digital/45nm/LIBS/lef/gsclib045.fixed.lef

  According to lef_library, there are total 9 routing layers [ V(4) / H(5) ]

  Setting attribute of root '/': 'lef_library' = /home/install/FOUNDRY/digital/45nm/LIBS/lef/gsclib045.fixed.lef
@file(run.tcl) 3: set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/ADDFHX2'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/ADDFHX4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/ADDFHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/ADDFXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/ADDHX2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/ADDHXL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND2X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND2X6'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND2XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND3X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND3X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND3XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND4X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND4X4'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND4X8'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AND4XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AO21X1'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AO21X2'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AO21XL'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'gpdk045bc/AO22X1'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-43'.
  Library has 291 usable logic and 126 usable sequential lib-cells.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
        : Default system time/capacitance unit will be used.
  Setting attribute of root '/': 'library' = slow.lib
@file(run.tcl) 5: read_hdl {./../../Custom/Custom.srcs/sources_1/new/top.v}
    initial begin
          |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 37, column 11.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(run.tcl) 7: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top' from file './../../Custom/Custom.srcs/sources_1/new/top.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'top' with default parameters value.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[0][0]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[0][1]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[0][2]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[0][3]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[1][0]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[1][1]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[1][2]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[1][3]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[2][0]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[2][1]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[2][2]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[2][3]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[3][0]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[3][1]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[3][2]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'matrix[3][3]' in module 'top' in file './../../Custom/Custom.srcs/sources_1/new/top.v' on line 103, column 30, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(run.tcl) 9: read_sdc ./constraints_top.sdc
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '6' of the SDC file './constraints_top.sdc'  cannot find any ports named 'count'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : Invalid SDC command option combination. [SDC-204] [set_io_delay]
        : The set_io_delay command does not accept empty ports lists
        : This option is not valid for the indicated SDC command. Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file './constraints_top.sdc': set_output_delay -max 1.0 [get_ports 'count'] -clock [get_clocks 'clk'].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      1 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
Warning : Total failed commands during read_sdc are 2
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(run.tcl) 13: syn_generic
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[0][0]' in module 'top'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[0][1]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[0][2]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[0][3]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[1][0]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[1][1]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[1][2]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[1][3]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[2][0]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[2][1]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[2][2]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[2][3]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[3][0]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[3][1]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[3][2]' in module 'top'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'matrix[3][3]' in module 'top'.

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 127.9 ps std_slew: 19.0 ps std_load: 2.2 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_rows_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_rows_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_rows_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_rows_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_cols_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_cols_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_cols_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'drive_cols_reg[3]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 8 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 4.416 ohm (from lef_library)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000414  
Metal3          H         1.00        0.000414  
Metal4          V         1.00        0.000414  
Metal5          H         1.00        0.000414  
Metal6          V         1.00        0.000414  
Metal7          H         1.00        0.000414  
Metal8          V         1.00        0.000414  
Metal9          H         1.00        0.000414  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         3.000000  
Metal2          V         1.00         2.428571  
Metal3          H         1.00         2.428571  
Metal4          V         1.00         2.428571  
Metal5          H         1.00         2.428571  
Metal6          V         1.00         2.428571  
Metal7          H         1.00         2.428571  
Metal8          V         1.00         2.428571  
Metal9          H         1.00         0.285714  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.070000  
Metal3          H         1.00         0.070000  
Metal4          V         1.00         0.070000  
Metal5          H         1.00         0.070000  
Metal6          V         1.00         0.070000  
Metal7          H         1.00         0.070000  
Metal8          V         1.00         0.070000  
Metal9          H         1.00         0.070000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 4.416 ohm (from lef_library)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000414  
Metal3          H         1.00        0.000414  
Metal4          V         1.00        0.000414  
Metal5          H         1.00        0.000414  
Metal6          V         1.00        0.000414  
Metal7          H         1.00        0.000414  
Metal8          V         1.00        0.000414  
Metal9          H         1.00        0.000414  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         3.000000  
Metal2          V         1.00         2.428571  
Metal3          H         1.00         2.428571  
Metal4          V         1.00         2.428571  
Metal5          H         1.00         2.428571  
Metal6          V         1.00         2.428571  
Metal7          H         1.00         2.428571  
Metal8          V         1.00         2.428571  
Metal9          H         1.00         0.285714  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.070000  
Metal3          H         1.00         0.070000  
Metal4          V         1.00         0.070000  
Metal5          H         1.00         0.070000  
Metal6          V         1.00         0.070000  
Metal7          H         1.00         0.070000  
Metal8          V         1.00         0.070000  
Metal9          H         1.00         0.070000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip mux common data inputs (accepts: 5, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         0.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         1.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       5 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 19
g225 g226 g227 g228 g237 g238 g246 mux_j_63_28 mux_state_63_28 g221 g222 g223 g224 g235 g236 g245 mux_i_86_28 mux_state_86_28 mux_state_53_249 
SOP DEBUG : Module= top, Cluster= ctl_cols_63_28, ctl= 3, Non-ctl= 19
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_cols_63_28.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'top':
          sop(1) 
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'top'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         1.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-250    |Info    |    1 |Processing multi-dimensional arrays.            |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-818    |Warning |    1 |Using default parameter value for module        |
|             |        |      | elaboration.                                   |
| CWD-19      |Info    |    3 |An implementation was inferred.                 |
| DPOPT-5     |Info    |    1 |Skipping datapath optimization.                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-125 |Warning |   16 |Undriven signal detected.                       |
|             |        |      |The undriven signal handling can be controlled  |
|             |        |      | by setting the attribute                       |
|             |        |      | 'hdl_unconnected_value' before syn_generic     |
|             |        |      | command.                                       |
| ELABUTL-130 |Info    |   16 |Undriven signal detected.                       |
|             |        |      |The 'hdl_unconnected_value' attribute controls  |
|             |        |      | treatment of undriven signal.                  |
| GLO-12      |Info    |    8 |Replacing a flip-flop with a logic constant 0.  |
|             |        |      |To prevent this optimization, set the           |
|             |        |      | 'optimize_constant_0_flops' root attribute to  |
|             |        |      | 'false' or 'optimize_constant_0_seq' instance  |
|             |        |      | attribute to 'false'. You can also see the     |
|             |        |      | complete list of deleted sequential with       |
|             |        |      | command 'report sequential -deleted'           |
|             |        |      | (on Reason 'constant0').                       |
| GLO-34      |Info    |    3 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |    9 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| LBR-41      |Info    |    1 |An output library pin lacks a function          |
|             |        |      | attribute.                                     |
|             |        |      |If the remainder of this library cell's         |
|             |        |      | semantic checks are successful, it will be     |
|             |        |      | considered as a timing-model                   |
|             |        |      | (because one of its outputs does not have a va |
|             |        |      | lid function.                                  |
| LBR-43      |Warning |  485 |Libcell has no area attribute.  Defaulting to 0 |
|             |        |      | area.                                          |
|             |        |      |Specify a valid area value for the libcell.     |
| LBR-155     |Info    |  744 |Mismatch in unateness between 'timing_sense'    |
|             |        |      | attribute and the function.                    |
|             |        |      |The 'timing_sense' attribute will be respected. |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-170     |Info    |  128 |Ignoring specified timing sense.                |
|             |        |      |Timing sense should never be set with           |
|             |        |      | 'rising_edge' or 'falling_edge' timing type.   |
| LBR-412     |Info    |    1 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-516     |Info    |    1 |Missing library level attribute.                |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin  |
|             |        |      | definition.                                    |
| LBR-714     |Warning |    1 |Inconsistency detected among the units          |
|             |        |      | specified in the timing libraries being used.  |
|             |        |      |Default system time/capacitance unit will be    |
|             |        |      | used.                                          |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SDC-202     |Error   |    1 |Could not interpret SDC command.                |
|             |        |      |The 'read_sdc' command encountered a problem    |
|             |        |      | while trying to evaluate an SDC command. This  |
|             |        |      | SDC command will be added to the Tcl variable  |
|             |        |      | $::dc::sdc_failed_commands.                    |
| SDC-204     |Error   |    1 |Invalid SDC command option combination.         |
|             |        |      |This option is not valid for the indicated SDC  |
|             |        |      | command. Check the SDC command and contact     |
|             |        |      | Cadence customer support if you believe this   |
|             |        |      | option combination should be supported.        |
| SDC-208     |Warning |    1 |Could not find requested search value.          |
|             |        |      |Use get_* commands to find the objects along    |
|             |        |      | with a wild card entry in the name of the      |
|             |        |      | object to check if the object is existing with |
|             |        |      | different naming style.                        |
| SDC-209     |Warning |    1 |One or more commands failed when these          |
|             |        |      | constraints were applied.                      |
|             |        |      |You can examine the failed commands or save     |
|             |        |      | them to a file by querying the Tcl variable    |
|             |        |      | $::dc::sdc_failed_commands.                    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.       |
| VLOGPT-37   |Warning |    1 |Ignoring unsynthesizable construct.             |
|             |        |      |For example, the following constructs will be   |
|             |        |      | ignored:
    - initial block
    - final       |
|             |        |      | block
    - program block
    - property       |
|             |        |      | block
    - sequence block
    - covergroup
   |
|             |        |      | - checker block
    - gate drive strength
     |
|             |        |      | - system task enable
    - reg declaration     |
|             |        |      | with initial value
    - specify block.        |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 4.416 ohm (from lef_library)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000414  
Metal3          H         1.00        0.000414  
Metal4          V         1.00        0.000414  
Metal5          H         1.00        0.000414  
Metal6          V         1.00        0.000414  
Metal7          H         1.00        0.000414  
Metal8          V         1.00        0.000414  
Metal9          H         1.00        0.000414  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         3.000000  
Metal2          V         1.00         2.428571  
Metal3          H         1.00         2.428571  
Metal4          V         1.00         2.428571  
Metal5          H         1.00         2.428571  
Metal6          V         1.00         2.428571  
Metal7          H         1.00         2.428571  
Metal8          V         1.00         2.428571  
Metal9          H         1.00         0.285714  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.070000  
Metal3          H         1.00         0.070000  
Metal4          V         1.00         0.070000  
Metal5          H         1.00         0.070000  
Metal6          V         1.00         0.070000  
Metal7          H         1.00         0.070000  
Metal8          V         1.00         0.070000  
Metal9          H         1.00         0.070000  

Mapper: Libraries have:
	domain _default_: 291 combo usable cells and 126 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'key_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'key_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Multi-threaded Virtual Mapping    (8 threads, 8 of 28 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |Sev  |Count |                     Message Text                       |
--------------------------------------------------------------------------------
| GLO-12 |Info |    1 |Replacing a flip-flop with a logic constant 0.          |
|        |     |      |To prevent this optimization, set the                   |
|        |     |      | 'optimize_constant_0_flops' root attribute to 'false'  |
|        |     |      | or 'optimize_constant_0_seq' instance attribute to     |
|        |     |      | 'false'. You can also see the complete list of deleted |
|        |     |      | sequential with command 'report sequential -deleted'   |
|        |     |      | (on Reason 'constant0').                               |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.     |
|        |     |      |Optimizations such as constant propagation or           |
|        |     |      | redundancy removal could change the connections so a   |
|        |     |      | hierarchical instance does not drive any primary       |
|        |     |      | outputs anymore. To see the list of deleted            |
|        |     |      | hierarchical instances, set the 'information_level'    |
|        |     |      | attribute to 2 or above. If the message is truncated   |
|        |     |      | set the message attribute 'truncate' to false to see   |
|        |     |      | the complete list. To prevent this optimization, set   |
|        |     |      | the 'delete_unloaded_insts' root/subdesign attribute   |
|        |     |      | to 'false' or 'preserve' instance attribute to 'true'. |
| GLO-45 |Info |    1 |Replacing the synchronous part of an always feeding     |
|        |     |      | back flip-flop with a logic constant.                  |
|        |     |      |To prevent this optimization, set                       |
|        |     |      | 'optimize_constant_feedback_seqs' root attribute to    |
|        |     |      | 'false'. The instance attribute                        |
|        |     |      | 'optimize_constant_feedback_seq' controls this         |
|        |     |      | optimization.                                          |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -400 ps
Target path end-point (Pin: state_reg[0]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     5        100.0
Excluded from State Retention       5        100.0
    - Will not convert              5        100.0
      - Preserved                   0          0.0
      - Power intent excluded       5        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.995552
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.0(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.0(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       208       859       181
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        71       237       181
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(run.tcl) 14: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 127.9 ps std_slew: 19.0 ps std_load: 2.2 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 4.416 ohm (from lef_library)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000414  
Metal3          H         1.00        0.000414  
Metal4          V         1.00        0.000414  
Metal5          H         1.00        0.000414  
Metal6          V         1.00        0.000414  
Metal7          H         1.00        0.000414  
Metal8          V         1.00        0.000414  
Metal9          H         1.00        0.000414  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         3.000000  
Metal2          V         1.00         2.428571  
Metal3          H         1.00         2.428571  
Metal4          V         1.00         2.428571  
Metal5          H         1.00         2.428571  
Metal6          V         1.00         2.428571  
Metal7          H         1.00         2.428571  
Metal8          V         1.00         2.428571  
Metal9          H         1.00         0.285714  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.070000  
Metal3          H         1.00         0.070000  
Metal4          V         1.00         0.070000  
Metal5          H         1.00         0.070000  
Metal6          V         1.00         0.070000  
Metal7          H         1.00         0.070000  
Metal8          V         1.00         0.070000  
Metal9          H         1.00         0.070000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 291 combo usable cells and 126 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.0(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.0(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 4.416 ohm (from lef_library)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000414  
Metal3          H         1.00        0.000414  
Metal4          V         1.00        0.000414  
Metal5          H         1.00        0.000414  
Metal6          V         1.00        0.000414  
Metal7          H         1.00        0.000414  
Metal8          V         1.00        0.000414  
Metal9          H         1.00        0.000414  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         3.000000  
Metal2          V         1.00         2.428571  
Metal3          H         1.00         2.428571  
Metal4          V         1.00         2.428571  
Metal5          H         1.00         2.428571  
Metal6          V         1.00         2.428571  
Metal7          H         1.00         2.428571  
Metal8          V         1.00         2.428571  
Metal9          H         1.00         0.285714  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.070000  
Metal3          H         1.00         0.070000  
Metal4          V         1.00         0.070000  
Metal5          H         1.00         0.070000  
Metal6          V         1.00         0.070000  
Metal7          H         1.00         0.070000  
Metal8          V         1.00         0.070000  
Metal9          H         1.00         0.070000  

Mapper: Libraries have:
	domain _default_: 291 combo usable cells and 126 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 28 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -400 ps
Target path end-point (Pin: state_reg[0]/d)

Multi-threaded Technology Mapping (8 threads, 8 of 28 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  420     -538 
            Worst cost_group: clk, WNS: -538.5
            Path: state_reg[0]/CK --> state_reg[0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -400     -538     -10%     1000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -538 ps
Target path end-point (Pin: state_reg[0]/D (DFFRHQX8/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |Sev  |Count |                    Message Text                      |
--------------------------------------------------------------------------------
| LBR-155  |Info |  248 |Mismatch in unateness between 'timing_sense'          |
|          |     |      | attribute and the function.                          |
|          |     |      |The 'timing_sense' attribute will be respected.       |
| LBR-170  |Info |   32 |Ignoring specified timing sense.                      |
|          |     |      |Timing sense should never be set with 'rising_edge'   |
|          |     |      | or 'falling_edge' timing type.                       |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.          |
| SYNTH-2  |Info |    1 |Done synthesizing.                                    |
| SYNTH-4  |Info |    1 |Mapping.                                              |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 367     -555 
            Worst cost_group: clk, WNS: -555.4
            Path: state_reg[1]/CK --> state_reg[0]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -538     -555      -1%     1000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                     5        100.0
Excluded from State Retention       5        100.0
    - Will not convert              5        100.0
      - Preserved                   0          0.0
      - Power intent excluded       5        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time -0.0028040000000002507
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.3(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.3(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/top/fv_map.fv.json' for netlist 'fv/top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.3(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.3(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.00010399999999943788
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.3(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.3(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:top ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) | 100.3(100.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.3(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   367     -555     -1121         0        0
            Worst cost_group: clk, WNS: -555.4
            Path: state_reg[1]/CK --> state_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  367     -555     -1121         0        0
            Worst cost_group: clk, WNS: -555.4
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  426     -467     -1122         0        0
            Worst cost_group: clk, WNS: -467.3
            Path: state_reg[0]/CK --> state_reg[0]/D
 incr_delay                  428     -460     -1108         0        0
            Worst cost_group: clk, WNS: -460.7
            Path: state_reg[0]/CK --> state_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        50  (       17 /       18 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        30  (        0 /        0 )  0.00
    plc_st_fence        30  (        0 /        0 )  0.00
        plc_star        30  (        0 /        0 )  0.00
      plc_laf_st        30  (        0 /        0 )  0.00
 plc_laf_st_fence        30  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        39  (        4 /        5 )  0.01
   plc_laf_lo_st        30  (        0 /        0 )  0.00
       plc_lo_st        30  (        0 /        0 )  0.00
        mb_split        30  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                    428     -460     -1108         0        0
            Worst cost_group: clk, WNS: -460.7
            Path: state_reg[0]/CK --> state_reg[0]/D
 incr_tns                    433     -456     -1352         0        0
            Worst cost_group: clk, WNS: -456.9
            Path: state_reg[0]/CK --> state_reg[0]/D
 incr_tns                    433     -456     -1352         0        0
            Worst cost_group: clk, WNS: -456.9
            Path: state_reg[0]/CK --> state_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        50  (       10 /       15 )  0.02
   plc_laf_lo_st        40  (        0 /        0 )  0.00
       plc_lo_st        40  (        0 /        0 )  0.00
            fopt        40  (        0 /        0 )  0.00
       crit_dnsz        65  (       10 /       18 )  0.03
             dup        30  (        0 /        0 )  0.00
        setup_dn        30  (        1 /        1 )  0.00
        mb_split        29  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9958269999999994
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) |  50.1( 50.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  50.1( 50.0) |   12:45:17 (Nov05) |  677.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:15 (Nov05) |  181.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:01) |  50.1( 50.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.1(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |  -0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:16 (Nov05) |  181.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  50.1( 50.0) |   12:45:17 (Nov05) |  677.5 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:17 (Nov05) |  677.5 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -        71       237       181
##>M:Pre Cleanup                        0         -         -        71       237       181
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -        84       286       181
##>M:Const Prop                         0      -555      1121        84       286       181
##>M:Cleanup                            1      -456      1352        92       347       677
##>M:MBCI                               0         -         -        92       347       677
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(run.tcl) 15: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 4.416 ohm (from lef_library)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000414  
Metal3          H         1.00        0.000414  
Metal4          V         1.00        0.000414  
Metal5          H         1.00        0.000414  
Metal6          V         1.00        0.000414  
Metal7          H         1.00        0.000414  
Metal8          V         1.00        0.000414  
Metal9          H         1.00        0.000414  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         3.000000  
Metal2          V         1.00         2.428571  
Metal3          H         1.00         2.428571  
Metal4          V         1.00         2.428571  
Metal5          H         1.00         2.428571  
Metal6          V         1.00         2.428571  
Metal7          H         1.00         2.428571  
Metal8          V         1.00         2.428571  
Metal9          H         1.00         0.285714  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.070000  
Metal3          H         1.00         0.070000  
Metal4          V         1.00         0.070000  
Metal5          H         1.00         0.070000  
Metal6          V         1.00         0.070000  
Metal7          H         1.00         0.070000  
Metal8          V         1.00         0.070000  
Metal9          H         1.00         0.070000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                   433     -456     -1352         0        0
            Worst cost_group: clk, WNS: -456.9
            Path: state_reg[0]/CK --> state_reg[0]/D
-------------------------------------------------------------------------------
 const_prop                  433     -456     -1352         0        0
            Worst cost_group: clk, WNS: -456.9
            Path: state_reg[0]/CK --> state_reg[0]/D
 simp_cc_inputs              431     -441     -1336         0        0
            Worst cost_group: clk, WNS: -441.7
            Path: state_reg[0]/CK --> state_reg[0]/D
-------------------------------------------------------------------------------
 hi_fo_buf                   431     -441     -1336         0        0
            Worst cost_group: clk, WNS: -441.7
            Path: state_reg[0]/CK --> state_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  431     -441     -1336         0        0
            Worst cost_group: clk, WNS: -441.7
            Path: state_reg[0]/CK --> state_reg[0]/D
 incr_delay                  464     -333      -894         0        0
            Worst cost_group: clk, WNS: -333.5
            Path: state_reg[0]/CK --> state_reg[0]/D
 incr_delay                  471     -325      -905         0        0
            Worst cost_group: clk, WNS: -325.9
            Path: drive_cols_reg[0]160/CK --> state_reg[0]/D
 incr_delay                  474     -315      -892         0        0
            Worst cost_group: clk, WNS: -315.8
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  485     -311      -885         0        0
            Worst cost_group: clk, WNS: -311.6
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  487     -310      -884         0        0
            Worst cost_group: clk, WNS: -310.1
            Path: state_reg[1]/CK --> state_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        82  (       18 /       34 )  0.04
       crit_upsz        60  (        0 /        0 )  0.01
       crit_slew        60  (        0 /        8 )  0.01
        setup_dn        60  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        60  (        0 /        0 )  0.00
    plc_st_fence        60  (        0 /        0 )  0.00
        plc_star        60  (        0 /        0 )  0.00
      plc_laf_st        60  (        0 /        0 )  0.00
 plc_laf_st_fence        60  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        60  (        0 /        0 )  0.00
       plc_lo_st        60  (        0 /        0 )  0.00
            fopt        60  (        0 /        0 )  0.00
       crit_swap        60  (        0 /        0 )  0.01
       mux2_swap        60  (        0 /        0 )  0.00
       crit_dnsz       112  (        2 /        6 )  0.05
       load_swap        60  (        0 /        0 )  0.01
            fopt        63  (        2 /       13 )  0.03
        setup_dn        60  (        0 /        0 )  0.01
       load_isol        77  (        6 /        6 )  0.07
       load_isol        61  (        0 /        0 )  0.00
        move_for        61  (        0 /        0 )  0.00
        move_for        61  (        0 /        0 )  0.00
          rem_bi        61  (        0 /        0 )  0.00
         offload        61  (        0 /        0 )  0.00
          rem_bi        61  (        0 /        0 )  0.00
         offload        61  (        0 /        0 )  0.00
           phase        61  (        0 /        0 )  0.00
        in_phase        61  (        0 /        0 )  0.00
       merge_bit        61  (        0 /        0 )  0.00
     merge_idrvr        61  (        0 /        0 )  0.00
     merge_iload        61  (        0 /        0 )  0.00
    merge_idload        61  (        0 /        0 )  0.00
      merge_drvr        61  (        0 /        0 )  0.00
      merge_load        61  (        0 /        0 )  0.00
          decomp        61  (        0 /        0 )  0.03
        p_decomp        61  (        0 /        0 )  0.04
        levelize        61  (        0 /        0 )  0.00
        mb_split        61  (        0 /        0 )  0.00
             dup        61  (        0 /        2 )  0.01
      mux_retime        61  (        0 /        0 )  0.00
         buf2inv        61  (        0 /        0 )  0.00
             exp        16  (        2 /        3 )  0.00
       gate_deco        51  (        3 /        3 )  0.17
       gcomp_tim        15  (        1 /        1 )  0.02
  inv_pair_2_buf        60  (        0 /        0 )  0.00

 incr_delay                  557     -233      -797         0        0
            Worst cost_group: clk, WNS: -233.4
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  608     -206      -723         0        0
            Worst cost_group: clk, WNS: -206.6
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  615     -182      -674         0        0
            Worst cost_group: clk, WNS: -182.6
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  663     -166      -651         0        0
            Worst cost_group: clk, WNS: -166.4
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  661     -157      -593         0        0
            Worst cost_group: clk, WNS: -157.4
            Path: state_reg[1]/CK --> state_reg[0]/D
 incr_delay                  679     -149      -567         0        0
            Worst cost_group: clk, WNS: -149.9
            Path: rst --> drive_rows_reg[0]156/D
 incr_delay                  690     -143      -530         0        0
            Worst cost_group: clk, WNS: -143.1
            Path: state_reg[0]/CK --> state_reg[0]/D
 incr_delay                  727     -114      -441         0        0
            Worst cost_group: clk, WNS: -114.3
            Path: rst --> drive_cols_reg[0]160/D
 incr_delay                  735     -107      -426         0        0
            Worst cost_group: clk, WNS: -107.9
            Path: rst --> drive_rows_reg[0]156/D
 incr_delay                  734     -107      -426         0        0
            Worst cost_group: clk, WNS: -107.9
            Path: rst --> drive_rows_reg[0]156/D
 incr_delay                  734     -107      -426         0        0
            Worst cost_group: clk, WNS: -107.9
            Path: rst --> drive_rows_reg[0]156/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        24  (       11 /       22 )  0.57
        crr_glob        40  (       11 /       11 )  0.03
         crr_200        23  (       17 /       22 )  0.21
        crr_glob        48  (       13 /       17 )  0.02
         crr_300         7  (        4 /        5 )  0.05
        crr_glob        14  (        0 /        4 )  0.01
         crr_400        17  (       13 /       16 )  0.18
        crr_glob        34  (        9 /       13 )  0.02
         crr_111        37  (       22 /       34 )  0.58
        crr_glob        47  (       11 /       22 )  0.05
         crr_210         8  (        2 /        7 )  0.11
        crr_glob        14  (        0 /        2 )  0.01
         crr_110        23  (       12 /       19 )  0.22
        crr_glob        32  (        9 /       12 )  0.02
         crr_101        17  (        7 /       13 )  0.11
        crr_glob        20  (        6 /        7 )  0.01
         crr_201        15  (        6 /       13 )  0.12
        crr_glob        23  (        4 /        6 )  0.01
         crr_211        34  (       16 /       31 )  0.58
        crr_glob        61  (       15 /       16 )  0.04
        crit_msz        10  (        4 /        4 )  0.00
       crit_upsz         6  (        0 /        0 )  0.00
       crit_slew         6  (        0 /        0 )  0.00
        setup_dn        12  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         6  (        0 /        0 )  0.00
    plc_st_fence         6  (        0 /        0 )  0.00
        plc_star         6  (        0 /        0 )  0.00
      plc_laf_st         6  (        0 /        0 )  0.00
 plc_laf_st_fence         6  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         6  (        0 /        0 )  0.00
            fopt        12  (        0 /        2 )  0.00
       crit_swap         6  (        0 /        0 )  0.00
       mux2_swap         6  (        0 /        0 )  0.00
       crit_dnsz         9  (        0 /        0 )  0.00
       load_swap         6  (        0 /        0 )  0.00
            fopt        12  (        0 /        2 )  0.00
        setup_dn        12  (        0 /        0 )  0.00
       load_isol        12  (        0 /        0 )  0.00
       load_isol        12  (        0 /        0 )  0.00
        move_for        12  (        0 /        0 )  0.00
        move_for        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
       merge_bit         6  (        0 /        0 )  0.00
     merge_idrvr         6  (        0 /        0 )  0.00
     merge_iload         6  (        0 /        0 )  0.00
    merge_idload         6  (        0 /        0 )  0.00
      merge_drvr         6  (        0 /        0 )  0.00
      merge_load         6  (        0 /        0 )  0.00
           phase         6  (        0 /        0 )  0.00
          decomp         6  (        0 /        0 )  0.00
        p_decomp         6  (        0 /        0 )  0.00
        levelize         6  (        0 /        0 )  0.00
        mb_split         6  (        0 /        0 )  0.00
        in_phase         6  (        0 /        0 )  0.00
             dup         6  (        0 /        1 )  0.00
      mux_retime         6  (        0 /        0 )  0.00
         buf2inv         6  (        0 /        0 )  0.00
             exp         5  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         4  (        0 /        0 )  0.00
  inv_pair_2_buf         6  (        0 /        0 )  0.00
 init_drc                    734     -107      -426         0        0
            Worst cost_group: clk, WNS: -107.9
            Path: rst --> drive_rows_reg[0]156/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    734     -107      -426         0        0
            Worst cost_group: clk, WNS: -107.9
            Path: rst --> drive_rows_reg[0]156/D
 incr_tns                    748     -107      -381         0        0
            Worst cost_group: clk, WNS: -107.8
            Path: rst --> drive_rows_reg[0]156/D
 incr_tns                    748     -107      -381         0        0
            Worst cost_group: clk, WNS: -107.8
            Path: rst --> drive_rows_reg[0]156/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        63  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        63  (       16 /       47 )  0.05
       crit_upsz        47  (        0 /       15 )  0.02
   plc_laf_lo_st        47  (        0 /        0 )  0.00
       plc_lo_st        47  (        0 /        0 )  0.00
       crit_swap        47  (        0 /        6 )  0.01
       mux2_swap        47  (        0 /        0 )  0.00
       crit_dnsz        76  (        7 /       10 )  0.03
       load_swap        40  (        0 /        1 )  0.01
            fopt        40  (        1 /        4 )  0.02
        setup_dn        39  (        0 /        1 )  0.00
       load_isol        39  (        0 /        0 )  0.03
       load_isol        39  (        0 /        0 )  0.00
        move_for        39  (        0 /        1 )  0.01
        move_for        39  (        1 /        2 )  0.01
          rem_bi        38  (        0 /        0 )  0.00
         offload        38  (        0 /        0 )  0.00
          rem_bi        38  (        1 /        1 )  0.00
         offload        37  (        0 /        0 )  0.00
       merge_bit        40  (        2 /        3 )  0.00
     merge_idrvr        35  (        0 /        0 )  0.00
     merge_iload        35  (        0 /        0 )  0.00
    merge_idload        35  (        0 /        0 )  0.00
      merge_drvr        35  (        0 /        0 )  0.00
      merge_load        35  (        0 /        0 )  0.00
           phase        35  (        0 /        0 )  0.00
          decomp        35  (        0 /        0 )  0.01
        p_decomp        35  (        0 /        0 )  0.00
        levelize        35  (        0 /        0 )  0.00
        mb_split        35  (        0 /        0 )  0.00
             dup        35  (        0 /        0 )  0.00
      mux_retime        35  (        0 /        0 )  0.00
       crr_local        35  (        5 /       17 )  0.21
         buf2inv        30  (        0 /        0 )  0.00

 init_area                   748     -107      -381         0        0
            Worst cost_group: clk, WNS: -107.8
            Path: rst --> drive_rows_reg[0]156/D
 rem_buf                     737     -107      -381         0        0
            Worst cost_group: clk, WNS: -107.8
            Path: rst --> drive_rows_reg[0]156/D
 rem_inv                     730     -107      -381         0        0
            Worst cost_group: clk, WNS: -107.8
            Path: rst --> drive_rows_reg[0]156/D
 merge_bi                    727     -107      -380         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 io_phase                    716     -107      -379         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 gate_comp                   712     -107      -379         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 glob_area                   710     -107      -378         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 area_down                   679     -107      -378         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.00
         rem_buf         5  (        3 /        5 )  0.00
         rem_inv        17  (        3 /        7 )  0.01
        merge_bi        11  (        3 /        9 )  0.01
      rem_inv_qb         5  (        0 /        0 )  0.00
    seq_res_area         2  (        0 /        2 )  0.02
        io_phase        18  (        4 /        5 )  0.02
       gate_comp        20  (        1 /        2 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        13  (        6 /       13 )  0.01
       area_down        32  (        9 /       14 )  0.04
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         2  (        0 /        2 )  0.00
         rem_inv        10  (        0 /        3 )  0.01
        merge_bi         8  (        0 /        6 )  0.01
      rem_inv_qb         5  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  679     -107      -378         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 incr_delay                  679     -107      -378         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         1  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_200         1  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_300         1  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_400         1  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_111         2  (        0 /        2 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_210         1  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_110         2  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_101         2  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
         crr_201         1  (        0 /        1 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_211         1  (        0 /        1 )  0.01
        crr_glob         3  (        0 /        0 )  0.00
        crit_msz         4  (        1 /        1 )  0.00
       crit_upsz         3  (        0 /        0 )  0.00
       crit_slew         3  (        0 /        0 )  0.00
        setup_dn         6  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         3  (        0 /        0 )  0.00
    plc_st_fence         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
      plc_laf_st         3  (        0 /        0 )  0.00
 plc_laf_st_fence         3  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         3  (        0 /        0 )  0.00
            fopt         6  (        0 /        1 )  0.00
       crit_swap         3  (        0 /        0 )  0.00
       mux2_swap         3  (        0 /        0 )  0.00
       crit_dnsz         5  (        0 /        0 )  0.00
       load_swap         3  (        0 /        0 )  0.00
            fopt         6  (        0 /        1 )  0.00
        setup_dn         6  (        0 /        0 )  0.00
       load_isol         6  (        0 /        0 )  0.00
       load_isol         6  (        0 /        0 )  0.00
        move_for         6  (        0 /        0 )  0.00
        move_for         6  (        0 /        0 )  0.00
          rem_bi         6  (        0 /        0 )  0.00
         offload         6  (        0 /        0 )  0.00
          rem_bi         6  (        0 /        0 )  0.00
         offload         6  (        0 /        0 )  0.00
       merge_bit         3  (        0 /        0 )  0.00
     merge_idrvr         3  (        0 /        0 )  0.00
     merge_iload         3  (        0 /        0 )  0.00
    merge_idload         3  (        0 /        0 )  0.00
      merge_drvr         3  (        0 /        0 )  0.00
      merge_load         3  (        0 /        0 )  0.00
           phase         3  (        0 /        0 )  0.00
          decomp         3  (        0 /        0 )  0.00
        p_decomp         3  (        0 /        0 )  0.00
        levelize         3  (        0 /        0 )  0.00
        mb_split         3  (        0 /        0 )  0.00
        in_phase         3  (        0 /        0 )  0.00
             dup         3  (        0 /        0 )  0.00
      mux_retime         3  (        0 /        0 )  0.00
         buf2inv         3  (        0 /        0 )  0.00
             exp         2  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim        10  (        0 /        0 )  0.01
  inv_pair_2_buf         3  (        0 /        0 )  0.00
 init_drc                    679     -107      -378         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    679     -107      -378         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 incr_tns                    686     -107      -360         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        27  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        27  (        4 /       10 )  0.02
       crit_upsz        23  (        3 /        8 )  0.01
   plc_laf_lo_st        20  (        0 /        0 )  0.00
       plc_lo_st        20  (        0 /        0 )  0.00
       crit_swap        20  (        0 /        2 )  0.01
       mux2_swap        20  (        0 /        0 )  0.00
       crit_dnsz        48  (        1 /        6 )  0.02
       load_swap        19  (        0 /        3 )  0.01
            fopt        19  (        0 /        2 )  0.00
        setup_dn        19  (        0 /        0 )  0.00
       load_isol        19  (        0 /        0 )  0.02
       load_isol        19  (        0 /        0 )  0.01
        move_for        19  (        0 /        0 )  0.00
        move_for        19  (        0 /        0 )  0.00
          rem_bi        19  (        0 /        0 )  0.00
         offload        19  (        0 /        0 )  0.00
          rem_bi        19  (        0 /        0 )  0.00
         offload        19  (        0 /        0 )  0.00
       merge_bit        22  (        2 /        3 )  0.00
     merge_idrvr        18  (        0 /        0 )  0.00
     merge_iload        18  (        0 /        0 )  0.00
    merge_idload        18  (        0 /        0 )  0.00
      merge_drvr        18  (        0 /        0 )  0.00
      merge_load        18  (        0 /        0 )  0.00
           phase        18  (        0 /        0 )  0.00
          decomp        18  (        0 /        0 )  0.01
        p_decomp        18  (        0 /        0 )  0.00
        levelize        18  (        0 /        0 )  0.00
        mb_split        18  (        0 /        0 )  0.00
             dup        18  (        0 /        0 )  0.00
      mux_retime        18  (        0 /        0 )  0.00
       crr_local        18  (        2 /        7 )  0.11
         buf2inv        16  (        0 /        0 )  0.00

 init_area                   686     -107      -360         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 rem_inv                     683     -107      -360         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 glob_area                   683     -107      -360         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D
 area_down                   678     -107      -360         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        0 /        0 )  0.00
         rem_buf         2  (        0 /        2 )  0.00
         rem_inv         8  (        1 /        2 )  0.01
        merge_bi         6  (        0 /        4 )  0.01
      rem_inv_qb         5  (        0 /        0 )  0.01
        io_phase        14  (        0 /        1 )  0.01
       gate_comp        22  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        2 /       11 )  0.01
       area_down        31  (        3 /       10 )  0.04
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                  678     -107      -360         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         3  (        0 /        0 )  0.00
       crit_upsz         3  (        0 /        0 )  0.00
       crit_slew         3  (        0 /        0 )  0.00
        setup_dn         3  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         3  (        0 /        0 )  0.00
    plc_st_fence         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
      plc_laf_st         3  (        0 /        0 )  0.00
 plc_laf_st_fence         3  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         3  (        0 /        0 )  0.00
       plc_lo_st         3  (        0 /        0 )  0.00
            fopt         3  (        0 /        0 )  0.00
       crit_swap         3  (        0 /        0 )  0.00
       mux2_swap         3  (        0 /        0 )  0.00
       crit_dnsz         5  (        0 /        0 )  0.00
       load_swap         3  (        0 /        0 )  0.00
            fopt         3  (        0 /        1 )  0.00
        setup_dn         3  (        0 /        0 )  0.00
       load_isol         3  (        0 /        0 )  0.00
       load_isol         3  (        0 /        0 )  0.00
        move_for         3  (        0 /        0 )  0.00
        move_for         3  (        0 /        0 )  0.00
          rem_bi         3  (        0 /        0 )  0.00
         offload         3  (        0 /        0 )  0.00
          rem_bi         3  (        0 /        0 )  0.00
         offload         3  (        0 /        0 )  0.00
           phase         3  (        0 /        0 )  0.00
        in_phase         3  (        0 /        0 )  0.00
       merge_bit         3  (        0 /        0 )  0.00
     merge_idrvr         3  (        0 /        0 )  0.00
     merge_iload         3  (        0 /        0 )  0.00
    merge_idload         3  (        0 /        0 )  0.00
      merge_drvr         3  (        0 /        0 )  0.00
      merge_load         3  (        0 /        0 )  0.00
          decomp         3  (        0 /        0 )  0.00
        p_decomp         3  (        0 /        0 )  0.00
        levelize         3  (        0 /        0 )  0.00
        mb_split         3  (        0 /        0 )  0.00
             dup         3  (        0 /        0 )  0.00
      mux_retime         3  (        0 /        0 )  0.00
         buf2inv         3  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim        10  (        0 /        0 )  0.01
  inv_pair_2_buf         3  (        0 /        0 )  0.00

 init_drc                    678     -107      -360         0        0
            Worst cost_group: clk, WNS: -107.3
            Path: rst --> drive_cols_reg[0]160/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| LBR-155 |Info    |  248 |Mismatch in unateness between 'timing_sense'        |
|         |        |      | attribute and the function.                        |
|         |        |      |The 'timing_sense' attribute will be respected.     |
| LBR-170 |Info    |   32 |Ignoring specified timing sense.                    |
|         |        |      |Timing sense should never be set with 'rising_edge' |
|         |        |      | or 'falling_edge' timing type.                     |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(run.tcl) 17: write_hdl > top_netlist.v
@file(run.tcl) 18: write_sdc > top_sdc.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(run.tcl) 20: report power > top_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: top_power.rpt
@file(run.tcl) 21: report area > top_area.rpt
@file(run.tcl) 22: report gates > top_gates.rpt
@file(run.tcl) 23: report timing > top_timing.rpt
@file(run.tcl) 25: gui_show
#@ End verbose source ./run.tcl
WARNING: This version of the tool is 1230 days old.

Lic Summary:
[12:45:54.314179] Cdslmd servers: CadenceServer
[12:45:54.314184] Feature usage summary:
[12:45:54.314184] Genus_Synthesis

Normal exit.