\section{F\+L\+A\+S\+H\+\_\+\+Type\+Def Struct Reference}
\label{structFLASH__TypeDef}\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}


F\+L\+A\+SH Registers.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ A\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ K\+E\+YR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+P\+T\+K\+E\+YR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+P\+T\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ O\+P\+T\+C\+R1}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+L\+A\+SH Registers. 

Definition at line \textbf{ 583} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFLASH__TypeDef_a9cb55206b29a8c16354747c556ab8bea}} 
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!A\+CR@{A\+CR}}
\index{A\+CR@{A\+CR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{A\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t A\+CR}

F\+L\+A\+SH access control register, Address offset\+: 0x00 

Definition at line \textbf{ 585} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFLASH__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

F\+L\+A\+SH control register, Address offset\+: 0x10 

Definition at line \textbf{ 589} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFLASH__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}} 
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!K\+E\+YR@{K\+E\+YR}}
\index{K\+E\+YR@{K\+E\+YR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{K\+E\+YR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t K\+E\+YR}

F\+L\+A\+SH key register, Address offset\+: 0x04 

Definition at line \textbf{ 586} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFLASH__TypeDef_acfef9b6d7da4271943edc04d7dfdf595}} 
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+CR@{O\+P\+T\+CR}}
\index{O\+P\+T\+CR@{O\+P\+T\+CR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{O\+P\+T\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+P\+T\+CR}

F\+L\+A\+SH option control register, Address offset\+: 0x14

F\+L\+A\+SH option control register , Address offset\+: 0x14 

Definition at line \textbf{ 590} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFLASH__TypeDef_a1dddf235f246a1d4e7e5084cd51e2dd0}} 
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+C\+R1@{O\+P\+T\+C\+R1}}
\index{O\+P\+T\+C\+R1@{O\+P\+T\+C\+R1}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{O\+P\+T\+C\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+P\+T\+C\+R1}

F\+L\+A\+SH option control register 1, Address offset\+: 0x18 

Definition at line \textbf{ 520} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structFLASH__TypeDef_afc4900646681dfe1ca43133d376c4423}} 
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!O\+P\+T\+K\+E\+YR@{O\+P\+T\+K\+E\+YR}}
\index{O\+P\+T\+K\+E\+YR@{O\+P\+T\+K\+E\+YR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{O\+P\+T\+K\+E\+YR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t O\+P\+T\+K\+E\+YR}

F\+L\+A\+SH option key register, Address offset\+: 0x08 

Definition at line \textbf{ 587} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFLASH__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!F\+L\+A\+S\+H\+\_\+\+Type\+Def@{F\+L\+A\+S\+H\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

F\+L\+A\+SH status register, Address offset\+: 0x0C 

Definition at line \textbf{ 588} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
