# VLSI Mini Projects in Verilog HDL üöÄ  

This repository contains my **self-developed VLSI mini projects** implemented in **Verilog HDL**.  
I created these projects as part of my **self-learning journey** to improve RTL design, digital logic, and verification skills.  

Each project includes Verilog design files, testbenches, and simulation support with waveforms.  

---

## üìÇ Project List
- **[Dual Port RAM & ROM](./dual_port_ram_rom_a_s)**  
- **[Single Port RAM & ROM](./single_port_ram_rom_a_s)**  
- **[Synchronous & Asynchronous FIFO](./synchronous_asynchronous_fifo)**  
- **[Traffic Light Controller](./traffic_light_controller)**  
- **[Vending Machine Controller](./vending_machine_controller)**  
- **[Washing Machine Controller](./washing_machine_controller)**  

---

## üõ†Ô∏è Tools Used
- **Icarus Verilog (iverilog)** ‚Üí [Download Here](https://steveicarus.github.io/iverilog/)  
- **GTKWave (for waveform viewing)** ‚Üí [Download Here](http://gtkwave.sourceforge.net/)  

---

## ‚ñ∂Ô∏è How to Run the Projects

1. **Clone this Repository**
   ```bash
   git clone https://github.com/TEJAR-EDDY/VLSI_MINI_PROJECTS_FE.git
   cd VLSI_MINI_PROJECTS_FE
