

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Fri Jan 26 21:45:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10818|  10818|  10818|  10818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  10816|  10816|         3|          2|          1|  5408|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    701|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    186|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     263|   1365|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32nmb6_U23  |cnn_fcmp_32ns_32nmb6  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32nmb6_U24  |cnn_fcmp_32ns_32nmb6  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 132|  478|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5nocq_U25  |cnn_mac_muladd_5nocq  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_2_fu_487_p2      |     *    |      0|  0|  17|           5|           5|
    |mul_ln28_fu_352_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln12_fu_470_p2        |     +    |      0|  0|  15|           1|           8|
    |add_ln28_10_fu_459_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_11_fu_589_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_12_fu_606_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_8_fu_493_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_9_fu_441_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln28_fu_384_p2        |     +    |      0|  0|  14|          10|          10|
    |add_ln35_3_fu_917_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln9_fu_232_p2         |     +    |      0|  0|  17|          13|           1|
    |c_fu_708_p2               |     +    |      0|  0|  13|           1|           4|
    |f_fu_238_p2               |     +    |      0|  0|  15|           1|           6|
    |r_fu_304_p2               |     +    |      0|  0|  13|           1|           4|
    |and_ln28_10_fu_796_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_11_fu_882_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_12_fu_888_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_13_fu_298_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_688_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_8_fu_694_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_9_fu_790_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_574_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_244_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln15_fu_292_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_14_fu_562_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_15_fu_652_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_16_fu_658_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_17_fu_670_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_18_fu_676_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_19_fu_754_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_20_fu_760_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_21_fu_772_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_22_fu_778_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_23_fu_846_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_24_fu_852_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_25_fu_864_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_26_fu_870_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_556_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_226_p2        |   icmp   |      0|  0|  13|          13|          13|
    |or_ln12_fu_310_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln25_2_fu_358_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln25_fu_220_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_431_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln28_10_fu_784_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_11_fu_858_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_12_fu_876_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_13_fu_402_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_14_fu_510_p2      |    or    |      0|  0|   6|           1|           6|
    |or_ln28_7_fu_664_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_682_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_766_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_568_p2         |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0           |  select  |      0|  0|  32|           1|          32|
    |select_ln12_5_fu_332_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln12_6_fu_340_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln12_7_fu_364_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln12_8_fu_476_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln12_fu_316_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln28_10_fu_270_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_11_fu_278_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_4_fu_700_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_5_fu_802_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_250_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln28_9_fu_258_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln28_fu_580_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_286_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 701|         403|         352|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_194_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_161_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_150_p4  |   9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_172_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_183_p4               |   9|          2|    4|          8|
    |c_0_reg_190                                |   9|          2|    4|          8|
    |conv_out_address0                          |  15|          3|   15|         45|
    |conv_out_address1                          |  15|          3|   15|         45|
    |f_0_reg_157                                |   9|          2|    6|         12|
    |grp_fu_201_p1                              |  15|          3|   32|         96|
    |grp_fu_207_p1                              |  15|          3|   32|         96|
    |indvar_flatten23_reg_146                   |   9|          2|   13|         26|
    |indvar_flatten_reg_168                     |   9|          2|    8|         16|
    |r_0_reg_179                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 186|         39|  166|        429|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln9_reg_941           |  13|   0|   13|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_190               |   4|   0|    4|          0|
    |c_reg_1017                |   4|   0|    4|          0|
    |f_0_reg_157               |   6|   0|    6|          0|
    |icmp_ln9_reg_937          |   1|   0|    1|          0|
    |indvar_flatten23_reg_146  |  13|   0|   13|          0|
    |indvar_flatten_reg_168    |   8|   0|    8|          0|
    |r_0_reg_179               |   4|   0|    4|          0|
    |select_ln12_5_reg_964     |   4|   0|    4|          0|
    |select_ln12_7_reg_970     |   4|   0|    5|          1|
    |select_ln12_8_reg_995     |   8|   0|    8|          0|
    |select_ln12_reg_958       |   4|   0|    4|          0|
    |select_ln28_4_reg_1010    |  32|   0|   32|          0|
    |select_ln28_9_reg_946     |   6|   0|    6|          0|
    |zext_ln28_10_reg_953      |   6|   0|   16|         10|
    |zext_ln28_13_reg_975      |   4|   0|   10|          6|
    |zext_ln28_16_reg_985      |   4|   0|   10|          6|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 131|   0|  154|         23|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|conv_out_address0      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|conv_out_address1      | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce1           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q1            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   13|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

