FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Hong, QH
   Huang, RC
   Xiao, PD
   Li, J
   Sun, JR
   Zhang, JL
AF Hong, Qinghui
   Huang, Richeng
   Xiao, Pingdan
   Li, Jun
   Sun, Jingru
   Zhang, Jiliang
TI Programmable In-memory Computing Circuit of Fast Hartley Transform
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FHT; IFHT; circuit design; memristor; in-memory computing
ID ALGORITHM; FOURIER
AB Discrete Hartley transform is a core component of digital signal processing because of its advantages of fast computing speed and less power consumption. Traditional FPGA-based implementation methods have the disadvantage of high latency, which cannot meet the needs of energy-efficient computing in the Internet of Things era. Therefore, A programmable analog memory computing circuit is proposed to accelerate FHT and IFHT calculations for large-scale one-step matrix computation. By adjusting the weight of memristor, different scales of FHT calculation can be achieved. PSPICE simulation results show that the average accuracy of the proposed circuit can reach 99.9%, and the speed can also reach the level of 0.1 mu s. The robustness analysis shows that the circuit can tolerate a certain degree of programming error and resistance tolerance. The designed analog circuit is applied to image compression processing, and the image compression accuracy can reach 99.9%.
C1 [Hong, Qinghui; Huang, Richeng; Xiao, Pingdan; Li, Jun; Sun, Jingru; Zhang, Jiliang] Hunan Univ, 2 Lushan South Rd, Changsha, Hunan, Peoples R China.
C3 Hunan University
RP Zhang, JL (corresponding author), Hunan Univ, 2 Lushan South Rd, Changsha, Hunan, Peoples R China.
EM hongqinghui@hnu.edu.cn; 1449623763@qq.com; xiaopd@hnu.edu.cn;
   liijun@hnu.edu.cn; jt_sunjr@hnu.edu.cn; zhangjiliang@hnu.edu.cn
RI Zhang, Jiliang/W-3825-2018; Sun, Jingru/KOC-4478-2024
OI Sun, Jingru/0000-0001-9474-7778; hong, qinghui/0000-0002-6210-6033
FU National Natural Science Foundation of China [62122023, U20A20202,
   61874042, 62001163]; Natural Science Foundation of Hunan Province, China
   [2021JJ40111, 2020JJ4221]; Special Funds for the Construction of
   Innovative Provinces in Hunan Province [2022SK2007]; Science and
   Technology Innovation Program of Hunan Province [2021RC4019]
FX This work is supported by the National Natural Science Foundation of
   China (No. 62122023, No. U20A20202, No. 61874042, No. 62001163), the
   Natural Science Foundation of Hunan Province, China (No. 2021JJ40111,
   No. 2020JJ4221). Special Funds for the Construction of Innovative
   Provinces in Hunan Province 2022SK2007, the Science and Technology
   Innovation Program of Hunan Province under Grant No. 2021RC4019.
CR Al-Gharabally M, 2019, EURASIP J WIREL COMM, DOI 10.1186/s13638-019-1398-0
   Bestem'yanov P. F., 2018, Russian Electrical Engineering, V89, P501, DOI 10.3103/S1068371218090043
   Bharathi Raja N., 2016, International Journal of Control Theory and Applications, V9, P5
   Bharkad S, 2012, J INF PROCESS SYST, V8, P85, DOI 10.3745/JIPS.2012.8.1.085
   BUNEMAN O, 1986, SIAM J SCI STAT COMP, V7, P624, DOI 10.1137/0907042
   Chiper DF, 2018, CIRC SYST SIGNAL PR, V37, P290, DOI 10.1007/s00034-017-0552-3
   Coutinho VA, 2021, COMPUT BIOL MED, V139, DOI 10.1016/j.compbiomed.2021.105018
   DUHAMEL P, 1987, IEEE T ACOUST SPEECH, V35, P818, DOI 10.1109/TASSP.1987.1165218
   Fakheri M, 2013, IET IMAGE PROCESS, V7, P1, DOI 10.1049/iet-ipr.2012.0104
   Hamood, 2016, International Journal of Electrical and Computer Engineering, V6, P16540
   Hamood Mounir T., 2020, IOP Conference Series: Materials Science and Engineering, V978, DOI 10.1088/1757-899X/978/1/012013
   Hamood Mounir Taha, 2013, Tikrit Journal of Engineering Sciences, V20, P62
   HSU CY, 1988, P IEEE, V76, P851, DOI 10.1109/5.7155
   Kaur G, 2022, VISUAL COMPUT, V38, P1027, DOI 10.1007/s00371-021-02066-w
   Kokhanov AB, 2005, J COMMUN TECHNOL EL+, V50, P1367
   Liu JG, 2003, SIGNAL PROCESS, V83, P1749, DOI 10.1016/S0165-1684(03)00091-4
   Mamatha I, 2022, CIRC SYST SIGNAL PR, V41, P3903, DOI 10.1007/s00034-022-01963-2
   MECKELBURG HJ, 1985, ELECTRON LETT, V21, P341, DOI 10.1049/el:19850241
   Patidar Vinod, 2021, Journal of King Saud University-Computer and Information Sciences
   POWELL CS, 1993, P IEEE, V81, P631, DOI 10.1109/5.219348
   Pyrgas L., 2016, P 2016 IEEE INT S SI
   Pyrgas L, 2018, MICROPROCESS MICROSY, V61, P117, DOI 10.1016/j.micpro.2018.06.002
   Qi-qiang Y, 2010, J APPL GEOPHYS, V70, P169, DOI 10.1016/j.jappgeo.2010.01.002
   Ramsunder A, 2017, QUAEST MATH, V40, P1059, DOI 10.2989/16073606.2017.1346718
   SAATCILAR R, 1990, GEOPHYSICS, V55, P1488, DOI 10.1190/1.1442796
   Seo Jiin Soo, 2017, The International Journal of Advanced Culture Technology, V5, P76, DOI 10.17703/IJACT.2017.5.1.76
   Sharifi AA, 2019, ICT EXPRESS, V5, P100, DOI 10.1016/j.icte.2018.07.001
   Singh VK, 2017, OPT COMMUN, V400, P128, DOI 10.1016/j.optcom.2017.05.012
   Varela JM, 2018, APPL OCEAN RES, V74, P227, DOI 10.1016/j.apor.2018.03.002
   WATSON AB, 1986, J OPT SOC AM A, V3, P2001, DOI 10.1364/JOSAA.3.002001
   Yadav AK, 2019, J MOD OPTIC, V66, P629, DOI 10.1080/09500340.2018.1559951
   Yang QQ, 2012, PROCEDIA ENVIRON SCI, V12, P1116, DOI 10.1016/j.proenv.2012.01.396
NR 32
TC 0
Z9 0
U1 5
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 100
DI 10.1145/3618112
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600013
DA 2024-07-18
ER

PT J
AU Yamin, N
   Bhat, G
AF Yamin, Nuzhat
   Bhat, Ganapati
TI Uncertainty-aware Energy Harvest Prediction and Management for IoT
   Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Energy harvesting; wearable devices; internet of things
ID NEURAL-NETWORK; SOLAR; INTERNET; QUANTIFICATION; THINGS
AB Internet of things (IoT) devices are popular in several high-impact applications such as mobile healthcare and digital agriculture. However, IoT devices have limited operating lifetime due to their small form factor. Harvesting energy from ambient sources is an effective method to supplement the battery. Energy harvesting necessitates development of energy management policies to manage the harvested energy. Designing optimal policies for energy management is challenging for two key reasons: (1) ambient energy sources are highly stochastic; therefore, energy management policies must consider the associated uncertainty; (2) energy management policies must consider future energy availability while making decisions to ensure that sufficient energy is available when there is no ambient energy. Prior approaches typically consider energy in the immediate future (e.g., 1 hour) and do not account for the uncertainty in future energy harvest. This article proposes novel machine learning and dynamic optimization-based approaches to handle the two challenges. Specifically, we first develop a novel set of features and use it in a low-power neural network architecture to predict future energy availability and uncertainty. The energy predictions and uncertainty are used in a dynamic optimization algorithm to optimally allocate the harvested energy. Experiments on solar energy data over 5 years from Golden, Colorado, show that the proposed energy prediction model achieves 3.4 J mean absolute error while having a coverage of 80%. Moreover, our energy management algorithm provides energy allocations that are within 2.5 J of an optimal Oracle with 2.65 mJ to 36.54 mJ of energy overhead.
C1 [Yamin, Nuzhat; Bhat, Ganapati] Washington State Univ, POB 642752, Pullman, WA 99164 USA.
C3 Washington State University
RP Yamin, N (corresponding author), Washington State Univ, POB 642752, Pullman, WA 99164 USA.
EM nuzhat.yamin@wsu.edu; ganapati.bhat@wsu.edu
RI Bhat, Ganapati/AAF-5081-2021
OI Bhat, Ganapati/0000-0003-1085-2189; Yamin, Nuzhat/0000-0002-4453-152X
CR Aoudia FA, 2018, IEEE T GREEN COMMUN, V2, P408, DOI 10.1109/TGCN.2018.2801725
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Basaklar Toygun, 2022, TINYML RES S, P1
   Basaklar Toygun, 2023, 2023 DES AUT TEST EU, P1
   Bhat G, 2020, SENSORS-BASEL, V20, DOI 10.3390/s20185356
   Bhat G, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358175
   Bhat G, 2017, ICCAD-IEEE ACM INT, P368, DOI 10.1109/ICCAD.2017.8203801
   Cammarano A, 2012, IEEE INT CONF MOB, P75, DOI 10.1109/MASS.2012.6502504
   Chen YK, 2012, ASIA S PACIF DES AUT, P383, DOI 10.1109/ASPDAC.2012.6164978
   Dhillon S, 2020, WIRELESS PERS COMMUN, V112, P2741, DOI 10.1007/s11277-020-07173-w
   Espay AJ, 2016, MOVEMENT DISORD, V31, P1272, DOI 10.1002/mds.26642
   Feng C, 2020, SOL ENERGY, V204, P71, DOI 10.1016/j.solener.2020.03.083
   FlexSolarCells, 2013, SP3-37 Datasheet
   Geisler M, 2017, SMART MATER STRUCT, V26, DOI 10.1088/1361-665X/aa548a
   Gomes HM, 2017, MACH LEARN, V106, P1469, DOI 10.1007/s10994-017-5642-8
   Grimmett G., 2001, Probability and random processes, V3rd edn
   Hussein D, 2022, AAAI CONF ARTIF INTE, P11935
   Jokic P, 2017, IEEE INT SYMP CIRC S
   Kabir HMD, 2018, IEEE ACCESS, V6, P36218, DOI 10.1109/ACCESS.2018.2836917
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Karakoc N, 2020, IEEE ACM T NETWORK, V28, P2077, DOI 10.1109/TNET.2020.3003925
   Kasiviswanathan KS, 2016, MODEL EARTH SYST ENV, V2, DOI 10.1007/s40808-016-0079-9
   Khosravi A, 2014, INT J ELEC POWER, V61, P446, DOI 10.1016/j.ijepes.2014.03.060
   Khosravi A, 2011, IEEE T NEURAL NETWOR, V22, P1341, DOI 10.1109/TNN.2011.2162110
   Khosravi A, 2011, IEEE T NEURAL NETWOR, V22, P337, DOI 10.1109/TNN.2010.2096824
   Kim SJ, 2014, ENERG ENVIRON SCI, V7, P1959, DOI 10.1039/c4ee00242c
   Kosunalp S, 2016, IEEE ACCESS, V4, P5755, DOI 10.1109/ACCESS.2016.2606541
   Ku ML, 2015, IEEE J SEL AREA COMM, V33, P1505, DOI 10.1109/JSAC.2015.2391651
   Kuhn H.W., 1951, P 2 BERKELEY S MATH, DOI DOI 10.1007/BF01582292
   Li BH, 2020, SOL ENERGY, V210, P68, DOI 10.1016/j.solener.2020.07.066
   Li KW, 2022, IEEE T EVOLUT COMPUT, V26, P1030, DOI 10.1109/TEVC.2021.3122191
   Li KW, 2018, SOL ENERGY, V159, P97, DOI 10.1016/j.solener.2017.10.051
   Li Min, 2022, 2022 13th International Conference on Information and Communication Technology Convergence (ICTC), P290, DOI 10.1109/ICTC55196.2022.9952433
   Li SG, 2011, J APPL PHYS, V109, DOI 10.1063/1.3525045
   Manapragada C, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1953, DOI 10.1145/3219819.3220005
   Nguyen S, 2018, APPL POWER ELECT CO, P1060, DOI 10.1109/APEC.2018.8341146
   Nozariasbmarz A, 2020, APPL ENERG, V258, DOI 10.1016/j.apenergy.2019.114069
   Odema M, 2021, ASIA S PACIF DES AUT, P621, DOI 10.1145/3394885.3431513
   Paszke A, 2019, ADV NEUR IN, V32
   Piorno JR, 2009, 2009 1ST INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION, VEHICULAR TECHNOLOGY, INFORMATION THEORY AND AEROSPACE & ELECTRONIC SYSTEMS TECHNOLOGY, VOLS 1 AND 2, P6, DOI 10.1109/WIRELESSVITAE.2009.5172412
   Sandia National Laboratories, 2017, Sandia's Ephemeris Model
   Schneider J., 2007, Stochastic Optimization
   Shamshirband S, 2019, IEEE ACCESS, V7, P164650, DOI 10.1109/ACCESS.2019.2951750
   Stoffel T., 1981, NREL SOLAR RAD RES L
   Huynh T, 2008, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING (UBICOMP 2008), P10
   Texas Instruments Inc, 2018, CC2652R Microcontroller
   Tokognon CJA, 2017, IEEE INTERNET THINGS, V4, P619, DOI 10.1109/JIOT.2017.2664072
   Tuncel Y., 2020, ACM Int. Conf. Proceeding Ser., P55, DOI DOI 10.1145/3370748.3406578
   Tuncel Y, 2022, IEEE SENS J, V22, P16617, DOI 10.1109/JSEN.2022.3190674
   Tuncel Y, 2022, IEEE INTERNET THINGS, V9, P4833, DOI 10.1109/JIOT.2021.3106283
   Valenzuela A., 2008, ENERGY HARVESTING NO
   Vamvakas P, 2017, IEEE SARNOFF SYMPOS, P30
   Vasisht D, 2017, PROCEEDINGS OF NSDI '17: 14TH USENIX SYMPOSIUM ON NETWORKED SYSTEMS DESIGN AND IMPLEMENTATION, P515
   Vigorito CM, 2007, 2007 4TH ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR, MESH AND AD-HOC COMMUNICATIONS AND NETWORKS, VOLS 1 AND 2, P21, DOI 10.1109/SAHCN.2007.4292814
   Wan Z. G., 2011, 2011 IEEE 13th International Conference on Communication Technology (ICCT), P362, DOI 10.1109/ICCT.2011.6157897
   Wang HZ, 2020, ENERG CONVERS MANAGE, V214, DOI 10.1016/j.enconman.2020.112909
   Yadav AK, 2014, RENEW SUST ENERG REV, V33, P772, DOI 10.1016/j.rser.2013.08.055
   Yamin N, 2022, IEEE T COMPUT AID D, V41, P4551, DOI 10.1109/TCAD.2022.3198909
   Yamin N, 2022, DES AUT TEST EUROPE, P1365, DOI 10.23919/DATE54114.2022.9774553
   Yamin N, 2021, I SYMPOS LOW POWER E, DOI 10.1109/ISLPED52811.2021.9502504
NR 60
TC 1
Z9 1
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 87
DI 10.1145/3606372
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700020
DA 2024-07-18
ER

PT J
AU Aseeri, AO
AF Aseeri, Ahmad O.
TI A Problem- tailored Adversarial Deep Neural Network-Based Attack Model
   for Feed-Forward Physical Unclonable Functions
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical unclonable functions; feed-forward arbiter PUF; deep learning;
   security of IoT
ID AUTHENTICATION
AB With the exceeding advancement in technology, the sophistication of attacks is considerably increasing. Standard security methods fall short of achieving the security essentials of IoT against physical attacks due to the nature of IoTs being resource-constrained elements. Physical Unclonable Functions (PUFs) have been successfully employed as a lightweight memoryless solution to secure IoT devices. PUF is a device that exploits the integrated circuits' inherent randomness originated during the fabrication process to give each physical entity a unique identifier. Nevertheless, because PUFs are vulnerable to mathematical clonability, Feed-Forward Arbiter PUF (FF PUF) was introduced to withstand potential attack methods. Motivated by the necessity to expose a critical vulnerability of the standard FF PUFs design, we introduce a problem-tailored adversarial model to attack FF PUF design using a carefully engineered loop-specific neural network-based design calibrated and trained using FPGA-based in-silicon implementation data to exhibit real-world attacking scenarios posed on FF PUFs, in addition to applying simulated data. The empirical results show that the proposed adversarial model adds outperforming results to the existing studies in attacking FF PUFs, manifesting the improved efficiency in breaking FF PUFs. We demonstrate our high-performing results in numerical experiments of language modeling using the deep Neural Networks method.
C1 [Aseeri, Ahmad O.] Prince Sattam Bin Abdulaziz Univ, Dept Comp Sci, Coll Comp Engn & Sci, Al Kharj 11942, Saudi Arabia.
C3 Prince Sattam Bin Abdulaziz University
RP Aseeri, AO (corresponding author), Prince Sattam Bin Abdulaziz Univ, Dept Comp Sci, Coll Comp Engn & Sci, Al Kharj 11942, Saudi Arabia.
EM a.aseeri@psau.edu.sa
RI Aseeri, Ahmad O./GPP-1108-2022
OI Aseeri, Ahmad O./0000-0001-9863-4551
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alkatheiri MS, 2017, 2017 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING, P181, DOI 10.1109/DESEC.2017.8073845
   Armknecht F, 2011, P IEEE S SECUR PRIV, P397, DOI 10.1109/SP.2011.10
   Aseeri A, 2020, J CYBER SECUR MOBIL, P331, DOI 10.13052/jcsm2245-1439.926
   Aseeri AO, 2018, 2018 IEEE INTERNATIONAL CONGRESS ON INTERNET OF THINGS (ICIOT), P49, DOI 10.1109/ICIOT.2018.00014
   Avvaru SVS, 2017, MIDWEST SYMP CIRCUIT, P934, DOI 10.1109/MWSCAS.2017.8053078
   Bauer T, 2014, IEEE SECUR PRIV, V12, P97, DOI 10.1109/MSP.2014.123
   Becker GT, 2015, LECT NOTES COMPUT SC, V9293, P535, DOI 10.1007/978-3-662-48324-4_27
   Chatterjee U, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2815621
   Clevert DA, 2016, Arxiv, DOI arXiv:1511.07289
   Dozat T., 2016, INCORPORATING NESTER
   Gassend B, 2004, CONCURR COMP-PRACT E, V16, P1077, DOI 10.1002/cpe.805
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   He KM, 2015, IEEE I CONF COMP VIS, P1026, DOI 10.1109/ICCV.2015.123
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Keras Team, SIMPL 2015 FLEX POW
   KIEFER J, 1952, ANN MATH STAT, V23, P462, DOI 10.1214/aoms/1177729392
   Kingma D. P., 2014, arXiv
   Kumar R, 2015, LECT NOTES COMPUT SC, V9440, P53, DOI 10.1007/978-3-319-24837-0_4
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Lin L, 2012, IEEE T INF FOREN SEC, V7, P1394, DOI 10.1109/TIFS.2012.2195174
   Lofstrom K., 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056), P372, DOI 10.1109/ISSCC.2000.839821
   Mursi KT, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9101715
   Mursi KT, 2019, ANN CONF PRIV SECUR, P135, DOI 10.1109/pst47121.2019.8949070
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Ruhrmair U., 2014, 2014 Design, Automation Test in Europe Conference Exhibition (DATE), P1
   Skoric B, 2005, LECT NOTES COMPUT SC, V3531, P407
   Skorobogatov S. P., 2005, THESIS U CAMBRIDGE
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Wang XX, 2010, DES AUT TEST EUROPE, P1065
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Zhou C, 2017, DES AUT CON, DOI 10.1145/3061639.3062315
NR 34
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 59
DI 10.1145/3557742
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400012
DA 2024-07-18
ER

PT J
AU Hyun, D
   Koh, S
   Jung, Y
   Kim, T
   Shin, Y
AF Hyun, Daijoon
   Koh, Sunwha
   Jung, Younggwang
   Kim, Taeyoung
   Shin, Youngsoo
TI Routability Optimization of Extreme Aspect Ratio Design through
   Non-uniform Placement Utilization and Selective Flip-flop Stacking
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Extreme aspect ratio design; routability optimization; placement
   utilization; flip-flop stacking; convolutional neural network; U-Net;
   graph attention network
ID DRIVEN PLACEMENT
AB Circuits that are placed with very low (or high) aspect ratio are susceptible to routing overflows. Such designs are difficult to close and usually end up with larger area with low area utilization. In this article, we propose two routability optimization methods to implement designs even with very low (or high) aspect ratio and high area utilization. First, we find the best assignment of non-uniform placement utilization through convolutional neural network model, and cell placement is performed while respecting the placement utilization. This allows many cells to be spread out over the entire design rather than being centered. The experiments show that most overflows of 16.5% occurring in cell placement are removed with 23.1% reduction in wire length; this is the result of further improving overflow of 9.8% compared to a conventional method. In the second, some flip-flops are selectively stacked to reduce the routing resources used for clock routing. U-Net model is built with graph attention network to predict the congestion after clock-tree synthesis, and the flip-flops in highly congested areas are selected for stacking. The proposed method improves the overflows, which occurs after clock-tree synthesis, by 22.1%.
C1 [Hyun, Daijoon] Cheongju Univ, Dept Elect Engn, 298 Daeseong Ro, Cheongju 28503, South Korea.
   [Koh, Sunwha] LX Semicon, 38 Baumoe Ro, Seoul, South Korea.
   [Jung, Younggwang; Kim, Taeyoung; Shin, Youngsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, 291 Daehak Ro, Daejeon 34141, South Korea.
C3 Cheongju University; Korea Advanced Institute of Science & Technology
   (KAIST)
RP Hyun, D (corresponding author), Cheongju Univ, Dept Elect Engn, 298 Daeseong Ro, Cheongju 28503, South Korea.
EM djhyun@cju.ac.kr; sunwha.koh@lxsemicon.com; ykj0503@kaist.ac.kr;
   tykim21@kaist.ac.kr; youngsoo@kaist.edu
OI HYUN, DAIJOON/0000-0002-0576-9666; Kim, Taeyoung/0000-0003-2650-5915;
   Jung, Younggwang/0000-0003-4850-4059
FU Institute of Information and communications Technology Planning and
   Evaluation (IITP) - Korea Government (MSIT) through Software Systems for
   AI Semiconductor Design [2021-0-00754]; Korea Institute for Advancement
   of Technology (KIAT) grant - Korea Government (MOTIE) [P0017011];
   National Research Foundation of Korea (NRF) of MSIT [2019R1A2C2003402];
   IC Design Education Center (IDEC), Korea
FX This work was supported in part by the Institute of Information and
   communications Technology Planning and Evaluation (IITP) grant funded by
   the Korea Government (MSIT) through Software Systems for AI
   Semiconductor Design under Grant 2021-0-00754, Korea Institute for
   Advancement of Technology (KIAT) grant funded by the Korea Government
   (MOTIE) (P0017011, HRD Program for Industrial Innovation), and the
   National Research Foundation of Korea (NRF) of MSIT (No.
   2019R1A2C2003402). The EDA tool was supported by the IC Design Education
   Center (IDEC), Korea.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Brenner U, 2003, IEEE T COMPUT AID D, V22, P387, DOI 10.1109/TCAD.2003.809662
   Caldwell AE, 2003, IEEE T COMPUT AID D, V22, P1550, DOI 10.1109/TCAD.2003.818375
   cerc.utexas.edu, ITC99
   Chang YT, 2010, ICCAD-IEEE ACM INT, P218, DOI 10.1109/ICCAD.2010.5654155
   Chen S, 2004, ASIA S PACIF DES AUT, P615
   Cheng CK, 2019, IEEE T COMPUT AID D, V38, P1717, DOI 10.1109/TCAD.2018.2859220
   Cristaldi D. J., 2009, Liquid crystal display drivers techniques and circuits
   Ester M., 1996, KDD 96, P226, DOI DOI 10.5555/3001460.3001507
   He X, 2013, DES AUT CON
   Hyoung-Rae Kim, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P114, DOI 10.1109/ISSCC.2010.5434080
   Kahng A.B., 2016, Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P1
   Kim MC, 2011, ICCAD-IEEE ACM INT, P67, DOI 10.1109/ICCAD.2011.6105307
   Kingma D. P., 2014, arXiv
   Lee SM, 2017, ISSCC DIG TECH PAP I, P398, DOI 10.1109/ISSCC.2017.7870429
   Lee T, 2018, IEEE T COMPUT AID D, V37, P245, DOI 10.1109/TCAD.2017.2698025
   Li C, 2007, IEEE T COMPUT AID D, V26, P858, DOI 10.1109/TCAD.2006.884575
   Lin Jai-Ming, 2021, P INT C COMP AID DES, P1
   Lin T, 2014, DES AUT CON
   Lin TY, 2017, IEEE I CONF COMP VIS, P2999, DOI 10.1109/ICCV.2017.324
   Liu SSY, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491484
   Ma YC, 2003, DES AUT CON, P806, DOI 10.1109/DAC.2003.1219129
   MacQueen J., 1967, P 5 BERK S MATH STAT, P281
   OpenCores, ABOUT US
   Parakh PN, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P275, DOI 10.1109/DAC.1998.724481
   Paszke A, 2019, ADV NEUR IN, V32
   Sham CW, 2003, IEEE T COMPUT AID D, V22, P470, DOI 10.1109/TCAD.2003.809649
   Sham CW, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P696, DOI 10.1109/DATE.2002.998375
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Synopsys, 2019, IC COMP US GUID
   Synopsys, 2015, DESIGN COMPILER USER
   Wang SH, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P107
   Westra J., 2004, Proc. Int. Symp. on Physical Design, P204, DOI DOI 10.1145/981066.981110
   Xiaojian Yang, 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P153, DOI 10.1145/332357.332392
   Yang XJ, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P573, DOI 10.1109/ICCAD.2001.968712
   Yang XJ, 2002, IEEE T COMPUT AID D, V21, P72, DOI 10.1109/43.974139
   Yi Dongyoun, 2016, P INT C COMPUTER AID, P1
   Yu TC, 2021, IEEE T COMPUT AID D, V40, P2345, DOI 10.1109/TCAD.2020.3040078
NR 38
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 50
DI 10.1145/3573387
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400003
DA 2024-07-18
ER

PT J
AU Koblah, D
   Acharya, R
   Capecci, D
   Dizon-Paradis, O
   Tajik, S
   Ganji, F
   Woodard, D
   Forte, D
AF Koblah, David
   Acharya, Rabin
   Capecci, Daniel
   Dizon-Paradis, Olivia
   Tajik, Shahin
   Ganji, Fatemeh
   Woodard, Damon
   Forte, Domenic
TI A Survey and Perspective on Artificial Intelligence for Security-Aware
   Electronic Design Automation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Integrated circuit; deep learning; reinforcement learning; security
   primitive
ID NEURAL-NETWORK; OPTIMIZATION SYSTEM; ANALOG; ATTACKS; SENSORS;
   METHODOLOGY; CHALLENGES; PLACEMENT; DEVICE; FLOW
AB Artificial intelligence (AI) and machine learning (ML) techniques have been increasingly used in several fields to improve performance and the level of automation. In recent years, this use has exponentially increased due to the advancement of high-performance computing and the ever increasing size of data. One of such fields is that of hardware design-specifically the design of digital and analog integrated circuits, where AI/ ML techniques have been extensively used to address ever-increasing design complexity, aggressive time to market, and the growing number of ubiquitous interconnected devices. However, the security concerns and issues related to integrated circuit design have been highly overlooked. In this article, we summarize the state-of-the-art in AI/ML for circuit design/optimization, security and engineering challenges, research in security-aware computer-aided design/electronic design automation, and future research directions and needs for using AI/ML for security-aware circuit design.
C1 [Koblah, David; Acharya, Rabin; Capecci, Daniel; Dizon-Paradis, Olivia; Woodard, Damon; Forte, Domenic] Univ Florida, Florida Inst Cybersecur FICS Res, 601 Gale Lemerand Dr, Gainesville, FL 32603 USA.
   [Tajik, Shahin; Ganji, Fatemeh] Worcester Polytech Inst, WPI Atwater Kent Labs, 100 Inst Rd, Worcester, MA 01609 USA.
C3 State University System of Florida; University of Florida; Worcester
   Polytechnic Institute
RP Koblah, D (corresponding author), Univ Florida, Florida Inst Cybersecur FICS Res, 601 Gale Lemerand Dr, Gainesville, FL 32603 USA.
EM dkoblah@ufl.edu; rabin.acharya@ufl.edu; dcapecci@ufl.edu;
   paradiso@ufl.edu; stajik@wpi.edu; fganji@wpi.edu; dwoodard@ece.ufl.edu;
   dforte@ece.ufl.edu
RI Dizon-Paradis, Olivia/ABC-2665-2021
OI Dizon-Paradis, Olivia/0000-0002-6879-8624; Woodard,
   Damon/0000-0002-0471-177X; Koblah, David/0000-0002-5208-9874; Tajik,
   Shahin/0000-0003-3752-2358; Forte, Domenic/0000-0002-2794-7320
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Acharya RY, 2021, 34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), P206, DOI 10.1109/SOCC52499.2021.9739311
   Acharya RY, 2020, PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P284, DOI [10.1109/HOST45689.2020.9300277, 10.1109/host45689.2020.9300277]
   Afandizadeh Zargari AmirHosein., 2021, arXiv
   Ahmadi A, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2966992
   Ajayi Tutu, 2019, P GOV MICR APPL CRIT, P1105
   Alam M., 2018, J HARDWARE SYSTEMS S, P15
   Alam Md Mahbub, 2019, 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). Proceedings, P48, DOI 10.1109/FDTC.2019.00015
   Alaql A, 2022, IEEE T COMPUT AID D, V41, P854, DOI 10.1109/TCAD.2021.3075939
   Alaql A, 2021, IEEE T INF FOREN SEC, V16, P3724, DOI 10.1109/TIFS.2021.3092135
   Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   Alpaydin E., 2020, INTRO MACHINE LEARNI, DOI DOI 10.7551/MITPRESS/13811.001.0001
   Alsaiari U, 2019, IEEE T VLSI SYST, V27, P1575, DOI 10.1109/TVLSI.2019.2908964
   Alvarez A, 2015, ISSCC DIG TECH PAP I, V58, P256
   Amir S., 2018, Journal of Hardware and Systems Security, V2, P142
   Amir S, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415648
   [Anonymous], 2007, FUNDAMENTALS DIGITAL
   [Anonymous], 2011, CISC VIS NETW IND GL
   Ardeshiricham A, 2017, DES AUT TEST EUROPE, P1691, DOI 10.23919/DATE.2017.7927266
   Arribas V, 2018, IEEE I C ELECT CIRC, P381, DOI 10.1109/ICECS.2018.8617841
   Azar K. Z., 2022, Cryptol. ePrint Arch, V2022, P1
   Babighian P, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P138, DOI 10.1145/1013235.1013275
   Bagnato Alessandra, 2014, HDB RES EMBEDDED SYS
   Bandeira V, 2020, IEEE INT NEW CIRC, P74, DOI [10.1109/newcas49341.2020.9159791, 10.1109/NEWCAS49341.2020.9159791]
   Bar-El H, 2006, P IEEE, V94, P370, DOI 10.1109/JPROC.2005.862424
   Barboza EC, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317857
   Arrieta AB, 2020, INFORM FUSION, V58, P82, DOI 10.1016/j.inffus.2019.12.012
   Barthe G, 2015, LECT NOTES COMPUT SC, V9056, P457, DOI 10.1007/978-3-662-46800-5_18
   Bayern Macy, 2019, TECHREPUBLIC
   Bertoni Guido, 2017, J HARDWARE SYSTEMS S, V1, P269
   Bhandari J, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643548
   Bhatia Veepsa, 2016, INT J ELECT COMPUTER, V6, P320
   Binu D, 2019, IEEE T INSTRUM MEAS, V68, P2, DOI 10.1109/TIM.2018.2836058
   Bloem R, 2018, LECT NOTES COMPUT SC, V10821, P321, DOI 10.1007/978-3-319-78375-8_11
   Bogaerts J, 2014, WOODH PUB SER ELECT, P250, DOI 10.1533/9780857097521.2.250
   BRAYTON RK, 1990, P IEEE, V78, P264, DOI 10.1109/5.52213
   Bronstein MM, 2017, IEEE SIGNAL PROC MAG, V34, P18, DOI 10.1109/MSP.2017.2693418
   Buhan Ileana, 2021, arXiv
   Bushnell M., 2004, Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits, V17
   Cardoso JMP, 2017, EMBEDDED COMPUTING FOR HIGH PERFORMANCE: EFFICIENT MAPPING OF COMPUTATIONS USING CUSTOMIZATION, CODE TRANSFORMATIONS AND COMPILATION, P99, DOI 10.1016/B978-0-12-804189-5.00004-1
   Cassel M., 2006, 12th IEEE International On-Line Testing Symposium
   Casto Matthew James, 2018, THESIS OHIO STATE U
   Chakraborty P, 2018, PROCEEDINGS OF THE 2018 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), P56, DOI 10.1109/AsianHOST.2018.8607163
   Chakraborty RS, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P405, DOI 10.1109/VLSI.Design.2010.54
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chang Chip-Hong, 2016, HARDWARE IPWATERMARK, P329, DOI [10.1007/978-3-319-14971-4_10, DOI 10.1007/978-3-319-14971-4_10]
   Chang D., 2014, 2014, P1
   Chang PH, 2006, 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P1329
   Chen H, 2021, IEEE DES TEST, V38, P19, DOI 10.1109/MDAT.2020.3024153
   Chen HL, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942134
   Chen ZC, 2017, IEEE C ELECTR PERFOR
   Chen ZQ, 2020, DES AUT TEST EUROPE, P358, DOI [10.23919/DATE48585.2020.9116544, 10.23919/date48585.2020.9116544]
   Chow Lap Wai, 2012, US Patent, Patent No. [8,151,235, 8151235]
   Chowdhury S., 2020, IEEE INT SYMP CIRC S, P1, DOI DOI 10.1109/iscas45731.2020.9180407
   Chowdhury S, 2020, INT TEST CONF P, DOI 10.1109/ITC44778.2020.9325278
   Chowdhury Sreeja, 2020, SN COMPUTER SCI, V1, P1
   Cofer R. C., 2006, RAPID SYSTEM PROTOTY, P137, DOI [10.1016/B978-075067866-7/50010-X, DOI 10.1016/B978-075067866-7/50010-X]
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Cong Jason, 2008, RECONFIGURABLE COMPU, P277, DOI [10.1016/B978-012370522-8.50019-4, DOI 10.1016/B978-012370522-8.50019-4]
   Connor Katherine, 2018, UC SAN DIEGO TODAY
   Contreras GK, 2013, INT SYM DEFEC FAU TO, P196, DOI 10.1109/DFT.2013.6653606
   Cornforth Theodore W., 2014, Unconventional Computation and Natural Computation. 13th International Conference. Proceedings: LNCS 8553, P105, DOI 10.1007/978-3-319-08123-6_9
   Coron Jean-Sebastien, 2018, Applied Cryptography and Network Security. 16th International Conference, ACNS 2018. Proceedings: LNCS 10892, P65, DOI 10.1007/978-3-319-93387-0_4
   Cruz J, 2018, I CONF VLSI DESIGN, P91, DOI 10.1109/VLSID.2018.43
   cwe@mitre.org, 2022, HARDW CWE SPEC INT G
   Dai S, 2018, ANN IEEE SYM FIELD P, P129, DOI 10.1109/FCCM.2018.00029
   Das A, 2007, IEEE COMP SOC ANN, P145, DOI 10.1109/ISVLSI.2007.22
   De Meyer Lauren, 2018, IACR Transactions on Cryptographic Hardware and Embedded Systems, V2018, P25, DOI DOI 10.46586/TCHES.V2019.I1.25-50
   Ding D, 2011, DES AUT CON, P795
   Ding M, 2005, I CONF VLSI DESIGN, P528, DOI 10.1109/ICVD.2005.47
   Docking S, 2003, IEEE T CIRCUITS-I, V50, P259, DOI 10.1109/TCSI.2002.808235
   Dumesnil E, 2015, IEEE INT SYMP CIRC S, P573, DOI 10.1109/ISCAS.2015.7168698
   Dumesnil E, 2014, IEEE I C ELECT CIRC, P758, DOI 10.1109/ICECS.2014.7050096
   Dunbar C, 2015, ASIA S PACIF DES AUT, P815, DOI 10.1109/ASPDAC.2015.7059111
   El Mandouh E, 2018, J ELECTRON TEST, V34, P163, DOI 10.1007/s10836-018-5716-y
   El Massad M, 2017, Arxiv, DOI arXiv:1703.10187
   El Massad M, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23218
   Elshamy M, 2020, PROC EUR TEST SYMP, DOI 10.1109/ets48528.2020.9131560
   Fogaça M, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P569, DOI 10.1145/3287624.3287676
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Froemmer Jens, 2020, P METHODS DESCRIPTIO, P1
   Fung Jason, 2022, DARKREADING
   Gabriel C, 2010, NAT PHOTONICS, V4, P711, DOI 10.1038/NPHOTON.2010.197
   Gao Minyan, 2020, SRC TECHCON 2020, V2020
   Gao ZQ, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942174
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Gaubatz G, 2008, IEEE T COMPUT, V57, P126, DOI 10.1109/TC.2007.70784
   Ghorbani A, 2019, AAAI CONF ARTIF INTE, P3681
   Gielen GGE, 2000, P IEEE, V88, P1825, DOI 10.1109/5.899053
   Giraud Christophe, 2010, IACR CRYPTOLOGY EPRI, V2010, P440
   Goldie A, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P3, DOI 10.1145/3372780.3378174
   Grabmann M, 2019, INT C SYNTH MODEL AN, P5, DOI [10.1109/smacd.2019.8795295, 10.1109/SMACD.2019.8795295]
   Green L, 1999, IEEE CIRCUITS DEVICE, V15, P7, DOI 10.1109/101.808850
   Guan ZB, 2020, 2020 5TH INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION SYSTEMS (ICCCS 2020), P167, DOI 10.1109/ICCCS49078.2020.9118556
   Guerra D, 2019, INT C SYNTH MODEL AN, P1, DOI [10.1109/SMACD.2019.8795267, 10.1109/smacd.2019.8795267]
   Guin U, 2016, IEEE T VLSI SYST, V24, P1233, DOI 10.1109/TVLSI.2015.2466551
   Guin U, 2014, DES AUT CON, DOI 10.1145/2593069.2593157
   Gusmao Antonio, 2020, P 2020 IEEE INT S CI, P1
   Haaswijk W, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351885
   Hakhamaneshi K, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942062
   Hamilton WL., 2020, SYNTHESIS LECT ARTIF, V14, P1, DOI [10.1007/978-3-031-01588-5, DOI 10.2200/S01045ED1V01Y202009AIM046, 10.2200/s01045ed1v01y202009aim046]
   Han K, 2020, IEEE T COMPUT AID D, V39, P478, DOI 10.1109/TCAD.2018.2889756
   Hanna SS, 2019, INT CONF COMPUT NETW, P674, DOI [10.1109/iccnc.2019.8685569, 10.1109/ICCNC.2019.8685569]
   Harrison J, 2021, INTEGRATION, V79, P12, DOI 10.1016/j.vlsi.2021.03.002
   Harsha MV, 2018, IEEE COMP SOC ANN, P170, DOI 10.1109/ISVLSI.2018.00040
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Hasani RM, 2017, IEEE IJCNN, P2235, DOI 10.1109/IJCNN.2017.7966126
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Hiller M, 2020, J CRYPTOGR ENG, V10, P229, DOI 10.1007/s13389-020-00223-w
   Hsiao Michael S., 2006, VLSI TEST PRINCIPLES, P161, DOI [10.1016/B978-012370597-6/50008-1, DOI 10.1016/B978-012370597-6/50008-1]
   Hu W, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3447867
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Huang Jiangli, 2021, P 2021 IEEE INT S CI, P1
   Hughes W, 2019, Arxiv, DOI arXiv:1909.13168
   Huss Sorin A., 2013, Number Theory and Cryptography. Papers in Honor of Johannes Buchmann on the Occasion of His 60th Birthday: LNCS 8260, P151, DOI 10.1007/978-3-642-42001-6_12
   IBM Cloud Education, WHAT IS DEEP LEARNIN
   Imeson F., 2013, P USENIX SEC S, P495
   Islamoglu G, 2019, INT C SYNTH MODEL AN, P9, DOI [10.1109/smacd.2019.8795293, 10.1109/SMACD.2019.8795293]
   Jafari A., 2010, 2010 International Conference of Soft Computing and Pattern Recognition (SoCPaR 2010), P385, DOI 10.1109/SOCPAR.2010.5686736
   Jayasankaran NG, 2022, IEEE T EMERG TOP COM, V10, P386, DOI 10.1109/TETC.2020.3025561
   Jayasankaran NG, 2019, INT TEST CONF P, DOI 10.1109/itc44170.2019.9000113
   Jenihhin Maksim, BENCHMARK CIRCUITS
   Jiang Jie-Hong (Roland), 2009, Design Automation, P299, DOI 10.1016/B978-0-12-374364-0.50013-8
   Jiang ZH, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240813
   Jin S, 2020, ETRI J, V42, P292, DOI 10.4218/etrij.2019-0163
   Kahng AB, 2022, ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P3, DOI 10.1145/3505170.3506731
   Karpovsky M, 2004, IEEE T INFORM THEORY, V50, P1818, DOI 10.1109/TIT.2004.831844
   Kaya Ezgi, 2018, P 2018 15 INT C SYNT, P1
   Ke Huang, 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P7, DOI 10.1109/DFT.2012.6378191
   Keating Michael, 2007, REUSE METHODOLOGY MA
   Khwaja AA, 1997, P INT COMP SOFTW APP, P104, DOI 10.1109/CMPSAC.1997.624771
   Kickham Victoria Fraza, 2012, TOP 5 MOST COUNTERFE
   Kim Jaehun., 2019, IACR Trans. Cryptogr. Hardw. Embed. Syst, P148, DOI DOI 10.13154/TCHES.V2019.I3.148-179
   KIM M, 2020, 2020 IEEE TEX POW EN, P1, DOI DOI 10.1109/TPEC48276.2020.9042559
   Kison C, 2019, IEEE T INF FOREN SEC, V14, P3246, DOI 10.1109/TIFS.2019.2900914
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Kolhe G, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P85, DOI 10.1145/3489517.3530414
   Konigsmark STC, 2017, IEEE INT CONF ASAP, P37, DOI 10.1109/ASAP.2017.7995257
   Krachenfels T, 2021, PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, P627
   Krishnan USS, 2021, IET COMPUT DIGIT TEC, V15, P20, DOI 10.1049/cdt2.12005
   Kuang Tsan Lin, 2012, 2012 Eighth International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP), P59, DOI 10.1109/IIH-MSP.2012.20
   Kumar R, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P38, DOI 10.1109/HST.2014.6855565
   Kunal Kishor, 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1145/3316781.3323471
   Kunal K, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415685
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Lee YW, 2015, 2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS)
   Leiserson AJ, 2014, LECT NOTES COMPUT SC, V8731, P580, DOI 10.1007/978-3-662-44709-3_32
   Leprince-Ringuet Daphne, 2021, ZDNET
   Levi I, 2020, IEEE T CIRCUITS-I, V67, P4904, DOI 10.1109/TCSI.2020.3005338
   Li H, 2016, DES AUT TEST EUROPE, P1509
   Li T, 2020, IEEE SIGNAL PROC MAG, V37, P50, DOI 10.1109/MSP.2020.2975749
   Li YG, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415624
   Li YG, 2020, IEEE COMP SOC ANN, P24, DOI 10.1109/ISVLSI49217.2020.00015
   Li YP, 2020, IEEE T COMPUT AID D, V39, P2640, DOI 10.1109/TCAD.2019.2961322
   Li Z, 2018, Arxiv, DOI arXiv:1801.01681
   Liang RJ, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415712
   Liao HG, 2020, J MECH DESIGN, V142, DOI 10.1115/1.4045044
   Lienig Jens, 2020, STEPS PHYS DESIGN NE, P165, DOI [10.1007/978-3-030-39284-0_5, DOI 10.1007/978-3-030-39284-0_5]
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Liu B, 2009, INTEGRATION, V42, P137, DOI 10.1016/j.vlsi.2008.04.003
   Liu MJ, 2020, DES AUT TEST EUROPE, P496, DOI [10.23919/date48585.2020.9116330, 10.23919/DATE48585.2020.9116330]
   Liu MQ, 2019, IEEE T ELECTRON DEV, V66, P2735, DOI 10.1109/TED.2019.2909558
   Liu YT, 2020, INT SYM QUAL ELECT, P199, DOI [10.1109/isqed48828.2020.9136983, 10.1109/ISQED48828.2020.9136983]
   Liu ZB, 2017, IEEE T IND INFORM, V13, P1213, DOI 10.1109/TII.2017.2690940
   Livengood R., 2011, Microsc. Microanal, V17, P672, DOI [10.1017/S1431927611004235, DOI 10.1017/S1431927611004235]
   Lourenço N, 2019, INT C SYNTH MODEL AN, P13, DOI [10.1109/SMACD.2019.8795282, 10.1109/smacd.2019.8795282]
   Lourenço N, 2018, INT C SYNTH MODEL AN, P133, DOI 10.1109/SMACD.2018.8434896
   Lu Y.-C., 2021, P INT S PHYS DESIGN, P7, DOI 10.1145/3439706.3447045
   Lu Yi-Chen, 2020, P 34 ADV NEURAL INFO
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Ma HC, 2021, IEEE T COMPUT AID D, V40, P1077, DOI 10.1109/TCAD.2020.3024938
   Magaña J, 2017, IEEE T VLSI SYST, V25, P3406, DOI 10.1109/TVLSI.2017.2748018
   Makrani HM, 2019, I C FIELD PROG LOGIC, P397, DOI 10.1109/FPL.2019.00069
   Markowitch Olivier, 2011, P INT C CONSTRUCTIVE
   Martin Grant, 2016, ELECT DESIGN AUTOMAT
   Matsuba Teruki, 2018, 2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), P131, DOI 10.1109/ISPACS.2018.8923544
   McMahan B., 2017, FEDERATED LEARNING C
   Mina R, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11030435
   Mirhoseini A, 2020, Arxiv, DOI arXiv:2004.10746
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Moos T., 2021, IACR T CRYPTOGR HARD, P552
   Murphy Sean D., 2021, 2021 32 IRISH SIGNAL, P1
   Nahiyan A, 2019, IEEE T COMPUT AID D, V38, P1003, DOI 10.1109/TCAD.2018.2834396
   Nahiyan A, 2017, INT TEST CONF P
   Narayanan A, 2017, Arxiv, DOI [arXiv:1707.05005, DOI 10.48550/ARXIV.1707.05005]
   Neto WL, 2019, ICCAD-IEEE ACM INT
   Neumeier Y, 2012, IEEE INT ON LINE, P156, DOI 10.1109/IOLTS.2012.6313863
   O'Shea K, 2015, Arxiv, DOI arXiv:1511.08458
   Pagliarini S, 2021, IEEE DES TEST, V38, P109, DOI 10.1109/MDAT.2020.3033255
   Pan Po-Cheng, 2019, P 2019 56 ACM IEEE D, P1
   Pan SJ, 2010, IEEE T KNOWL DATA EN, V22, P1345, DOI 10.1109/TKDE.2009.191
   Pan ZX, 2021, ASIA S PACIF DES AUT, P408, DOI 10.1145/3394885.3431595
   Pasandi G, 2019, INT SYM QUAL ELECT, P26, DOI 10.1109/ISQED.2019.8697679
   Pasandi Ghasem, 2020, P ACMIEEE INT S LOW, P73, DOI [10.1145/3370748.3406555, DOI 10.1145/3370748.3406555]
   Passos MG, 2006, INT J COMPUT SCI NET, V6, P81
   Paszke A, 2019, ADV NEUR IN, V32
   Pecht M, 2006, IEEE SPECTRUM, V43, P37, DOI 10.1109/MSPEC.2006.1628506
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Petrovic V, 2012, IEEE INT SYMP DESIGN, P8, DOI 10.1109/DDECS.2012.6219014
   Picek S., 2019, IACR T CRYPTOGRAPHIC, V2019, P1, DOI DOI 10.13154/TCHES.V2019.I1.209-237
   Picek Stjepan, 2021, CRYPTOLOGY EPRINT AR, V2021, P1
   Popp T, 2005, LECT NOTES COMPUT SC, V3659, P172
   Prouff E, 2013, LECT NOTES COMPUT SC, V7881, P142, DOI 10.1007/978-3-642-38348-9_9
   Prouff E, 2009, IEEE T COMPUT, V58, P799, DOI 10.1109/TC.2009.15
   Rajendran J, 2015, IEEE T COMPUT AID D, V34, P1756, DOI 10.1109/TCAD.2015.2428707
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Rajendran J, 2012, DES AUT CON, P83
   Razavi B., 2001, Design of Analog CMOS Integrated Circuits, V1st
   Reparaz O, 2018, LECT NOTES COMPUT SC, V10991, P121, DOI 10.1007/978-3-319-96884-1_5
   Reparaz O, 2016, LECT NOTES COMPUT SC, V9783, P204, DOI 10.1007/978-3-662-52993-5_11
   Rijsdijk J., 2021, IACR Trans. Cryptographic Hardware Embedded Syst., P677, DOI DOI 10.46586/TCHES.V2021.I3.677-707
   Rijsdijk Jorai, 2021, CRYPTOLOGY EPRINT AR, V2021, P1
   Robertson J., 2018, BIG HACK CHINA USED
   Rosenbaum E, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9371931
   Rosenfeld, 2005, SEMISUPERVISED LEARN
   Rotman M, 2020, INT CONF ACOUST SPEE, P4157, DOI [10.1109/icassp40776.2020.9054042, 10.1109/ICASSP40776.2020.9054042]
   Rudin C, 2019, NAT MACH INTELL, V1, P206, DOI 10.1038/s42256-019-0048-x
   Rutenbar R.A., 2006, IEEE/ACM International Conference on Computer-Aided Design, P458
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Sanabria-Borbón AC, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9040685
   Schaldenbrand A., 2019, CISC VIS NETW IND GL
   Scheible J., 2015, Proceedings of the 2015 Symposium on International Symposium on Physical Design (IESM), P33
   Settaluri K, 2020, DES AUT TEST EUROPE, P490, DOI 10.23919/DATE48585.2020.9116200
   Shah N, 2021, IEEE J EM SEL TOP C, V11, P319, DOI 10.1109/JETCAS.2021.3075767
   Shakya B., 2019, IACR T CRYPTOGRAPHIC, P86
   Shakya B, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P289, DOI 10.1109/ICCD.2015.7357116
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Shi QH, 2019, IEEE T COMPUT AID D, V38, P1981, DOI 10.1109/TCAD.2018.2877012
   Shi QH, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P155, DOI 10.1109/HST.2016.7495575
   Sisejkovic D, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3431389
   Stratigopoulos HG, 2014, IEEE T COMPUT AID D, V33, P1977, DOI 10.1109/TCAD.2014.2360458
   Subramani KS, 2017, ICCAD-IEEE ACM INT, P722, DOI 10.1109/ICCAD.2017.8203848
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Sugawara T, 2019, MICROELECTRON J, V90, P63, DOI 10.1016/j.mejo.2019.05.017
   Sun SL, 2020, IEEE T CYBERNETICS, V50, P3668, DOI 10.1109/TCYB.2019.2950779
   Svyatkovskiy A, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P2727, DOI 10.1145/3292500.3330699
   Swings Koen, 1990, P IEEE CUSTOM INTEGR, P8
   Takai N, 2017, 2017 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD), P300, DOI 10.1109/ISESD.2017.8253353
   Tan BJM, 2020, Arxiv, DOI arXiv:2006.06806
   Tao J, 2016, IEEE T COMPUT AID D, V35, P23, DOI 10.1109/TCAD.2015.2449240
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tehranipoor Mohammad, 2011, INTRO HARDWARE SECUR
   Terapasirdsin A., 2010, 2010 10th International Symposium on Communications and Information Technologies (ISCIT 2010), P911, DOI 10.1109/ISCIT.2010.5665117
   Timon Benjamin, 2019, IACR Trans. Cryptogr. Hardw. Embed. Syst., P107, DOI DOI 10.13154/TCHES.V2019.I2.107-131
   Tomashevich V, 2014, INT SYM DEFEC FAU TO, P40, DOI 10.1109/DFT.2014.6962084
   Trichina Elena, 2003, Combinational logic design for aes subbyte transformation on masked data, V2003, P1
   Utyamishev D, 2020, IEEE T COMPUT AID D, V39, P45, DOI 10.1109/TCAD.2018.2883971
   Vaidyanathan K, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2014.6855559
   Vijayakumar A, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P19, DOI 10.1109/HST.2016.7495550
   Vijayakumar A, 2015, DES AUT TEST EUROPE, P653
   Volanis G, 2019, IEEE VLSI TEST SYMP
   Wang F, 2016, IEEE T COMPUT AID D, V35, P1255, DOI 10.1109/TCAD.2015.2504329
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wang HR, 2020, Arxiv, DOI arXiv:1812.02734
   Wang HY, 2019, IEEE T VLSI SYST, V27, P1239, DOI 10.1109/TVLSI.2019.2901449
   Wang HY, 2017, IEEE DES TEST, V34, P63, DOI 10.1109/MDAT.2017.2729398
   Wang JF, 2015, IEEE COMP SOC ANN, P656, DOI 10.1109/ISVLSI.2015.79
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Wang Yi, 2018, P 2018 IEEE MTT S IN, P1
   Wang YJ, 2018, IEEE T VLSI SYST, V26, P805, DOI 10.1109/TVLSI.2017.2787754
   Wang Z, 2018, IEEE T CIRCUITS-I, V65, P1314, DOI 10.1109/TCSI.2017.2743004
   Wang ZY, 2018, PROCEEDINGS OF 2018 THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND ARTIFICIAL INTELLIGENCE (CSAI 2018) / 2018 THE 10TH INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY (ICIMT 2018), P571, DOI 10.1145/3297156.3297160
   Wolfe G, 2003, IEEE T COMPUT AID D, V22, P198, DOI 10.1109/TCAD.2002.806600
   Wu Lichao, 2020, IACR Cryptol. ePrint Arch., V2020, P1293
   Wu N., 2021, P 2021 GREAT LAKES S, P39
   Wu N, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P49, DOI 10.1145/3489517.3530408
   Xiao K, 2016, COMPUTER, V49, P54, DOI 10.1109/MC.2016.226
   Xiao K, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P45, DOI 10.1109/HST.2013.6581564
   Xie ZY, 2020, ASIA S PACIF DES AUT, P13, DOI 10.1109/ASP-DAC47756.2020.9045574
   Xu K., 2018, arXiv, DOI DOI 10.48550/ARXIV.1810.00826
   Xu XL, 2017, LECT NOTES COMPUT SC, V10529, P189, DOI 10.1007/978-3-319-66787-4_10
   Yan Lok, AUTOMATIC IMPLEMENTA
   Yasaei R, 2021, Arxiv, DOI arXiv:2107.09130
   Yasaei R, 2021, DES AUT CON, P217, DOI 10.1109/DAC18074.2021.9586150
   Yasin M, 2020, ANALOG CIRC SIG PROC, P17, DOI 10.1007/978-3-030-15334-2_2
   Yasin M, 2017, ASIA S PACIF DES AUT, P342, DOI 10.1109/ASPDAC.2017.7858346
   Yasin M, 2015, INT DES TEST SYMP, P1, DOI 10.1109/IDT.2015.7396725
   Ye J, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1751, DOI 10.1145/2976749.2989039
   Yi-Chen Lu, 2021, 2021 58th ACM/IEEE Design Automation Conference (DAC), P733, DOI 10.1109/DAC18074.2021.9586138
   Yu CX, 2018, DES AUT CON, DOI 10.1145/3195970.3196026
   Yu H, 2017, IEEE C ELECTR PERFOR
   Yu Liu, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342386
   Yu Shih-Yuan, 2021, ARXIV
   Zebulum Ricardo Salem, 2018, Evolutionary electronics: automatic design of electronic circuits and systems by genetic algorithms
   Zeng W, 2021, ASIA S PACIF DES AUT, P548, DOI 10.1145/3394885.3431600
   Zennaro E, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P413, DOI 10.1109/DSD.2018.00076
   Zhang QJ, 2003, IEEE T MICROW THEORY, V51, P1339, DOI 10.1109/TMTT.2003.809179
   Zhang XH, 2014, IEEE T VLSI SYST, V22, P1016, DOI 10.1109/TVLSI.2013.2264063
   Zhang ZM, 2020, INTEGRATION, V73, P30, DOI 10.1016/j.vlsi.2020.02.007
   Zhao GQ, 2018, MEASUREMENT, V121, P170, DOI 10.1016/j.measurement.2018.02.044
   Zhao ZX, 2020, IEEE INT SYMP CIRC S
   Zhou H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P374, DOI 10.1109/DAC.1998.724500
   Zhou H, 2017, ICCAD-IEEE ACM INT, P49, DOI 10.1109/ICCAD.2017.8203759
   Zhu HF, 2020, PROCEEDINGS OF THE 2020 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), DOI 10.1109/ASIANHOST51057.2020.9358263
   Zhu Keren, 2019, P 2019 IEEE ACM INT, P1
   Zohner M., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P43, DOI 10.1109/HST.2012.6224317
NR 296
TC 2
Z9 2
U1 13
U2 28
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 16
DI 10.1145/3563391
PG 57
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Luo, YK
   Duan, SJ
   Xu, XL
AF Luo, Yukui
   Duan, Shijin
   Xu, Xiaolin
TI FPGAPRO: A Defense Framework Against Crosstalk-Induced Secret Leakage in
   FPGA
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cloud-FPGA; capacitive crosstalk; long-wire; side-channel attack;
   placement isolation
AB With the emerging cloud-computing development, FPGAs are being integrated with cloud servers for higher performance. Recently, it has been explored to enable multiple users to share the hardware resources of a remote FPGA, i.e., to execute their own applications simultaneously. Although being a promising technique, multi-tenant FPGA unfortunately brings its unique security concerns. It has been demonstrated that the capacitive crosstalk between FPGA long-wires can be a side-channel to extract secret information, giving adversaries the opportunity to implement crosstalk-based side-channel attacks. Moreover, recent work reveals that medium-wires and multiplexers in configurable logic block (CLB) are also vulnerable to crosstalk-based information leakage.
   In this work, we propose FPGAPRO: a defense framework leveraging Placement, Routing, and Obfuscation to mitigate the secret leakage on FPGA components, including long-wires, medium-wires, and logic elements in CLB. As a user-friendly defense strategy, FPGAPRO focuses on protecting the securitysensitive instances meanwhile considering critical path delay for performance maintenance. As the proofof-concept, the experimental result demonstrates that FPGAPRO can effectively reduce the crosstalk-caused side-channel leakage by 138 times. Besides, the performance analysis shows that this strategy prevents the maximum frequency from timing violation.
C1 [Luo, Yukui; Duan, Shijin; Xu, Xiaolin] Northeastern Univ, 360 Huntington Ave,Dana 409, Boston, MA 02115 USA.
C3 Northeastern University
RP Luo, YK (corresponding author), Northeastern Univ, 360 Huntington Ave,Dana 409, Boston, MA 02115 USA.
EM luo.yuk@northeastern.edu; duan.s@northeastern.edu; x.xu@northeastern.edu
RI Luo, Yukui/ABC-6997-2021; Luo, Yukui/KFS-7238-2024
OI Luo, Yukui/0000-0002-5852-4195; 
CR Alam Md Mahbub, 2019, 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). Proceedings, P48, DOI 10.1109/FDTC.2019.00015
   [Anonymous], 2016, UG474
   [Anonymous], 2021, XILINX VIRTEX ULTRAS
   [Anonymous], 2019, VIVADO TIMING REPORT
   [Anonymous], 2018, INTEL LAUNCHES NEW D
   [Anonymous], 2014, ALTERA IBM UNVEIL FP
   [Anonymous], 2013, OPEN SOURCE FPGA BIT
   [Anonymous], 2017, ENABLE FASTER FPGA A
   [Anonymous], 2016, HERES WHAT INTEL BRO
   Batina L, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P515
   Chen F., 2014, P 11 ACM C COMPUTING
   Corbett John D., 2013, WP412 XIL
   De Mulder E, 2005, EUROCON 2005: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOL 1 AND 2 , PROCEEDINGS, P1879
   Elnaggar R, 2019, DES AUT TEST EUROPE, P7, DOI [10.23919/date.2019.8714904, 10.23919/DATE.2019.8714904]
   Farahmand F, 2017, PROC INT CONF RECON
   Gag M, 2012, IEEE INT SYMP DESIGN, P201, DOI 10.1109/DDECS.2012.6219057
   Giechaskiel I, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415695
   Giechaskiel I, 2019, I C FIELD PROG LOGIC, P45, DOI 10.1109/FPL.2019.00017
   Giechaskiel I, 2018, PROCEEDINGS OF THE 2018 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIACCS'18), P15, DOI 10.1145/3196494.3196518
   Gnad DRE, 2017, I C FIELD PROG LOGIC
   Google, 2018, GOOGL COL
   Guo GN, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218750
   Huffmire T, 2007, P IEEE S SECUR PRIV, P281, DOI 10.1109/SP.2007.28
   István Z, 2018, I C FIELD PROG LOGIC, P119, DOI 10.1109/FPL.2018.00029
   Jackson John David, 1999, CLASSICAL ELECTRODYN
   Khaleghi B, 2015, IEEE EMBED SYST LETT, V7, P46, DOI 10.1109/LES.2015.2406791
   Kison C, 2019, IEEE T INF FOREN SEC, V14, P3246, DOI 10.1109/TIFS.2019.2900914
   La TM, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3402937
   Lee PY, 2018, ASIA S PACIF DES AUT, P172, DOI 10.1109/ASPDAC.2018.8297301
   Liu WY, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218577
   Luo Y, 2021, ARXIV PREPRINT ARXIV
   Luo YK, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415694
   Luo YK, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P331, DOI 10.1109/ICFPT47387.2019.00060
   Petersen Morten B., 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P11, DOI 10.1145/3431920.3439285
   Provelengios G, 2019, I C FIELD PROG LOGIC, P194, DOI 10.1109/FPL.2019.00038
   Provelengios G, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P292, DOI 10.1145/3289602.3293923
   Rakin Adnan Siraj, ARXIV PREPRINT ARXIV
   Ramesh Chethan, 2018, 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), P45, DOI 10.1109/FCCM.2018.00016
   Schellenberg F, 2018, DES AUT TEST EUROPE, P1111, DOI 10.23919/DATE.2018.8342177
   Schlösser A, 2012, LECT NOTES COMPUT SC, V7428, P41, DOI 10.1007/978-3-642-33027-8_3
   Seifoori Z, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P197, DOI 10.1145/3373087.3375319
   Skorobogatov SP, 2002, LECT NOTES COMPUT SC, V2523, P2
   Tsung-Wei Huang, 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P895, DOI 10.1109/ICCAD.2015.7372666
   Wang Wenhao, 2021 IEEE COMP SOC A, P284
   Wilton S.J.E., 2001, ACM FPGA, P21
   Xilinx, 2018, UG904
   Zha Y, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P845, DOI 10.1145/3373376.3378491
   Zhao M, 2018, P IEEE S SECUR PRIV, P229, DOI 10.1109/SP.2018.00049
NR 48
TC 3
Z9 3
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 24
DI 10.1145/3491214
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400005
DA 2024-07-18
ER

PT J
AU Ghosh, S
   Dey, S
   Dasgupta, P
AF Ghosh, Sumana
   Dey, Soumyajit
   Dasgupta, Pallab
TI Performance-Driven Post-Processing of Control Loop Execution Schedules
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Embedded system; task scheduling; loop execution; performance
ID ALGORITHMS; MANAGEMENT
AB The increasing demand for mapping diverse embedded features onto shared electronic control units has brought about novel ways to co-design control tasks and their schedules. These techniques replace traditional implementations of control with newmethods, such as pattern-based scheduling of control tasks and adaptive sharing of bandwidth among control loops through orchestration of their execution patterns. In the current practice of control design, once the static execution schedule is prepared for control tasks, no further control-related optimization is attempted for improving the control performance. We introduce, for the first time, an algorithmic mechanism that re-engineers a recurrent control task by enforcing switching between multiple control laws, which are designed for compensating the non-uniform gaps between successive executions of the control task. We establish that such post-processing of control task schedules may potentially help in improving the combined control performance of the co-scheduled control loops that are executing on a shared platform.
C1 [Ghosh, Sumana; Dey, Soumyajit; Dasgupta, Pallab] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Ghosh, S (corresponding author), Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM sumana61189@gmail.com; soumya@cse.iitkgp.ac.in; pallab@cse.iitkgp.ac.in
FU IMPRINT grant FMSAFE
FX The authors wish to thank the IMPRINT grant FMSAFE for partial support
   of this work.
CR Alur R, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P159, DOI 10.1109/RTAS.2008.13
   Alur R, 2011, IEEE T AUTOMAT CONTR, V56, P2345, DOI 10.1109/TAC.2011.2163873
   [Anonymous], 2015, CARS EDCC2015
   [Anonymous], 2017, P C DEC CONTR
   [Anonymous], 1997, COMPUTER CONTROLLED
   Bernat G, 2001, IEEE T COMPUT, V50, P308, DOI 10.1109/12.919277
   Blind R, 2015, IEEE DECIS CONTR P, P7510, DOI 10.1109/CDC.2015.7403405
   Boyd S., 1994, SIAM STUDIES APPL MA
   Castane Rosa, 2006, P EUROMICRO C REAL T
   Cervin A, 2002, REAL-TIME SYST, V23, P25, DOI 10.1023/A:1015394302429
   Cervin A, 2011, IEEE T CONTR SYST T, V19, P902, DOI 10.1109/TCST.2010.2053205
   Cervin Anton, 2009, TECHNICAL REPORT ESA
   Chang WL, 2018, ACM TRANS CYBER-PHYS, V2, DOI 10.1145/3121427
   D'Innocenzo A, 2011, IEEE DECIS CONTR P, P5248, DOI 10.1109/CDC.2011.6161133
   Eker J, 2000, CONTROL ENG PRACT, V8, P1369, DOI 10.1016/S0967-0661(00)00086-1
   Flavia F, 2008, IEEE INT C EMERG, P908, DOI 10.1109/ETFA.2008.4638504
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Gaukler M., 2019, ARXIV191209871
   Ghosh S, 2018, IEEE EMBED SYST LETT, V10, P111, DOI 10.1109/LES.2017.2777506
   Ghosh S, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126514
   Ghosh Sumana, 2019, IET COMPUTERS DIGITA
   Goswami D, 2013, DES AUT TEST EUROPE, P1123
   Henriksson D., 2002, IFAC P, P417, DOI DOI 10.3182/20020721-6-ES-1901.00975
   Henriksson D, 2005, IEEE DECIS CONTR P, P4469
   Huang C, 2019, PROCEEDINGS OF THE 2019 22ND ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL (HSCC '19), P197, DOI 10.1145/3302504.3311811
   Jia N., 2006, FIELDBUS SYSTEMS THE, P63
   Jia Ning, 2007, Proceedings of the European Control Conference 2007 (ECC), P4324
   Kluge F, 2015, LECT NOTES COMPUT SC, V9017, P201, DOI 10.1007/978-3-319-16086-3_16
   Kwak JH., 2004, LINEAR ALGEBRA
   Liberzon D., 2003, SYS CON FDN
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Majumdar R., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P299
   Martí P, 2009, IEEE T COMPUT, V58, P90, DOI 10.1109/TC.2008.136
   Mizuochi M, 2007, IEEE T IND ELECTRON, V54, P1462, DOI 10.1109/TIE.2007.893002
   Moarref M, 2013, P AMER CONTR CONF, P158
   Pazzaglia P., 2018, 30 EUR C REAL TIM SY, V106, DOI [10.4230/LIPIcs.ECRTS.2018.10, DOI 10.4230/LIPICS.ECRTS.2018.10]
   Ramanathan P, 1999, IEEE T PARALL DISTR, V10, P549, DOI 10.1109/71.774906
   Roy D., 2016, P RTAS, P1
   Saha I., 2015, 18th ACM Conference on Hybrid Systems: Computation and Control (HSCC), P98
   Sakai S, 2003, DISCRETE APPL MATH, V126, P313, DOI 10.1016/S0166-218X(02)00205-6
   Schinkel M, 2002, P AMER CONTR CONF, V1-6, P2979, DOI 10.1109/ACC.2002.1025245
   Seto DB, 1996, REAL TIM SYST SYMP P, P13, DOI 10.1109/REAL.1996.563693
   Soudbakhsh D, 2013, ACM IEEE INT CONF CY, P129, DOI 10.1109/ICCPS.2013.6604007
   Weiss G, 2007, LECT NOTES COMPUT SC, V4416, P601
   Zamani M, 2016, LECT NOTES COMPUT SC, V9884, P85, DOI 10.1007/978-3-319-44878-7_6
NR 45
TC 0
Z9 0
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 13
DI 10.1145/3421505
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000005
DA 2024-07-18
ER

PT J
AU Letras, M
   Falk, J
   Schwarzer, T
   Teich, J
AF Letras, Martin
   Falk, Joachim
   Schwarzer, Tobias
   Teich, Juergen
TI Multi-objective Optimization of Mapping Dataflow Applications to MPSoCs
   Using a Hybrid Evaluation Combining Analytic Models and Measurements
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dataflow; clustering; design space exploration; max-plus algebra; MPSoC
ID DESIGN SPACE EXPLORATION; GENETIC ALGORITHM; SIMULATION
AB Dataflow modeling is well suited for a large variety of applications for modern multi-core architectures, e.g., from the signal processing and the control domain. Furthermore, Design Space Exploration (DSE) can be used to explore mappings of tasks to hardware resources (cores of an MPSoC) and their scheduling to obtain optimized trade-off solutions between throughput and resource costs. However, the throughput evaluation of an implementation candidate via compilation-in-the-loop or simulation-based approaches can be extremely time-consuming. Such a deficiency is very detrimental, because a typical DSE run needs to evaluate thousands of implementation candidates. As a remedy, we propose a hybrid-adaptive DSE where a max-plus algebra-based analytic throughput calculation method is used in the initial DSE phase to enable a fast progress of the search space exploration. However, as this analysis may be inaccurate as neglecting some real-world effects like cache and scheduling overhead, throughput measurements are taken later in the DSE. Moreover, we explore the trade-off between scheduling efficiency of implementation candidates-in favor of reducing concurrency-and exploiting concurrency to a large extent for parallel execution of the application. To find solutions of highest achievable throughput, it is shown that not only highly scheduling efficient implementation candidates but also highly parallel implementation candidates are essential when determining the initial population. In this realm, we contribute a method for diversity-based population initialization. For a representative set of benchmarks, it is shown that the combination of the two major contributions allows us to find much higher throughput multi-core solutions within a given exploration time compared to a state-of-the-art DSE approach.
C1 [Letras, Martin; Falk, Joachim; Schwarzer, Tobias; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Hardware Software Codesign, Cauerstr 11, D-91058 Erlangen, Bayern, Germany.
C3 University of Erlangen Nuremberg
RP Letras, M (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Hardware Software Codesign, Cauerstr 11, D-91058 Erlangen, Bayern, Germany.
EM martin.letras@fau.de; joachim.falk@fau.de; tobias.schwarzer@fau.de;
   juergen.teich@fau.de
RI Letras, Martin/ABG-9738-2021
OI Letras, Martin/0000-0002-1429-8982
FU Bavarian Ministry of Economic Affairs (Bayerisches Staatsministerium fur
   Wirtschaft, Landesentwicklung und Energie), Germany within the "Embedded
   System Initiative (ESI) Application Center" project
FX This work was supported in part by the Bavarian Ministry of Economic
   Affairs (Bayerisches Staatsministerium fur Wirtschaft, Landesentwicklung
   und Energie), Germany within the "Embedded System Initiative (ESI)
   Application Center" project.
CR [Anonymous], 2006, Application of Concurrency to System Design
   [Anonymous], 1990, COMPUT INTRACTABILIT
   [Anonymous], 2018, P INT C REC COMP FPG
   Blickle T, 1998, DES AUTOM EMBED SYST, V3, P23, DOI 10.1023/A:1008899229802
   Cochet-Terrasson J, 1998, SYSTEM STRUCTURE AND CONTROL 1998 (SSC'98), VOLS 1 AND 2, P667
   Dasdan A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P37, DOI 10.1109/DAC.1999.781227
   de Groote R, 2012, EUROMICRO CONF PROC, P29, DOI 10.1109/SEAA.2012.20
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Falk J, 2015, IEEE SYM EMBED SYST, P29, DOI 10.1109/ESTIMedia.2015.7351766
   Falk J, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880054
   Falk Joachim., 2008, Proceedings of the 8th ACM/IEEE International Conference on Embedded Software, EMSOFT '08, P189
   Geilen Marc, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P125
   Geilen M, 2017, J SIGNAL PROCESS SYS, V87, P157, DOI 10.1007/s11265-016-1193-7
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Jia ZJ, 2014, MICROPROCESS MICROSY, V38, P9, DOI 10.1016/j.micpro.2013.10.005
   Jin YC, 2001, IEEE C EVOL COMPUTAT, P592, DOI 10.1109/CEC.2001.934445
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kempf T, 2005, DES AUT TEST EUROPE, P876, DOI 10.1109/DATE.2005.21
   Kianzad V, 2006, IEEE T PARALL DISTR, V17, P667, DOI 10.1109/TPDS.2006.87
   Laumanns M, 2002, EVOL COMPUT, V10, P263, DOI 10.1162/106365602760234108
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Letras M., 2017, P SCOPES NEW YORK NY, P81
   Letras Martin, 2019, P 22 INT WORKSH SOFT, P63, DOI [10.1145/3323439.3323979, DOI 10.1145/3323439.3323979]
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Lukasiewycz M, 2007, IEEE C EVOL COMPUTAT, P935, DOI 10.1109/CEC.2007.4424570
   Maaranen H, 2007, J GLOBAL OPTIM, V37, P405, DOI 10.1007/s10898-006-9056-6
   Mariani G, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514647
   Michalska M, 2018, IEEE T MULTI-SCALE C, V4, P127, DOI 10.1109/TMSCS.2017.2774294
   Mohanty S, 2002, ACM SIGPLAN NOTICES, V37, P18, DOI 10.1145/566225.513835
   O'Grady NP, 2002, CLIN INFECT DIS, V35, P1281, DOI 10.1086/502007
   Page AJ, 2010, J PARALLEL DISTR COM, V70, P758, DOI 10.1016/j.jpdc.2010.03.011
   Paone E, 2013, DES AUT TEST EUROPE, P671
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Pimentel AD, 2017, IEEE DES TEST, V34, P77, DOI 10.1109/MDAT.2016.2626445
   Piscitelli R, 2012, DES AUT TEST EUROPE, P781
   Piscitelli R, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P7, DOI 10.1109/SAMOS.2012.6404152
   Rahnamayan S, 2007, COMPUT MATH APPL, V53, P1605, DOI 10.1016/j.camwa.2006.07.013
   Rosales R, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2594481
   Schnerr J, 2008, DES AUT CON, P290
   Schwarzer T., 2015, P 18 INT WORKSH SOFT, P68
   Schwarzer T, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3310249
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Teich J, 2012, P IEEE, V100, P1411, DOI 10.1109/JPROC.2011.2182009
   Thompson M, 2013, J SYST ARCHITECT, V59, P351, DOI 10.1016/j.sysarc.2013.05.023
   Tripakis S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442133
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
NR 46
TC 2
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 18
DI 10.1145/3431814
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500002
DA 2024-07-18
ER

PT J
AU Goel, A
   Aghajanzadeh, S
   Tung, C
   Chen, SH
   Thiruvathukal, GK
   Lu, YH
AF Goel, Abhinav
   Aghajanzadeh, Sara
   Tung, Caleb
   Chen, Shuo-Han
   Thiruvathukal, George K.
   Lu, Yung-Hsiang
TI Modular Neural Networks for Low-Power Image Classification on Embedded
   Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Low-power; image classification
ID EFFICIENT; OBJECT; TREE
AB Embedded devices are generally small, battery-powered computers with limited hardware resources. It is difficult to run deep neural networks (DNNs) on these devices, because DNNs perform millions of operations and consume significant amounts of energy. Prior research has shown that a considerable number of a DNN's memory accesses and computation are redundant when performing tasks like image classification. To reduce this redundancy and thereby reduce the energy consumption of DNNs, we introduce the Modular Neural Network Tree architecture. Instead of using one large DNN for the classifier, this architecture uses multiple smaller DNNs (called modules) to progressively classify images into groups of categories based on a novel visual similarity metric. Once a group of categories is selected by a module, another module then continues to distinguish among the similar categories within the selected group. This process is repeated over multiple modules until we are left with a single category. The computation needed to distinguish dissimilar groups is avoided, thus reducing redundant operations, memory accesses, and energy. Experimental results using several image datasets reveal the effectiveness of our proposed solution to reduce memory requirements by 50% to 99%, inference time by 55% to 95%, energy consumption by 52% to 94%, and the number of operations by 15% to 99% when compared with existing DNN architectures, running on two different embedded systems: Raspberry Pi 3 and Raspberry Pi Zero.
C1 [Goel, Abhinav; Aghajanzadeh, Sara; Tung, Caleb; Lu, Yung-Hsiang] Purdue Univ, Sch Elect & Comp Engn, MSEE 222,Mat & Elect Engn Bldg, W Lafayette, IN 47907 USA.
   [Chen, Shuo-Han] Natl Taipei Univ Technol, Dept Comp Sci & Informat Engn, Room 331,Technol Bldg,1,Sec 3,Chunghsiao E Rd, Taipei 106, Taiwan.
   [Thiruvathukal, George K.] Loyola Univ Chicago, Doyle Ctr, Doyle 301,Lake Shore Campus,1052 W Loyola Ave, Chicago, IL 60626 USA.
C3 Purdue University System; Purdue University; National Taipei University
   of Technology; Loyola University Chicago
RP Goel, A (corresponding author), Purdue Univ, Sch Elect & Comp Engn, MSEE 222,Mat & Elect Engn Bldg, W Lafayette, IN 47907 USA.
EM goel39@purdue.edu; saghajan@purdue.edu; tung3@purdue.edu;
   qoolili@iis.sinica.edu.tw; gkt@cs.luc.edu; yunglu@purdue.edu
RI Goel, Abhinav/AAK-5048-2020
OI Goel, Abhinav/0000-0003-1827-1389; Chen, Shuo-Han/0000-0002-1619-4335
FU NSF [OAC-1747694, OAC-1535108, CNS-1925713]; Google; Facebook; Intel;
   Argonne National Laboratory
FX This project was supported in part by NSF OAC-1747694, OAC-1535108,
   CNS-1925713, Google, Facebook, Intel, and Argonne National Laboratory.
   Any opinions, findings, and conclusions or recommendations expressed in
   this material are those of the authors and do not necessarily reflect
   the views of the sponsors.
CR Aghajanzadeh S., 2020, IEEE ICIP
   Albalawi H, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3057275
   Albericio J., 2016, P ACM IEEE ISCA 2016
   Alyamkin S, 2019, IEEE J EM SEL TOP C, V9, P411, DOI 10.1109/JETCAS.2019.2911899
   Amir M, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3267126
   [Anonymous], 2018, ARXIV180205800
   [Anonymous], 2015, IEEE T IMAGE PROCESS, DOI DOI 10.1109/TIP.2015.2467315
   [Anonymous], 2018, P INT C COMP AID DES
   Anup S, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON SMART GRID AND SMART CITIES (ICSGSC), P178, DOI 10.1109/ICSGSC.2017.8038572
   Ba LJ, 2014, ADV NEUR IN, V27
   Beygelzimer A., 2009, P 25 C UNC ART INT, P51
   Bianco S, 2018, IEEE ACCESS, V6, P64270, DOI 10.1109/ACCESS.2018.2877890
   Canziani A., 2016, An Analysis of Deep Neural Network Models for Practical Applications
   Chen B., 2018, GOOGLE AI BLOG
   Chen SZ, 2015, IEEE T NEUR NET LEAR, V26, P2200, DOI 10.1109/TNNLS.2014.2366476
   Cheng Y., 2015, P IEEE ICCV 2015
   Cheng Yu, 2017, ARXIV
   Cohen G, 2017, IEEE IJCNN, P2921, DOI 10.1109/IJCNN.2017.7966217
   COVER TM, 1967, IEEE T INFORM THEORY, V13, P21, DOI 10.1109/TIT.1967.1053964
   Dean J., 2015, NIPS DEEP LEARNING R
   Deng J., 2011, P ADV NEURIPS 2011
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Denton E, 2014, ADV NEUR IN, V27
   Di Gesù V, 1999, PATTERN RECOGN LETT, V20, P207, DOI 10.1016/S0167-8655(98)00115-9
   Dufourq E., 2017, P PRASA ROBMECH 2017
   Fallahzadeh R, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3198457
   Friedman N, 1997, MACH LEARN, V29, P131, DOI 10.1023/A:1007465528199
   Gauen K., 2018, P IEEE DATE 2018
   Ghodgaonkar I., 2020, ARXIV200509091
   Goel A., 2019, MODULAR NEURAL NETWO
   Goel A., 2019, IMAGE CLASSIFICATION
   Goel A., 2018, P IEEE BIG DATA2018
   Goel A, 2020, 2020 IEEE 6TH WORLD FORUM ON INTERNET OF THINGS (WF-IOT), DOI 10.1109/wf-iot48130.2020.9221198
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Graf, 2017, ARXIV160808710, P1, DOI DOI 10.48550/ARXIV.1608.08710
   Griffin G., 2007, CALTECH 256 OBJECT C
   Griffin G, 2008, PROC CVPR IEEE, P533
   Guerin J., 2017, ARXIV170701700CS
   Guo YW, 2016, ADV NEUR IN, V29
   Han  S., 2015, ARXIV151000149
   Hastie T., 2001, ELEMENTS STAT LEARNI, DOI 10.1007/978-0-387-84858-7_2
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huang G., 2017, P IEEE CVPR 2017
   Huang G, 2018, PROC CVPR IEEE, P2752, DOI 10.1109/CVPR.2018.00291
   Huang HT, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3209888
   Iandola Forrest N, 2016, SQUEEZENET ALEXNET L
   Jaderberg M., 2014, CORR
   Jain AK, 1997, PATTERN RECOGN, V30, P295, DOI 10.1016/S0031-3203(96)00068-4
   Jiang J, 1997, INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, P94
   Jiang L, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3342239
   Jiang N., 2018, Fungal Systematics and Evolution, V2, P1, DOI 10.3114/fuse.2018.02.01
   Joseph RK, 2016, CRIT POL ECON S ASIA, P1
   Kaski S, 1998, IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE, P413, DOI 10.1109/IJCNN.1998.682302
   King DB, 2015, ACS SYM SER, V1214, P1
   Kontschieder P, 2015, IEEE I CONF COMP VIS, P1467, DOI 10.1109/ICCV.2015.172
   Krizhevsky A., 2012, P NEURIPS 2012
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   LEVKOWITZ H, 1993, CVGIP-GRAPH MODEL IM, V55, P271, DOI 10.1006/cgip.1993.1019
   Lu YH, 2019, NAT MACH INTELL, V1, P199, DOI 10.1038/s42256-019-0041-4
   Lukic Y., 2016, 2016 IEEE 26 INT WOR, P1, DOI DOI 10.1109/MLSP.2016.7738816
   Marszalek M, 2008, LECT NOTES COMPUT SC, V5305, P479, DOI 10.1007/978-3-540-88693-8_35
   MILLER GA, 1995, COMMUN ACM, V38, P39, DOI 10.1145/219717.219748
   Mohan A, 2017, IEEE INT SYMP CIRC S, P286
   Mordvintsev A., 2013, GETTING STARTED VIDE
   Netzer Y., 2011, P NEURIPS 2011 WORKS
   Panda P, 2017, IEEE T COMPUT AID D, V36, P2017, DOI 10.1109/TCAD.2017.2681075
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Qu YY, 2017, IEEE T IMAGE PROCESS, V26, P4331, DOI 10.1109/TIP.2016.2615423
   Quinlan J. R., 1986, Machine Learning, V1, P81, DOI 10.1007/BF00116251
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Rastegari M, 2012, LECT NOTES COMPUT SC, V7577, P876, DOI 10.1007/978-3-642-33783-3_63
   Roy A, 2016, PROC CVPR IEEE, P5506, DOI 10.1109/CVPR.2016.594
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Selvaraju RR, 2017, IEEE I CONF COMP VIS, P618, DOI 10.1109/ICCV.2017.74
   Shen FM, 2018, IEEE T PATTERN ANAL, V40, P3034, DOI 10.1109/TPAMI.2018.2789887
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singpurwalla ND, 2004, J AM STAT ASSOC, V99, P867, DOI 10.1198/016214504000001196
   Sironi A, 2015, IEEE T PATTERN ANAL, V37, P94, DOI 10.1109/TPAMI.2014.2343229
   Sun M, 2013, IEEE I CONF COMP VIS, P265, DOI 10.1109/ICCV.2013.40
   Szegedy C., 2013, Advances in Neural Information Processing Systems, V26, P2553
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Tan MX, 2019, PR MACH LEARN RES, V97
   Torralba A, 2008, IEEE T PATTERN ANAL, V30, P1958, DOI 10.1109/TPAMI.2008.128
   Wang J, 2010, PROC CVPR IEEE, P3424, DOI 10.1109/CVPR.2010.5539994
   Wang ZH, 2018, NEUROCOMPUTING, V275, P1231, DOI 10.1016/j.neucom.2017.09.061
   Xia RK, 2014, AAAI CONF ARTIF INTE, P2156
   Yokogawa, 2017, WT310E TW310EH WT332
   Yuan X, 2006, IEEE IMAGE PROC, P2905, DOI 10.1109/ICIP.2006.313037
   ZADEH LA, 1965, INFORM CONTROL, V8, P338, DOI 10.1016/S0019-9958(65)90241-X
   Zagoruyko S., 2016, ARXIV160507146, DOI DOI 10.5244/C.30.87
   Zhao HY, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3200904
   Zhong GW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301278
   Zhu H, 2016, AAAI CONF ARTIF INTE, P2415
   Zweig A., 2007, P IEEE ICCV 2007
NR 94
TC 7
Z9 10
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 1
DI 10.1145/3408062
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200001
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Nahiyan, A
   Park, J
   He, M
   Iskander, Y
   Farahmandi, F
   Forte, D
   Tehranipoor, M
AF Nahiyan, Adib
   Park, Jungmin
   He, Miao
   Iskander, Yousef
   Farahmandi, Farimah
   Forte, Domenic
   Tehranipoor, Mark
TI SCRIPT: A CAD Framework for Power Side-channel Vulnerability Assessment
   Using Information Flow Tracking and Pattern Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Side-channel; vulnerability; security metric; information flow tracking;
   pattern generation; CAD framework
ID DPA
AB Power side-channel attacks (SCAs) have been proven to be effective at extracting secret keys from hardware implementations of cryptographic algorithms. Ideally, the power side-channel leakage (PSCL) of hardware designs of a cryptographic algorithm should be evaluated as early as the pre-silicon stage (e.g., gate level). However, there has been little effort in developing computer-aided design (CAD) tools to accomplish this. In this article, we propose an automated CAD framework called SCRIPT to evaluate information leakage through side-channel analysis. SCRIPT starts by defining the underlying properties of the hardware implementation that can be exploited by side-channel attacks. It then utilizes information flow tracking (IFT) to identify registers that exhibit those properties and, therefore, leak information through the side-channel. Here, we develop an IFT-based side-channel vulnerability metric (SCV) that is utilized by SCRIPT for PSCL assessment. SCV is conceptually similar to the traditionally used signal-to-noise ratio (SNR) metric. However, unlike SNR, which requires thousands of traces from silicon measurements, SCRIPT utilizes formal methods to generate SCV-guided patterns/plaintexts, allowing us to derive SCV using only a few patterns (ideally as low as two) at gate level. SCV estimates PSCL vulnerability at pre-silicon stage based on the number of plaintexts required to attain a specific SCA success rate. The integration of IFT and pattern generation makes SCRIPT efficient, accurate, and generic to be applied to any hardware design. We validate the efficacy of the SCRIPT framework by demonstrating that it can effectively and accurately determine SCA success rates for different AES designs at pre-silicon stage. SCRIPT is orders of magnitude more efficient than traditional pre-silicon PSCL assessment (SNR-based), with an average evaluation time of 15 minutes; whereas, traditional PSCL assessment at presilicon stage would require more than a month. We also analyze the PSCL characteristic of the multiplication unit of RISC processor using SCRIPT to demonstrate SCRIPT's applicability.
C1 [Nahiyan, Adib; Park, Jungmin; He, Miao; Farahmandi, Farimah; Forte, Domenic; Tehranipoor, Mark] Univ Florida, Gainesville, FL 32611 USA.
   [Iskander, Yousef] Cisco, Knoxville, FL USA.
C3 State University System of Florida; University of Florida; Cisco Systems
   Inc
RP Nahiyan, A (corresponding author), Univ Florida, Gainesville, FL 32611 USA.
EM adib1991@ufl.edu; jungminpark@ufl.edu; tonyhe@ufl.edu;
   yiskande@cisco.com; farimah@ece.ufl.edu; dforte@ece.ufl.edu;
   tehranipoor@ece.ufl.edu
OI Forte, Domenic/0000-0002-2794-7320
FU Semiconductor Research Corporation (SRC); National Institute of
   Standards and Technology (NIST); Cisco Systems, Inc. (Cisco)
FX This work was supported in part by Semiconductor Research Corporation
   (SRC), National Institute of Standards and Technology (NIST), and Cisco
   Systems, Inc. (Cisco)
CR Aigner Martin, 2006, P IEEE INT S CIRC SY
   [Anonymous], 2013, VERIFYING SECURITY A
   Aysu A, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P81, DOI 10.1109/HST.2018.8383894
   Barthe G, 2015, LECT NOTES COMPUT SC, V9056, P457, DOI 10.1007/978-3-662-46800-5_18
   Bayrak AG, 2015, IEEE T COMPUT, V64, P329, DOI 10.1109/TC.2013.219
   Bayrak AG, 2013, LECT NOTES COMPUT SC, V8086, P293, DOI 10.1007/978-3-642-40349-1_17
   Bayrak AG, 2011, DES AUT CON, P230
   Bloem R, 2018, LECT NOTES COMPUT SC, V10821, P321, DOI 10.1007/978-3-319-78375-8_11
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Bushnell M., 2004, Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits, V17
   Contreras GK, 2017, ASIA S PACIF DES AUT, P617, DOI 10.1109/ASPDAC.2017.7858392
   den Hartog J, 2003, INT FED INFO PROC, V122, P453
   Durrani YA, 2014, J KING SAUD UNIV-COM, V26, P287, DOI 10.1016/j.jksuci.2014.03.005
   Durvaux F, 2016, LECT NOTES COMPUT SC, V9665, P240, DOI 10.1007/978-3-662-49890-3_10
   Fang YC, 2011, REVIEWS, REFINEMENTS AND NEW IDEAS IN FACE RECOGNITION, P75
   Fei Y., 2014, IACR CRYPTOLOGY EPRI, P152
   Gierlichs B, 2008, LECT NOTES COMPUT SC, V5154, P426
   Gierlichs B, 2006, LECT NOTES COMPUT SC, V4249, P15
   Goodwill B. J. G., 2011, P NIST NON ATT TEST
   Hu W, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2676548
   Huss Sorin A., 2013, Number Theory and Cryptography. Papers in Honor of Johannes Buchmann on the Occasion of His 60th Birthday: LNCS 8260, P151, DOI 10.1007/978-3-642-42001-6_12
   Huss S.A., 2017, J LOW POWER ELECT AP, V7, P4
   Kocher Paul, 1999, LECT NOTES COMPUTER, P388, DOI [DOI 10.1007/3-540-48405-1_25, 10.1007/3-540-48405-1_25]
   Le TH, 2006, LECT NOTES COMPUT SC, V4249, P174
   Mangard S, 2004, LECT NOTES COMPUT SC, V2964, P222
   Messerges TS, 2002, IEEE T COMPUT, V51, P541, DOI 10.1109/TC.2002.1004593
   Moradi A., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P209, DOI [10.13154/tches.v2018.i1.209-237, DOI 10.13154/TCHES.V2018.I1.209-237]
   Moradi Amir, 2006, P ISC C INF SEC CRYP
   Nahid AA, 2017, P IEEE INT TEST C IT, P1
   Nahiyan A., 2017, HARDWARE IP SECURITY, P17
   Park J., 2016, THESIS
   Satoh Laboratory, 2019, LOOK TABL BAS AES VE
   Singh Gagandeep, 2018, GATE LEVEL SIMULATIO
   Thuillet Celine, 2009, 2009 International Conference on Computational Science and Engineering (CSE), P847, DOI 10.1109/CSE.2009.119
   Tiri K, 2003, LECT NOTES COMPUT SC, V2779, P125, DOI 10.1007/978-3-540-45238-6_11
   Tohoku University, 2019, GAL FIELD BAS AES VE
   Veshchikov N, 2017, 2017 2ND IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (EUROS&PW), P104, DOI 10.1109/EuroSPW.2017.59
   Veyrat-Charvillon N, 2009, LECT NOTES COMPUT SC, V5747, P429
   Xiao K, 2016, COMPUTER, V49, P54, DOI 10.1109/MC.2016.226
   Xilinx Inc, 2019, POW AN OPT
   Xilinx Inc, 2019, VECT EST
   Yasin M, 2015, INT SYM DEFEC FAU TO, P97, DOI 10.1109/DFT.2015.7315143
NR 42
TC 11
Z9 12
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2020
VL 25
IS 3
AR 26
DI 10.1145/3383445
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TT
UT WOS:000583681400003
DA 2024-07-18
ER

PT J
AU Shamsi, K
   Li, M
   Plaks, K
   Fazzari, S
   Pan, DZ
   Jin, Y
AF Shamsi, Kaveh
   Li, Meng
   Plaks, Kenneth
   Fazzari, Saverio
   Pan, David Z.
   Jin, Yier
TI IP Protection and Supply Chain Security through Logic Obfuscation: A
   Systematic Overview
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security; logic obfuscation; logic locking; IC camouflaging
ID FPGA ARCHITECTURE; HARDWARE; LOCKING; PIRACY
AB The globalization of the semiconductor supply chain introduces ever-increasing security and privacy risks. Two major concerns are IP theft through reverse engineering and malicious modification of the design. The latter concern in part relies on successful reverse engineering of the design as well. IC camouflaging and logic locking are two of the techniques under research that can thwart reverse engineering by end-users or foundries. However, developing low overhead locking/camouflaging schemes that can resist the ever-evolving state-of-the-art attacks has been a challenge for several years. This article provides a comprehensive review of the state of the art with respect to locking/camouflaging techniques. We start by defining a systematic threat model for these techniques and discuss how various real-world scenarios relate to each threat model. We then discuss the evolution of generic algorithmic attacks under each threat model eventually leading to the strongest existing attacks. The article then systematizes defences and along the way discusses attacks that are more specific to certain kinds of locking/camouflaging. The article then concludes by discussing open problems and future directions.
C1 [Shamsi, Kaveh; Jin, Yier] Univ Florida, ECE Dept, Gainesville, FL 32611 USA.
   [Li, Meng; Pan, David Z.] Univ Texas Austin, ECE Dept, Austin, TX 78712 USA.
   [Plaks, Kenneth] Def Adv Res Projects Agcy, Arlington, VA USA.
   [Fazzari, Saverio] Booz Allen Hamilton, Arlington, VA USA.
C3 State University System of Florida; University of Florida; University of
   Texas System; University of Texas Austin; United States Department of
   Defense; Defense Advanced Research Projects Agency (DARPA); Booz Allen
   Hamilton Holding Corporation
RP Jin, Y (corresponding author), Univ Florida, ECE Dept, Gainesville, FL 32611 USA.
EM kshamsi@ufl.edu; meng_li@utexas.edu; kenneth.plaks@darpa.mil;
   rio.fazzari.ctr@darpa.mil; dpan@ece.utexas.edu; yier.jin@ece.ufl.edu
OI Shamsi, Kaveh/0000-0002-9952-4597; Jin, Yier/0000-0002-8791-0597
CR Acharya A, 2009, INT CONF PERVAS COMP, P11
   Actel Corp, 2002, DES SEC NONV FLASH A
   Adusumilli Praneet, 2018, US Patent App., Patent No. [15/968,235, 15968235]
   Akkaya NEC, 2018, ISSCC DIG TECH PAP I, P128, DOI 10.1109/ISSCC.2018.8310217
   Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   [Anonymous], IEEE T COMPUTER AIDE
   Antonopoulos A., 2017, 2017 22nd IEEE European Test Symposium (ETS), P1
   Azar K. Z., 2019, IACR T CRYPTOGRAPHIC, V2019, P97
   Backes John, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P143, DOI 10.1109/ICCAD.2008.4681565
   BAUMGARTEN A., 2010, IEEE DESIGN TEST, V27, P1, DOI DOI 10.1109/MDT.2010.24
   Baumgarten A, 2010, IEEE DES TEST COMPUT, V27, P66, DOI 10.1109/MDT.2010.24
   Becker GT, 2014, J CRYPTOGR ENG, V4, P19, DOI 10.1007/s13389-013-0068-0
   Birkner J., 1992, Microelectronics Journal, V23, P561, DOI 10.1016/0026-2692(92)90067-B
   Chakraborty Abhishek, 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), DOI 10.1145/3240765.3240857
   Chakraborty P, 2018, PROCEEDINGS OF THE 2018 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), P56, DOI 10.1109/AsianHOST.2018.8607163
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chen S, 2015, INT SYM DEFEC FAU TO, P109, DOI 10.1109/DFT.2015.7315145
   Chipworks, 2012, INT 22 NM TRI GAT TR
   Chow L.-W., 2007, uS Patent, Patent No. [7,294,935, 7294935]
   Chow Lap-Wai, 2007, US Patent, Patent No. [7,217,977, 7217977]
   Cocchi J.P., 2012, US Patent, Patent No. [8,111,089, 8111089]
   Cocchi RP, 2014, DES AUT CON, DOI 10.1145/2593069.2602554
   Cong J, 2014, IEEE T VLSI SYST, V22, P864, DOI 10.1109/TVLSI.2013.2259512
   Courbon F, 2017, LECT NOTES COMPUT SC, V10146, P57, DOI 10.1007/978-3-319-54669-8_4
   Cui Y, 2018, INTERSPEECH, P2017
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   El Massad M., 2017, ARXIV170310187
   El Massad M, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23218
   El Massad M, 2017, ICCAD-IEEE ACM INT, P33, DOI 10.1109/ICCAD.2017.8203757
   Erbagci B, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P229, DOI 10.1109/HST.2016.7495587
   Fyrbiak Marc, 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P293
   Garg S, 2016, SIAM J COMPUT, V45, P882, DOI 10.1137/14095772X
   Gascón A, 2014, 2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), P83, DOI 10.1109/FMCAD.2014.6987599
   Greene J, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P87
   Guin U., 2017, P IEEE VLSI TEST S V, P1
   Guin U, 2018, IEEE T VLSI SYST, V26, P818, DOI 10.1109/TVLSI.2018.2797019
   Imeson F., 2013, P USENIX SEC S, P495
   Jayasankaran NG, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240858
   Kono Takashi, 2018, EMBEDDED FLASH MEMOR, P29
   Koushanfar F, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P103, DOI 10.1007/978-1-4419-8080-9_5
   Kuon I, 2007, FOUND TRENDS ELECTRO, V2, P135, DOI 10.1561/1000000005
   Lee Y.W., 2015, Language Testing, V32, P1, DOI DOI 10.1177//0265532214565387
   Li L, 2019, DES AUT TEST EUROPE, P540, DOI [10.23919/date.2019.8714955, 10.23919/DATE.2019.8714955]
   Li L, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P55, DOI 10.1109/HST.2013.6581566
   Li M, 2018, ASIA S PACIF DES AUT, P265, DOI 10.1109/ASPDAC.2018.8297316
   Li M, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967065
   Li Meng, 2018, SIMINGSAT DECA UNPUB
   Li WC, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P67, DOI 10.1109/HST.2013.6581568
   Linscott Timothy., 2018, 2018, P1
   Lohrke H., 2018, IACR T CRYPTOGRAPHIC, DOI DOI 10.46586/TCHES.V2018.I3.573-595
   Lohrke H, 2016, LECT NOTES COMPUT SC, V9813, P147, DOI 10.1007/978-3-662-53140-2_8
   Malik S, 2015, IEEE COMP SOC ANN, P204, DOI 10.1109/ISVLSI.2015.118
   Meade T, 2017, IEEE INT SYMP CIRC S
   Oliveira AL, 2001, IEEE T COMPUT AID D, V20, P1101, DOI 10.1109/43.945306
   Patnaik S, 2017, ICCAD-IEEE ACM INT, P41, DOI 10.1109/ICCAD.2017.8203758
   Plaza SM, 2015, IEEE T COMPUT AID D, V34, P961, DOI 10.1109/TCAD.2015.2404876
   Polian Ilia, 2016, 2016 IEEE 21st International Mixed-Signal Testing Workshop (IMSTW). Proceedings, P1, DOI 10.1109/IMS3TW.2016.7524239
   Quadir SE, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2755563
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Rajendran J, 2012, DES AUT CON, P83
   Rao VV, 2017, 2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017)
   Rezaei A, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P358, DOI 10.1145/3287624.3287691
   Rezaei A, 2018, DES AUT TEST EUROPE, P85, DOI 10.23919/DATE.2018.8341984
   Roshanisefat S, 2018, PR GR LAK SYMP VLSI, P153, DOI 10.1145/3194554.3194596
   Roshanisefat Shervin, 2018, ARXIV180409162
   Roy D, 2009, IEEE T SEMICONDUCT M, V22, P96, DOI 10.1109/TSM.2008.2010738
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Sengupta A., 2018, International Conference on Computer-Aided Design (ICCAD), P1
   Sengupta A, 2018, IEEE VLSI TEST SYMP
   Sengupta A, 2017, IEEE T CONSUM ELECTR, V63, P467, DOI 10.1109/TCE.2017.015072
   Shakya B., 2019, IACR T CRYPTOGRAPHIC, P86
   Shakya B., 2017, Hardware Protection through Obfuscation, P3
   SHAMSI K., 2017, P IEEE INT S HARDW O
   Shamsi K., 2018, P IEEE GREAT LAK S V
   Shamsi K, 2019, DES AUT TEST EUROPE, P534, DOI [10.23919/date.2019.8715053, 10.23919/DATE.2019.8715053]
   Shamsi K, 2019, IEEE T INF FOREN SEC, V14, P347, DOI 10.1109/TIFS.2018.2850319
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Shamsi Kaveh, 2017, P IEEE GREAT LAK S V
   Shen YQ, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P657, DOI 10.1145/3287624.3287670
   Shen YQ, 2018, DES AUT TEST EUROPE, P629, DOI 10.23919/DATE.2018.8342086
   Shen YQ, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P179, DOI 10.1145/3060403.3060469
   Shen Yuanqi, 2019, 2019061 CRYPT EPRINT
   Shiozaki Mitsuru., 2014, IACR CRYPTOLOGY EPRI, V2014, P109
   Sirone Deepak, 2018, ARXIV181112088
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Subramanyan P, 2014, IEEE T EMERG TOP COM, V2, P63, DOI 10.1109/TETC.2013.2294918
   Sugawara T, 2014, LECT NOTES COMPUT SC, V8731, P112, DOI 10.1007/978-3-662-44709-3_7
   Tajik S, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1661, DOI 10.1145/3133956.3134039
   Torrance R, 2009, LECT NOTES COMPUT SC, V5747, P363
   Tuyls P, 2006, LECT NOTES COMPUT SC, V4249, P369
   Vijayakumar A, 2017, IEEE T INF FOREN SEC, V12, P64, DOI 10.1109/TIFS.2016.2601067
   Wang JZ, 2018, PEER PEER NETW APPL, V11, P679, DOI 10.1007/s12083-017-0556-6
   Wang XY, 2018, ASIA S PACIF DES AUT, P259, DOI 10.1109/ASPDAC.2018.8297315
   Wang XY, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P133, DOI 10.1145/2902961.2903000
   Wang XY, 2016, IEEE INT SYMP CIRC S, P1710, DOI 10.1109/ISCAS.2016.7538897
   Xie XM, 2017, PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON VIDEO AND IMAGE PROCESSING (ICVIP 2017), P186, DOI 10.1145/3177404.3177412
   Xie Y, 2017, DES AUT CON, DOI 10.1145/3061639.3062226
   Xie Y, 2016, LECT NOTES COMPUT SC, V9813, P127, DOI 10.1007/978-3-662-53140-2_7
   Yang Fangfei, 2019, IEEE T INFORM FORENS
   Yasin M, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967012
   Yasin M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1601, DOI 10.1145/3133956.3133985
   Yasin M, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P351, DOI 10.1145/3060403.3060492
   Yasin M, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P166, DOI 10.1109/HST.2017.7951830
   Yasin M, 2015, INT DES TEST SYMP, P1, DOI 10.1109/IDT.2015.7396725
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
   Yasin M, 2016, DES AUT TEST EUROPE, P139
   Yasin Muhammad, 2017, IEEE T INFORM FORENS
   Yuan L, 2008, IEEE T COMPUT AID D, V27, P1159, DOI 10.1109/TCAD.2008.923245
   Zaman M, 2018, DES AUT TEST EUROPE, P1592, DOI 10.23919/DATE.2018.8342269
   Zhang Li, 2018, P C DES AUT TEST EUR
   Zhou H., 2017, IACR Cryptology ePrint Archive, V2017, P696
   Zhou H, 2017, ICCAD-IEEE ACM INT, P49, DOI 10.1109/ICCAD.2017.8203759
   Zhou Hai, 2019, 2019139  CRYPT EPRIN
NR 114
TC 51
Z9 57
U1 8
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 65
DI 10.1145/3342099
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300007
DA 2024-07-18
ER

PT J
AU Li, XW
   Maskell, DL
AF Li, Xiangwei
   Maskell, Douglas L.
TI Time-Multiplexed FPGA Overlay Architectures: A Survey
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reconfigurable system; FPGA overlay; time-multiplexing
ID SOFT-PROCESSORS
AB This article presents a comprehensive survey of time-multiplexed (TM) FPGA overlays from the research literature. These overlays are categorized based on their implementation into two groups: processor-based overlays, as their implementation follows that of conventional silicon-based microprocessors, and; CGRA-like overlays, with either an array of interconnected processor-based functional units or medium-grained arithmetic functional units. Time-multiplexing the overlay allows it to change its behavior with a cycle-by-cycle execution of the application kernel, thus allowing better sharing of the limited FPGA hardware resource. However, most TM overlays suffer from large resource overheads, due to either the underlying processor-like architecture (for processor-based overlays) or due to the routing array and instruction storage requirements (for CGRA-like overlays). Reducing the area overhead for CGRA-like overlays, specifically that required for the routing network, and better utilizing the hard macros in the target FPGA are active areas of research.
C1 [Li, Xiangwei; Maskell, Douglas L.] Nanyang Technol Univ, 50 Nanyang Ave, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Li, XW (corresponding author), Nanyang Technol Univ, 50 Nanyang Ave, Singapore 639798, Singapore.
EM xli045@e.ntu.edu.sg; asdouglas@ntu.edu.sg
OI Li, Xiangwei/0000-0002-1963-6354
FU Ministry of Education (MoE), Singapore [RG132/16, MOE2017-T2-1-002]
FX This work is supported by the Ministry of Education (MoE), Singapore
   under RG132/16 and MOE2017-T2-1-002.
CR Al Kadi M, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P254, DOI 10.1145/2847263.2847273
   Altera, 2016, NIOS 2 PROC REF HDB
   Andryc K, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P230, DOI 10.1109/FPT.2013.6718358
   [Anonymous], P 24 IEEE S FIELD PR
   [Anonymous], 2013, THESIS
   [Anonymous], 2012, CISC VIS NETW IND GL
   [Anonymous], 2013, P 23 INT C FIELD PRO
   [Anonymous], 24 INT C FIELD PROGR
   [Anonymous], 2009, P 2009 INT C COMPILE, DOI [DOI 10.1145/1629395.1629411, 10.1145/1629395.1629411]
   [Anonymous], 2011, UCBEECS201162
   Balasubramanian R, 2015, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2764908
   Benson J., 2012, P 2012 IEEE 18 INT S, P1, DOI DOI 10.1109/HPCA.2012.6168949
   Brant A, 2012, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2012.25
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Capalija D, 2013, I C FIELD PROG LOGIC
   Capalija D, 2011, ANN IEEE SYM FIELD P, P202, DOI 10.1109/FCCM.2011.25
   Cheah HY, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2629443
   Cheah HY, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P151, DOI 10.1109/FPT.2012.6412128
   Chou CH, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P15
   COBHAM GAISLER AB, 2017, GRLIB IP COR US MAN
   Coole J., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P13
   Coole J, 2015, ANN IEEE SYM FIELD P, P21, DOI 10.1109/FCCM.2015.49
   Czajkowski T.S., 2012, 22 INT C FIELD PROGR, P531, DOI DOI 10.1109/FPL.2012.6339272
   Dimond R., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P1
   Dimond R, 2006, IEE P-COMPUT DIG T, V153, P173, DOI 10.1049/ip-cdt:20050177
   Duarte P, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P165, DOI 10.1145/3123939.3123953
   Ferreira R, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P195
   Fort B, 2006, ANN IEEE SYM FIELD P, P131
   Gaisler Jiri, 2007, GAISLER RES
   Govindaraju V, 2011, INT S HIGH PERF COMP, P503, DOI 10.1109/HPCA.2011.5749755
   Haq G, 2012, MAKING CONTEMP WORLD, P26
   Harman M, 2014, 9TH INTERNATIONAL SYMPOSIUM ON SOFTWARE ENGINEERING FOR ADAPTIVE AND SELF-MANAGING SYSTEMS (SEAMS 2014), P1, DOI 10.1145/2593929.2600116
   Harrabi S., 2016, 11 EUR WORKSH MICR E, P1
   Hartenstein R, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P564, DOI 10.1109/ASPDAC.2001.913368
   Hartenstein R, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P642, DOI 10.1109/DATE.2001.915091
   Hilton C, 2006, IEE P-COMPUT DIG T, V153, P181, DOI 10.1049/ip-cdt:20050175
   Jain A.K., 2016, ACM SIGARCH Computer Architecture News, V43, P28, DOI [DOI 10.1145/2927964.2927970, 10.1145/2927964. 2927970]
   Jain AK, 2016, ANN IEEE SYM FIELD P, P1, DOI 10.1109/FCCM.2016.10
   Jain AK, 2016, DES AUT TEST EUROPE, P1628
   Jain AK, 2015, ANN IEEE SYM FIELD P, P25, DOI 10.1109/FCCM.2015.15
   Jain AK, 2014, J SIGNAL PROCESS SYS, V77, P61, DOI 10.1007/s11265-014-0884-1
   JONES A.K., 2005, FPGA 05, P107
   Kapre N, 2006, ANN IEEE SYM FIELD P, P205
   Kapre N, 2015, IEEE INT CONF ASAP, P9, DOI 10.1109/ASAP.2015.7245698
   Kinsy M. A., 2011, 2011 International Conference on Field Programmable Logic and Applications, P356, DOI 10.1109/FPL.2011.70
   Koch D., 2013, Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, P1, DOI DOI 10.1109/FPL.2013.6645517
   Koch D., 2016, FPGAs for Software Programmers, DOI DOI 10.1007/978-3-319
   Kozyrakis C, 2002, INT SYMP MICROARCH, P283, DOI 10.1109/MICRO.2002.1176257
   Kranenburg T, 2010, DES AUT TEST EUROPE, P997
   Kumar HBC, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P141, DOI 10.1145/3020078.3021751
   Labrecque M, 2007, I C FIELD PROG LOGIC, P210, DOI 10.1109/FPL.2007.4380649
   Labrecque M, 2008, ANN IEEE SYM FIELD P, P195, DOI 10.1109/FCCM.2008.8
   LaForest C. E., 2015, THESIS
   Laforest CE, 2017, ACM T RECONFIG TECHN, V10, DOI 10.1145/3053679
   LaForest CE, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P219
   LAM M, 1988, SIGPLAN NOTICES, V23, P318
   Lampret D., 2001, OpenRISC 1200 IP Core Specification
   LEISERSON CE, 1985, IEEE T COMPUT, V34, P892, DOI 10.1109/TC.1985.6312192
   Li X., 2016, P 2 INT WORKSH OV AR
   Li XW, 2018, DES AUT TEST EUROPE, P1075, DOI 10.23919/DATE.2018.8342171
   Liu C, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P56, DOI 10.1109/FPT.2015.7393130
   Liu C, 2013, ANN IEEE SYM FIELD P, P228, DOI 10.1109/FCCM.2013.21
   LIU J, 2015, P 2015 ACMSIGDA INT, P181, DOI DOI 10.1145/2684746.2689067
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
   MOUSSALI R., 2007, CASES 07, P155
   Ovtcharov K, 2013, I C FIELD PROG LOGIC
   Plavec Franjo, 2005, P 19 INT PAR DISTR P
   Rashid R, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P20, DOI 10.1109/FPT.2014.7082748
   Rashid Rafat, 2015, THESIS
   Rhoads Steve, 2009, PLASMA MOST MIPS 1 T
   Schelle G, 2010, FPGA 10, P3
   Severance A., 2014, ACMSIGDA INT S FIELD, P117
   Severance A., 2013, 2013 INT C HARDW SOF, P1, DOI DOI 10.1109/CODESISSS.2013.6658993
   Severance A, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P261, DOI 10.1109/FPT.2012.6412146
   Severance Aaron, 2015, THESIS
   Shukla Sunil, 2006, P DAGST SEM
   Singh H, 1998, XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, P134, DOI 10.1109/SBCCI.1998.715427
   Weaver DavidL., 2008, OPENSPARC INTERNALS
   Xilinx, 2017, MICROBLAZE PROC REF
   Yiannacouras P., P 2005 INT C COMPILE, P202
   Yiannacouras Peter., 2008, CASES '08: Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P61, DOI DOI 10.1145/1450095.1450107
   Yiannacouras Peter., 2006, FPGA 06, P201
   Yu J, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P222
   Yu JM, 2009, PLANT GENOME-US, V2, P2, DOI 10.3835/plantgenome2009.02.0002let
NR 85
TC 13
Z9 14
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 54
DI 10.1145/3339861
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600007
DA 2024-07-18
ER

PT J
AU Wang, C
   Sun, YN
   Hu, SY
   Jiang, L
   Qian, WK
AF Wang, Chen
   Sun, Yanan
   Hu, Shiyan
   Jiang, Li
   Qian, Weikang
TI Variation-Aware Global Placement for Improving Timing-Yield of
   Carbon-Nanotube Field Effect Transistor Circuit
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE Carbon-nanotube field effect transistor (CNFET) circuit; variation-aware
   placement; statistical static timing analysis (SSTA); statistical timing
   optimization; timing-yield improvement
ID DESIGN; MODEL
AB As the conventional silicon-based CMOS technology marches toward the sub-10nm region, the problem of high power density becomes increasingly serious. Under this circumstance, the carbon-nanotube field effect transistors (CNFETs) emerge as a promising alternative to the conventional silicon-based CMOS devices. However, they experience a much larger variation than the silicon-based CMOS devices, which results in a large circuit delay variation and hence, a significant timing yield loss. One of the main variation sources is the carbon-nanotube (CNT) density variation. However, it shows a special property not existing for silicon-based CMOS devices, namely the asymmetric spatial correlation. In this work, we propose novel global placement algorithms to reduce the timing yield loss caused by the CNT density variation. To effectively reduce the statistical circuit delay, we first develop a statistical delay measure for a segment of gates. Based on this measure, we further develop a segment-based strategy and a path-based placement strategy to reduce the delays of the statistically critical paths. Experimental results demonstrated that both of our approaches effectively improve the timing yield.
C1 [Wang, Chen; Qian, Weikang] Shanghai Jiao Tong Univ, Univ Michigan Shanghai Jiao Tong Univ Joint Inst, Shanghai, Peoples R China.
   [Sun, Yanan] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Shanghai, Peoples R China.
   [Hu, Shiyan] Michigan Technol Univ, Dept Elect & Comp Engn, Houghton, MI 49931 USA.
   [Jiang, Li] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University; Shanghai Jiao Tong University; Michigan
   Technological University; Shanghai Jiao Tong University
RP Qian, WK (corresponding author), Shanghai Jiao Tong Univ, Univ Michigan Shanghai Jiao Tong Univ Joint Inst, Shanghai, Peoples R China.; Jiang, L (corresponding author), Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai, Peoples R China.
EM wangchen_2011@sjtu.edu.cn; sunyanan@sjtu.edu.cn; shiyan@mtu.edu;
   ljiang_cs@sjtu.edu.cn; qianwk@sjtu.edu.cn
RI Qian, Weikang/T-8444-2019; Hu, Shiyan/D-4459-2015
FU National Natural Science Foundation of China (NSFC) [61602300, 61704104,
   61472243]; Shanghai Science and Technology Committee [15YF1406000];
   Shanghai Sailing Program [17Z111260004]; SJTU Medical and Engineering
   Interdisciplinary Funding [YG2015MS17]; U.S. National Science Foundation
   (NSF) CAREER Award [CCF-1349984]
FX This work is supported in part by National Natural Science Foundation of
   China (NSFC) under Grant Nos. 61602300, 61704104, and 61472243, Shanghai
   Science and Technology Committee under Grant No. 15YF1406000, Shanghai
   Sailing Program under Grant No. 17Z111260004, SJTU Medical and
   Engineering Interdisciplinary Funding under Grant No. YG2015MS17, and
   U.S. National Science Foundation (NSF) CAREER Award CCF-1349984.
CR [Anonymous], 2013, ITRS2013
   Beste M, 2014, I CONF VLSI DESIGN, P393, DOI 10.1109/VLSID.2014.74
   Bobba S, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2600073
   Chang HL, 2005, DES AUT CON, P71
   Chang HL, 2005, IEEE T COMPUT AID D, V24, P1467, DOI 10.1109/TCAD.2005.850834
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   Chowdhary A, 2005, DES AUT CON, P801
   Deng J, 2007, IEEE T ELECTRON DEV, V54, P3195, DOI 10.1109/TED.2007.909043
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   Ghavami B., 2011, P 12 INT S QUAL EL D, P1, DOI DOI 10.1109/ISQED.2011.5770806
   Hills G, 2015, IEEE T COMPUT AID D, V34, P1082, DOI 10.1109/TCAD.2015.2415492
   Hills Gage., 2013, Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE, P1, DOI [10.1145/2463209.2488864, DOI 10.1145/2463209.2488864]
   Hills Gage., 2014, Custom Integrated Circuits Conference (CICC), 2014 IEEE Proceedings of the, P1, DOI DOI 10.1109/CICC.2014.6946036
   Hwang EJ, 2013, IEEE T VLSI SYST, V21, P1783, DOI 10.1109/TVLSI.2012.2220792
   Lin A, 2010, IEEE T ELECTRON DEV, V57, P2284, DOI 10.1109/TED.2010.2053207
   Nangate, 2014, NANG 45NM OP SOURC L
   Neil H.Weste David M. Harris., 2011, CMOS VLSI DESIGN: A Circuits and Systems Perspective, VFourth
   OpenCores Project, 2014, OPENCORES PROJECTS B
   Park H, 2012, NAT NANOTECHNOL, V7, P787, DOI [10.1038/nnano.2012.189, 10.1038/NNANO.2012.189]
   Patil N., 2009, Proc. Int. Electron Devices Meet, P1, DOI [10.1109/IEDM.2009.5424295, DOI 10.1109/IEDM.2009.5424295]
   Patil N, 2008, IEEE T COMPUT AID D, V27, P1725, DOI 10.1109/TCAD.2008.2003278
   Patil N, 2011, IEEE T NANOTECHNOL, V10, P744, DOI 10.1109/TNANO.2010.2076323
   Patil N, 2009, DES AUT CON, P304
   Patil N, 2009, IEEE T NANOTECHNOL, V8, P498, DOI 10.1109/TNANO.2009.2016562
   Patil N, 2009, IEEE T NANOTECHNOL, V8, P37, DOI 10.1109/TNANO.2008.2006903
   Puget JC, 2015, 2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), DOI 10.1145/2800986.2801013
   Shahi A. A. M., 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P140, DOI 10.1109/DFT.2012.6378214
   Shulaker M, 2016, IEEE SPECTRUM, V53, P26, DOI 10.1109/MSPEC.2016.7498155
   Spindler P, 2008, IEEE T COMPUT AID D, V27, P1398, DOI 10.1109/TCAD.2008.925783
   Stanford University, 2015, STANF VS CNFET MOD
   SWARTZ W, 1995, DES AUT CON, P211
   Wang C, 2015, 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P362, DOI 10.1109/SOCC.2015.7406983
   Xie L, 2011, IEEE T COMPUT AID D, V30, P59, DOI 10.1109/TCAD.2010.2072670
   Zarkesh-Ha P, 2011, IEEE T ELECTRON DEV, V58, P530, DOI 10.1109/TED.2010.2092780
   Zhang GY, 2006, SCIENCE, V314, P974, DOI 10.1126/science.1133781
   Zhang J, 2012, IEEE T COMPUT AID D, V31, P453, DOI 10.1109/TCAD.2012.2187527
   Zhang J, 2011, IEEE T COMPUT AID D, V30, P1103, DOI 10.1109/TCAD.2011.2121010
   Zhang J, 2009, DES AUT CON, P71
   Zhang Jie, 2010, P DES AUT C JUN, P889, DOI 10.1145/1837274.1837497
NR 39
TC 1
Z9 2
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 44
DI 10.1145/3175500
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300004
DA 2024-07-18
ER

PT J
AU Peng, YC
   Chen, CC
   Tsai, HJ
   Yang, KH
   Huang, PZ
   Chang, SC
   Jone, WB
   Chen, TF
AF Peng, Yin-Chi
   Chen, Chien-Chih
   Tsai, Hsiang-Jen
   Yang, Keng-Hao
   Huang, Pei-Zhe
   Chang, Shih-Chieh
   Jone, Wen-Ben
   Chen, Tien-Fu
TI Leak Stopper: An Actively Revitalized Snoop Filter Architecture with
   Effective Generation Control
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cache storage; memory architecture; filters; computer architecture
ID PERFORMANCE
AB To alleviate high energy dissipation of unnecessary snooping accesses, snoop filters have been designed to reduce snoop lookups. These filters have the problem of decreasing filtering efficiency, and thus usually rely on partial or whole filter reset by detecting block evictions. Unfortunately, the reset conditions occur infrequently or unevenly (called passive filter deletion). This work proposes the concept of revitalized snoop filter (RSF) design, which can actively renew the destination filter by employing a generation wrapping-around scheme for various reference behaviors. We further utilize a sampling mechanism for RSF to timely trigger precise filter revitalizations, so that unnecessary RSF flushing can be minimized. The proposed RSF can be integrated to various existent inclusive snoop filters with only a minor change to their designs. We evaluate our proposed design and demonstrate that RSF eliminates 58.6% of snoop energy compared to JETTY on average while inducing only 6.5% of revitalization energy overhead. In addition, RSF eliminates 45.5% of snoop energy compared to stream registers on average and only induces 2.5% of revitalization energy overhead. Overall, these RSFs reduce the total L2 cache energy consumption by 52.1% (58.6% - 6.5%) as compared to JETTY and by 43% (45.5% - 2.5%) as compared to stream registers. Furthermore, RSF improves the overall performance by 1% to 1.4% on average compared to JETTY and stream registers for various benchmark suites.
C1 [Peng, Yin-Chi; Chen, Chien-Chih; Tsai, Hsiang-Jen; Yang, Keng-Hao; Huang, Pei-Zhe; Chen, Tien-Fu] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Chang, Shih-Chieh] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Jone, Wen-Ben] Univ Cincinnati, Dept Elect Engn & Comp Syst, 834 Rhodes Hall, Cincinnati, OH 45221 USA.
C3 National Yang Ming Chiao Tung University; National Tsing Hua University;
   University System of Ohio; University of Cincinnati
RP Peng, YC (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM psycsieic@gmail.com; john740207@gmail.com; hsiang.kinglab@gmail.com;
   s932805@gmail.com; myownstyle0@gmail.com; scchang@cs.nthu.edu.tw;
   jonewb@ucmail.uc.edu; tfuchen@gmail.com
RI Huang, James/ADK-6342-2022
CR Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Blumrich Matthias, 2011, Transactions on High-Performance Embedded Architectures and Compilers III, P93, DOI 10.1007/978-3-642-19448-1_6
   Cantin JF, 2005, CONF PROC INT SYMP C, P246, DOI 10.1109/ISCA.2005.31
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Ebrahimi Eiman, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P316, DOI 10.1145/1669112.1669154
   Jaleel A., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P151, DOI 10.1109/MICRO.2010.52
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   Moshovos A, 2005, CONF PROC INT SYMP C, P234, DOI 10.1109/ISCA.2005.42
   Moshovos A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P85, DOI 10.1109/HPCA.2001.903254
   Muralimanohar Naveen, 2009, HPL200985 HEWL PACK
   PARSEC Group, 2011, MEM EXPL SPLASH 2 IN
   Ranganathan A, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P120, DOI 10.1109/SAMOS.2012.6404165
   Salapura Valentina, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P5, DOI 10.1109/HPCA.2008.4658623
   Salapura Valentina., 2007, Proceedings of the 2007 Workshop on MEmory Performance: DEaling with Applications, Systems and Architecture, MEDEA'07, P25
   Shen Jie, 2011, PDS2011011 DELFT U T
   Srinath S, 2007, INT S HIGH PERF COMP, P63
   Ubal R, 2012, INT CONFER PARA, P335
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zebchuk J, 2007, INT SYMP MICROARCH, P314
NR 19
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 46
DI 10.1145/3015770
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200007
DA 2024-07-18
ER

PT J
AU Jung, H
   Oh, H
   Ha, S
AF Jung, Hanwoong
   Oh, Hyunok
   Ha, Soonhoi
TI Multiprocessor Scheduling of a Multi-Mode Dataflow Graph Considering
   Mode Transition Delay
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Synchronous dataflow; multi-mode dataflow; mode transition delay; task
   migration; mode-overlapped schedule; throughput requirement
AB The Synchronous Data Flow (SDF) model is widely used for specifying signal processing or streaming applications. Since modern embedded applications become more complex with dynamic behavior changes at runtime, several extensions of the SDF model have been proposed to specify the dynamic behavior changes while preserving static analyzability of the SDF model. They assume that an application has a finite number of behaviors (or modes), and each behavior (mode) is represented by an SDF graph. They are classified as multi-mode dataflow models in this article. While there exist several scheduling techniques for multi-mode dataflow models, no one allows task migration between modes. By observing that the resource requirement can be additionally reduced if task migration is allowed, we propose a multiprocessor scheduling technique of a multi-mode dataflow graph considering task migration between modes. Based on a genetic algorithm, the proposed technique schedules all SDF graphs in all modes simultaneously to minimize the resource requirement. To satisfy the throughput constraint, the proposed technique calculates the actual throughput requirement of eachmode and the output buffer size for tolerating throughput jitter. We compare the proposed technique with a method that analyzes SDF graphs in each execution mode separately, a method that does not allow taskmigration, and amethod that does not allowmode-overlapped schedule for synthetic examples and five real applications: H. 264 decoder, lane detection, vocoder, MP3 decoder, and printer pipeline.
C1 [Jung, Hanwoong; Ha, Soonhoi] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
   [Oh, Hyunok] Hanyang Univ, Dept Informat Syst, Seoul, South Korea.
C3 Seoul National University (SNU); Hanyang University
RP Ha, S (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
EM jhw7884@iris.snu.ac.kr; hoh@hanyang.ac.kr; sha@snu.ac.kr
RI Oh, Hyunok/AAY-6953-2020
OI Oh, Hyunok/0000-0002-9044-7441
FU Defense Acquisition Program Administration; Agency for Defense
   Development [UD130070ID]; Basic Science Research Program through the
   National Research Foundation of Korea (NRF) - Ministry of Science, ICT &
   Future Planning [NRF-2016R1A2B3012662, 2013R1A1A1013384]; IT R&D program
   MKE/KEIT (Embedded system Software for New-memory based Smart Device)
   [10041608]
FX This researchwas supported by a grant to Bio-Mimetic Robot Research
   Center Funded by Defense Acquisition Program Administration and by the
   Agency for Defense Development (UD130070ID), Basic Science Research
   Program through the National Research Foundation of Korea (NRF) funded
   by the Ministry of Science, ICT & Future Planning (NRF-2016R1A2B3012662,
   2013R1A1A1013384), and IT R&D program MKE/KEIT (No. 10041608, Embedded
   system Software for New-memory based Smart Device).
CR Bebelis Vagelis, 2013, P 11 ACM INT C EMB S
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Damavandpeyma M, 2013, IEEE REAL TIME, P175, DOI 10.1109/RTAS.2013.6531090
   Geilen Marc, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P125
   Girault A, 1999, IEEE T COMPUT AID D, V18, P742, DOI 10.1109/43.766725
   Jung H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584658
   Lee C, 2013, J SIGNAL PROCESS SYS, V73, P201, DOI 10.1007/s11265-013-0753-3
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Moreira O., 2012, THESIS
   Stuijk S., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P404, DOI 10.1109/SAMOS.2011.6045491
   Stuijk S., 2008, TECHNICAL REPORT
   Stuijk S, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P548, DOI 10.1109/DSD.2010.31
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Wiggers MH, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P183, DOI 10.1109/RTAS.2008.10
   Wiggers MH, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880053
   Yang Y., 2012, THESIS
   Zhai J. T., 2015, THESIS
NR 18
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 37
DI 10.1145/2997645
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800018
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Katoen, JP
   Wu, H
AF Katoen, Joost-Pieter
   Wu, Hao
TI Probabilistic Model Checking for Uncertain Scenario-Aware Data Flow
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Data-flow computation; digital signal processing; embedded systems;
   energy consumption; Markov (reward) automata; model checking
ID SAFETY
AB The Scenario-Aware Dataflow (SADF) model is based on concurrent actors that interact via channels. It combines streaming data and control to capture scenarios while incorporating hard and soft real-time aspects. To model data-flow computations that are subject to uncertainty, SADF models are equipped with random primitives. We propose to use probabilistic model checking to analyze uncertain SADF models. We show how measures such as expected time, long-run objectives like throughput, as well as timed reachability-can a given system configuration be reached within a deadline with high probability?-can be automatically determined. The crux of our method is a compositional semantics of SADF with exponential agent execution times combined with automated abstraction techniques akin to partial-order reduction. We present the semantics in detail and show how it accommodates the incorporation of execution platforms, enabling the analysis of energy consumption. The feasibility of our approach is illustrated by analyzing several quantitative measures of an MPEG-4 decoder and an industrial face recognition application.
C1 [Katoen, Joost-Pieter; Wu, Hao] Rhein Westfal TH Aachen, Dept Comp Sci, Software Modelling & Verificat Grp, D-52066 Aachen, Germany.
C3 RWTH Aachen University
RP Katoen, JP (corresponding author), Rhein Westfal TH Aachen, Dept Comp Sci, Software Modelling & Verificat Grp, D-52066 Aachen, Germany.
EM katoen@cs.rwth-aachen.de; hao.wu@cs.rwth-aachen.de
RI Katoen, Joost-Pieter/O-3307-2018
OI Katoen, Joost-Pieter/0000-0002-6143-1926
FU European Union [318490, FP7-ICT-2011-8]
FX This work is supported by the European Union's Seventh Framework
   Programme for Research (FP7), under grant no. 318490 (FP7-ICT-2011-8,
   the SENSATION project). This work is partially based on the authors'
   previous work, "Exponentially timed SADF: Compositional semantics,
   reductions, and analysis," published at EMSOFT 2014 in New Delhi, India.
CR Ahmad W, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P271, DOI 10.1109/DSD.2015.59
   [Anonymous], 2013, PROGRAMMING HETEROGE
   [Anonymous], 1974, PROC IFIP C 74
   Bhattacharyya S.S., 2013, Handbook of Signal Processing Systems, P905
   Boudali Hichem, 2009, SPRINGSIM
   Bozzano M, 2011, COMPUT J, V54, P754, DOI 10.1093/comjnl/bxq024
   Buck J. T., 1993, ICASSP-93. 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing (Cat. No.92CH3252-4), P429, DOI 10.1109/ICASSP.1993.319147
   Deng YX, 2013, INFORM COMPUT, V222, P139, DOI 10.1016/j.ic.2012.10.010
   Eisentraut Christian, 2013, Application and Theory of Petri Nets and Concurrency. 34th International Conference, PETRI NETS 2013. Proceedings: LNCS 7927, P90, DOI 10.1007/978-3-642-38697-8_6
   Eisentraut C, 2010, IEEE S LOG, P342, DOI 10.1109/LICS.2010.41
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Garavel Hubert, 2013, International Journal on Software Tools for Technology Transfer, V15, P89, DOI 10.1007/s10009-012-0244-z
   Geilen Marc, 2004, P 4 ACM INT C EMB SO, P137
   Groote Jan Friso, 1995, WORKSHOPS COMPUTING, P26
   Guck D, 2014, LOG METH COMPUT SCI, V10, DOI 10.2168/LMCS-10(3:17)2014
   Guck D, 2014, LECT NOTES COMPUT SC, V8837, P168, DOI 10.1007/978-3-319-11936-6_13
   Katoen Joost-Pieter, 2014, INT C EMB SOFTW EMSO
   Lee EdwardA., 1987, COMPCON, P310
   MARSAN MA, 1984, ACM T COMPUT SYST, V2, P93, DOI 10.1145/190.191
   Norman G, 2005, FORM ASP COMPUT, V17, P160, DOI 10.1007/s00165-005-0062-0
   Park SY, 2013, J ULTRAS MED, V32, P2013, DOI 10.7863/ultra.32.11.2013
   Pulungan R, 2015, INT J SOFTW TOOLS TE, V17, P77, DOI 10.1007/s10009-013-0296-8
   Rettelbach M, 1995, COMPUT J, V38, P590, DOI 10.1093/comjnl/38.7.590
   Shabbir A, 2010, J SYST ARCHITECT, V56, P265, DOI 10.1016/j.sysarc.2010.03.007
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   Theelen BD, 2007, INT CONF QUANT EVAL, P269, DOI 10.1109/QEST.2007.7
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Theelen B, 2012, DES AUT TEST EUROPE, P653
   Theelen Bart D., 2008, ESR200808 TU EINDH
   Timmer Mark, 2013, Formal Modeling and Analysis of Timed Systems. Proceedings of 11th International Conference (FORMATS 2013): LNCS 8053, P243, DOI 10.1007/978-3-642-40229-6_17
   Timmer M, 2012, LECT NOTES COMPUT SC, V7454, P364, DOI 10.1007/978-3-642-32940-1_26
   Tripakis S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442133
   Younes H. L. S., 2006, International Journal on Software Tools for Technology Transfer, V8, P216, DOI 10.1007/s10009-005-0187-8
NR 33
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 15
DI 10.1145/2914788
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300015
DA 2024-07-18
ER

PT J
AU Tannir, D
   Wang, Y
   Li, P
AF Tannir, Dani
   Wang, Ya
   Li, Peng
TI Accurate Modeling of Nonideal Low-Power PWM DC-DC Converters Operating
   in CCM and DCM using Enhanced Circuit-Averaging Techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Integrated circuit modeling; circuit averaging; switched-mode power
   supplies; DC-DC converters
ID SWITCH
AB The development of enhanced modeling techniques for the simulation of switched-mode Pulse Width Modulated (PWM) DC-DC power converters using circuit averaging is the main focus of this article. The circuitaveraging technique has traditionally been used to model the behavior of PWM DC-DC converters without considering important nonideal characteristics of the switching devices. As a result, most of these existing approaches present simplified models that are ideal or linearized, and do not accurately account for the performance characteristics of the converter. This is especially problematic for low-power applications. In this article, we present an enhanced nonideal behavioral circuit-averaged model that makes the simulation of DC-DC converters both computationally efficient and accurate, thereby presenting an important tool for circuit designers. Experimentally, we show that our Verilog-A-based new model allows for accurate simulation of both Buck-and Boost-type PWM converters operating in either CCM or DCM modes while providing more than one order of magnitude speedup over the transistor-level simulation.
C1 [Tannir, Dani] Lebanese Amer Univ, Dept Elect & Comp Engn, Byblos, Lebanon.
   [Wang, Ya; Li, Peng] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX USA.
C3 Lebanese American University; Texas A&M University System; Texas A&M
   University College Station
RP Tannir, D (corresponding author), Lebanese Amer Univ, Dept Elect & Comp Engn, Byblos, Lebanon.
EM dani.tannir@lau.edu.lb; tonywang@tamu.edu; pli@tamu.edu
FU National Science Foundation [CCF-1117660, ECCS-1405774]; Semiconductor
   Research Corporation through the Texas Analog Center of Excellence at
   the University of Texas at Dallas [1836.115]; Fulbright Visiting Scholar
   award through the U.S. Department of State; Lebanese American
   University; Directorate For Engineering; Div Of Electrical, Commun &
   Cyber Sys [1405774] Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation (grant no.
   CCF-1117660 and ECCS-1405774) and by the Semiconductor Research
   Corporation through the Texas Analog Center of Excellence at the
   University of Texas at Dallas (Task ID: 1836.115). In addition, the work
   is supported by a Fulbright Visiting Scholar award through the U.S.
   Department of State and by the Lebanese American University.
CR Amran Y, 1991, IEEE T POWER ELECTR, V6, P585, DOI 10.1109/63.97756
   [Anonymous], AEROSPACE
   BENYAAKOV S, 1994, IEEE POWER ELECTRON, P1369, DOI 10.1109/PESC.1994.373862
   Chen CL, 2008, IEEE INT SYMP CIRC S, P2214, DOI 10.1109/ISCAS.2008.4541892
   Davoudi A, 2006, IEEE T POWER ELECTR, V21, P1003, DOI 10.1109/TPEL.2006.876848
   Dunga M. V., 2006, BSIM4 6 0 MOSFET MOD
   Erickson R.W., 2001, FUNDAMENTALS POWER E, DOI [10.1007/978-0-306-48048-5, DOI 10.1007/978-0-306-48048-5]
   Hart D.W., 2011, Power Electronics
   Kovar J, 2009, MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, P577
   Maksimovic D, 2001, P IEEE, V89, P898, DOI 10.1109/5.931486
   Nirgude G, 2001, IEEE POWER ELECTRON, P1736, DOI 10.1109/PESC.2001.954370
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   SANDERS SR, 1991, IEEE T CIRCUITS SYST, V38, P905, DOI 10.1109/31.85632
   Sedra AdelS., 2009, MICROELECTRONIC CIRC, V6
   VORPERIAN V, 1990, IEEE T AERO ELEC SYS, V26, P490, DOI 10.1109/7.106126
   Yousefzadeh V, 2006, IEEE T POWER ELECTR, V21, P994, DOI 10.1109/TPEL.2006.876850
NR 16
TC 9
Z9 9
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 61
DI 10.1145/2890500
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kim, S
   Kang, S
   Han, KJ
   Kim, Y
AF Kim, Seungwon
   Kang, Seokhyeong
   Han, Ki Jin
   Kim, Youngmin
TI Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in
   Multilayer 3D IC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power gating; 3D IC; through-silicon vias (TSVs); power delivery network
   (PDN); wake-up time
ID MODELS
AB Among power dissipation components, leakage power has become more dominant with each successive technology node. Power-gating techniques have been widely used to reduce the standby leakage energy. In this work, we investigate a power-gating strategy for through-silicon via (TSV)-based 3D IC stacking structures. Power-gating control is becoming more complicated as more dies are stacked. We combine the on-chip PDN and TSV in a multilayered 3D IC to perform power-gating analysis of the static and dynamic voltage drops and in-rush current. Then, we propose a novel power-gating strategy that optimizes the in-rush current profile, subject to the voltage-drop constraints. Our power-gating strategy provides a minimal wakeup latency such that the voltage noise safety margins are not violated. In addition, the layer dependency of the 3D IC on the power gating is analyzed in terms of the wake-up time reduction. We achieve an average wake-up time reduction of 43% for all cases with our adaptive power-gating method that exploits location (or layer) information regarding the aggressors in a 3D IC. A tapered TSV architecture based on the layer dependency has been analyzed; it exhibits up to 18% wake-up time reduction compared to that of circuits with uniform TSVs.
C1 [Kim, Seungwon; Kang, Seokhyeong; Han, Ki Jin] UNIST, Sch Elect & Comp Engn, Ulsan 44919, South Korea.
   [Kim, Youngmin] Kwangwoon Univ, Dept Comp Engn, Seoul 01897, South Korea.
C3 Ulsan National Institute of Science & Technology (UNIST); Kwangwoon
   University
RP Kim, Y (corresponding author), Kwangwoon Univ, Dept Comp Engn, Seoul 01897, South Korea.
EM kskyh002@unist.ac.kr; shkang@unist.ac.kr; kjhan@unist.ac.kr;
   youngmin@kw.ac.kr
RI Han, Ki Jin/AAE-6526-2021; Han, Ki Jin/B-9066-2008
OI Han, Ki Jin/0000-0002-7190-8492
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [NRF-2014R1A1A2057715]; IDEC at
   KAIST; UNIST (Ulsan National Institute of Science and Technology)
   [1.150121.01]
FX This research was supported by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by the
   Ministry of Education (NRF-2014R1A1A2057715). EDA tools were partially
   supported by IDEC at KAIST. This work was also supported by the 2015
   Research Fund (No. 1.150121.01) of UNIST (Ulsan National Institute of
   Science and Technology).
CR Agarwal K, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P633
   [Anonymous], 2010, PROC IEEE INT 3D SYS
   Arizona State University, 2008, 22NM PTM HP LSTP MOD
   Athikulwongse K, 2010, ICCAD-IEEE ACM INT, P669, DOI 10.1109/ICCAD.2010.5654245
   Chowdhury MH, 2008, IEEE INT SYMP CIRC S, P1568, DOI 10.1109/ISCAS.2008.4541731
   Gu SQ, 2008, INT EL DEVICES MEET, P813
   Han KJ, 2010, IEEE T ADV PACKAGING, V33, P804, DOI 10.1109/TADVP.2010.2050769
   Han KJ, 2009, IEEE T COMPUT AID D, V28, P846, DOI 10.1109/TCAD.2009.2016642
   He HY, 2013, IEEE ELECTR DEVICE L, V34, P438, DOI 10.1109/LED.2013.2238214
   Healy MB, 2010, ELEC COMP C, P1682, DOI 10.1109/ECTC.2010.5490753
   HSPICE, 2013, HSPICE VERS H 2013 0
   Huang G, 2012, IEEE T COMP PACK MAN, V2, P852, DOI 10.1109/TCPMT.2012.2185047
   Jeong K, 2012, DES AUT TEST EUROPE, P1054
   Jung-Hwan Kim, 2011, International Journal of Service Science, Management, Engineering, and Technology, V2, P1, DOI 10.4018/jssmet.2011070101
   Kahng AB, 2013, IEEE T COMPUT AID D, V32, P1288, DOI 10.1109/TCAD.2013.2257923
   Khan N.H., 2009, Proc. 3D System Integration Conf, P1, DOI [10.1109/3DIC.2009.5306539, DOI 10.1109/3DIC.2009.5306539]
   Kim DH, 2009, IEEE INT INTERC TECH, P26, DOI 10.1109/IITC.2009.5090331
   Kim S, 2015, INT SYM QUAL ELECT, P537, DOI 10.1109/ISQED.2015.7085483
   Lee MC, 2012, IEEE T COMPUT AID D, V31, P1041, DOI 10.1109/TCAD.2012.2187205
   Mezhiba AV, 2004, IEEE T VLSI SYST, V12, P386, DOI 10.1109/TVLSI.2004.825834
   RUEHLI AE, 1974, IEEE T MICROW THEORY, VTT22, P216, DOI 10.1109/TMTT.1974.1128204
   Shigematsu S, 1997, IEEE J SOLID-ST CIRC, V32, P861, DOI 10.1109/4.585288
   Shin Y, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1835420.1835421
   Singh H, 2007, IEEE T VLSI SYST, V15, P1215, DOI 10.1109/TVLSI.2007.904101
   Todri A, 2013, IEEE T VLSI SYST, V21, P306, DOI 10.1109/TVLSI.2012.2187081
   Van der Plas G, 2011, IEEE J SOLID-ST CIRC, V46, P293, DOI 10.1109/JSSC.2010.2074070
   Wang Yu, 2011, IEEE T VERY LARGE SC, V19, P1801
   Xu CA, 2010, IEEE T ELECTRON DEV, V57, P3405, DOI 10.1109/TED.2010.2076382
   Zhang Z., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P280, DOI 10.1109/VLSID.2011.29
NR 29
TC 0
Z9 0
U1 1
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 44
DI 10.1145/2894752
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000009
DA 2024-07-18
ER

PT J
AU Yan, JZ
   Viswanathan, N
   Chu, C
AF Yan, Jackey Z.
   Viswanathan, Natarajan
   Chu, Chris
TI An Effective Floorplan-Guided Placement Algorithm for Large-Scale
   Mixed-Size Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Floorplanning; placement; geometry
   constraint; mixed-size design
ID DETAILED PLACEMENT; PACKING
AB In this article we propose an effective algorithm flow to handle modern large-scale mixed-size placement, both with and without geometry constraints. The basic idea is to use floorplanning to guide the placement of objects at the global level. The flow consists of four steps: (1) The objects in the original netlist are clustered into blocks; (2) floorplanning is performed on the blocks; (3) the blocks are shifted within the chip region to further optimize the wirelength; (4) with large macro-locations fixed, incremental placement is applied to place the remaining objects. There are several advantages to handling placement at the global level with a floorplanning technique. First, the problem size can be significantly reduced. Second, exact Half-Perimeter WireLength (HPWL) can be minimized. Third, better object distribution can be achieved so that legalization only needs to handle minor overlaps among small objects in a block. Fourth, macro-rotation and various geometry constraints can be handled. To demonstrate the effectiveness of this new flow, we implement a high-quality and efficient floorplan-guided placer called FLOP. We also construct the Modern Mixed-Size (MMS) placement benchmarks that can effectively represent the complexities of modern mixed-size designs and the challenges faced by modern mixed-size placers. Compared with most state-of-the-art mixed-size placers and leading macroplacers, experimental results show that FLOP achieves the best HPWL and easily obtains legal solutions on all circuits with all geometry constraints satisfied.
C1 [Yan, Jackey Z.] Cadence Design Syst, Placement Technol Grp, San Jose, CA 95134 USA.
   [Viswanathan, Natarajan] IBM Corp, Syst & Technol Grp, Austin, TX 78758 USA.
   [Chu, Chris] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50010 USA.
C3 International Business Machines (IBM); Iowa State University
RP Yan, JZ (corresponding author), Cadence Design Syst, Placement Technol Grp, San Jose, CA 95134 USA.
EM jackey.yan@gmail.com
FU IBM; NSF [CCF-0540998]
FX This work was partially supported by IBM Faculty Award and NSF under
   grant CCF-0540998.
CR Adya SN, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P550, DOI 10.1109/ICCAD.2004.1382639
   Adya SN, 2005, ACM T DES AUTOMAT EL, V10, P58, DOI 10.1145/1044111.1044116
   Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
   Chen T.-C., 2006, P IEEE ACM INT C COM, P187
   Chen TC, 2005, IEEE IC CAD, P159, DOI 10.1109/ICCAD.2005.1560057
   Chen TC, 2007, DES AUT CON, P447, DOI 10.1109/DAC.2007.375207
   Cong J, 2006, ASIA S PACIF DES AUT, P188, DOI 10.1109/ASPDAC.2006.1594680
   Egeblad J., 2003, THESIS
   Gi-Joon Nam, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design
   Hsin-Chen Chen, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P218, DOI 10.1109/ICCAD.2008.4681577
   Hsu MK, 2010, ICCAD-IEEE ACM INT, P657, DOI 10.1109/ICCAD.2010.5654240
   Kahng A. B., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P218, DOI 10.1145/1123008.1123057
   Kahng AB, 2005, IEEE T COMPUT AID D, V24, P734, DOI 10.1109/TCAD.2005.846366
   Karypis G., 1999, HMETIS2 0
   Kim MC, 2012, DES AUT CON, P747
   Kodama C, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, P329
   Ma QA, 2011, IEEE T COMPUT AID D, V30, P85, DOI 10.1109/TCAD.2010.2064490
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Nam G.-J., 2005, P ISPD, P216, DOI DOI 10.1145/1055137.1055182
   Nam GJ, 2006, IEEE T COMPUT AID D, V25, P678, DOI 10.1109/TCAD.2006.870079
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Pei-Ning Guo, 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P268, DOI 10.1109/DAC.1999.781324
   Roy JA, 2006, IEEE T COMPUT AID D, V25, P1313, DOI 10.1109/TCAD.2005.855969
   Roy JA, 2009, INTEGRATION, V42, P262, DOI 10.1016/j.vlsi.2008.09.003
   Sakanushi K, 2003, IEEE T CIRCUITS-I, V50, P376, DOI 10.1109/TCSI.2003.809442
   Spindler Peter, 2006, P IEEE ACM INT C COM, P179
   Taghavi T., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P209, DOI 10.1145/1123008.1123054
   Tam Y., 2006, Proc. of IEEE/ACM International Conference on Computer-Aided Design, P349, DOI 10.1109/ICCAD.2006.320057
   Tang XP, 2006, IEEE T COMPUT AID D, V25, P1744, DOI 10.1109/TCAD.2005.858266
   Viswanathan N, 2007, ASIA S PACIF DES AUT, P135
   Yan J. Z., 2009, MMS PLACEMENT BENCHM
   Yan JZ, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P179
   Yan JZ, 2011, IEEE T COMPUT AID D, V30, P1020, DOI 10.1109/TCAD.2011.2114950
   Yan JZ, 2009, DES AUT CON, P436
   Yan JZ, 2010, IEEE T COMPUT AID D, V29, P367, DOI 10.1109/TCAD.2010.2041850
   Young EFY, 2004, IEEE T VLSI SYST, V12, P735, DOI 10.1109/tvlsi.2004.830915
NR 36
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 29
DI 10.1145/2611761
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000008
DA 2024-07-18
ER

PT J
AU Wu, SL
   Wang, LT
   Wen, XQ
   Jone, WB
   Hsiao, MS
   Li, FF
   Li, JCM
   Huang, JL
AF Wu, Shianling
   Wang, Laung-Terng
   Wen, Xiaoqing
   Jone, Wen-Ben
   Hsiao, Michael S.
   Li, Fangfang
   Li, James Chien-Mo
   Huang, Jiun-Lang
TI Launch-on-Shift Test Generation for Testing Scan Designs Containing
   Synchronous and Asynchronous Clock Domains
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Algorithms; Delay fault testing; at-speed scan
   testing; hybrid launch-on-shift
AB This article presents a hybrid Automatic Test Pattern Generation (ATPG) technique using the staggered Launch-On-Shift (LOS) scheme followed by the one-hot launch-on-shift scheme for testing delay faults in a scan design containing asynchronous clock domains. Typically, the staggered scheme produces small test sets but needs long ATPG runtime, whereas the one-hot scheme takes short ATPG runtime but yields large test sets. The proposed hybrid technique is intended to reduce test pattern count with acceptable ATPG runtime for multimillion-gate scan designs. In case the scan design contains multiple synchronous clock domains, and each group of synchronous clock domains is treated as a clock group and tested using a launch-aligned or a capture-aligned LOS scheme. By combining these schemes together, we found the pattern counts for two large industrial designs were reduced by approximately 1.6X to 1.8X, while the ATPG runtime was increased by 40% to 50%, when compared to the one-hot clocking scheme alone.
C1 [Wu, Shianling; Wen, Xiaoqing] Kyushu Inst Technol, Dept Creat Informat, Fukuoka 8208502, Japan.
   [Wang, Laung-Terng] SynTest Technol Inc, Sunnyvale, CA 94086 USA.
   [Jone, Wen-Ben] Univ Cincinnati, Dept Elect & Comp Engn, Cincinnati, OH 45221 USA.
   [Hsiao, Michael S.] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
   [Li, Fangfang] SynTest Technol Inc, Shanghai 201209, Peoples R China.
   [Li, James Chien-Mo; Huang, Jiun-Lang] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan.
   [Li, James Chien-Mo; Huang, Jiun-Lang] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan.
C3 Kyushu Institute of Technology; University System of Ohio; University of
   Cincinnati; Virginia Polytechnic Institute & State University; National
   Taiwan University; National Taiwan University
RP Wu, SL (corresponding author), Kyushu Inst Technol, Dept Creat Informat, Fukuoka 8208502, Japan.
EM shianlingwu@syntest.com
RI Li, Fangfang/D-9908-2013
FU National Science Foundation of USA [CCF-0541103]; Japan Society for the
   Promotions of Science [22300017]; Grants-in-Aid for Scientific Research
   [22300017] Funding Source: KAKEN
FX This work was supported in part by the National Science Foundation of
   USA under grant CCF-0541103 and Japan Society for the Promotions of
   Science Grant-in-Aid for Scientific Research (B) 22300017.
CR ABDELHAFEZ KS, 2007, Patent No. 7210082
   Abraham J, 2006, IEEE VLSI TEST SYMP, P306, DOI 10.1109/VTS.2006.49
   Abramovici M., 1990, DIGITAL SYSTEMS TEST
   Ahmed N, 2006, IEEE DES TEST COMPUT, V23, P402, DOI 10.1109/MDT.2006.127
   [Anonymous], P IEEE INT TEST C
   [Anonymous], [No title captured]
   [Anonymous], P IEEE INT TEST C
   [Anonymous], P IEEE INT TEST C
   [Anonymous], P IEEE ACM DES AUT T
   [Anonymous], [No title captured]
   [Anonymous], [No title captured]
   Beck M, 2005, DES AUT TEST EUROPE, P56, DOI 10.1109/DATE.2005.199
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Fan XX, 2007, ASIAN TEST SYMPOSIUM, P341, DOI 10.1109/ATS.2007.61
   Hetherington G., 1999, PROC INT TEST CONF, P358
   Jain V, 2002, INT TEST CONF P, P148, DOI 10.1109/TEST.2002.1041755
   Jha N. K., 2003, Testing of Digital Systems
   Keller B, 2007, ASIAN TEST SYMPOSIUM, P69, DOI 10.1109/ATS.2007.76
   Lin XJ, 2003, DES AUT CON, P662, DOI 10.1109/DAC.2003.1219101
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SAVIR J, 1993, IEEE T COMPUT AID D, V12, P1232, DOI 10.1109/43.238615
   Wang L., 2006, VLSI TEST PRINCIPLES
   Wang LT, 2008, MORG KAUF SER SYST, P1
   WANG LT, 2006, Patent No. 7124342
   Xu GF, 2007, I CONF VLSI DESIGN, P763, DOI 10.1109/VLSID.2007.61
   Zhang Z, 2006, IEEE VLSI TEST SYMP, P343
NR 26
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 48
DI 10.1145/2348839.2348852
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000013
DA 2024-07-18
ER

PT J
AU Weng, SH
   Kuo, YM
   Chang, SC
AF Weng, Shih-Hung
   Kuo, Yu-Min
   Chang, Shih-Chieh
TI Timing Optimization in Sequential Circuit by Exploiting Clock-Gating
   Logic
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Logic synthesis; sequential circuit; timing
   optimization; clock-gating
AB Clock gating is a popular technique for reducing power dissipation. In a circuit with clock gating, the clock signal can be shut off without changing the functionality under certain clock-gating conditions. In this article, we observe that the clock-gating conditions and the next-state function of a Flip-Flop (FF) are correlated and can be used for sequential circuit optimization. We also show that the implementation of the next-state function of any FF can be just an inverter if the clock signal is appropriately gated. By exploiting the flexibility between the clock-gating conditions and the next-state function, we propose an iterative optimization algorithm to improve the timing of sequential circuits. We present experimental results of a set of benchmark circuits with a timing improvement of 10.20% on average.
C1 [Weng, Shih-Hung] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92092 USA.
   [Kuo, Yu-Min] Global Unichip Corp, Hsinchu, Taiwan.
   [Chang, Shih-Chieh] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 University of California System; University of California San Diego;
   National Tsing Hua University
RP Weng, SH (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92092 USA.
EM s2weng@ucsd.edu
CR ALIDINA M, 1994, IEEE IC CAD, P74
   Babighian P, 2005, IEEE T COMPUT AID D, V24, P29, DOI 10.1109/TCAD.2004.839489
   Banerjee N., 2006, 2006 Design, Automation and Test in Europe (IEEE Cat. No. 06EX1285C)
   Benini L, 1996, IEEE T COMPUT AID D, V15, P630, DOI 10.1109/43.503933
   Benini L., 1999, ACM T DES AUTOMAT EL, V4, P351
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Hurst AP, 2008, DES AUT CON, P654
   Luo Y, 2005, P DAC JUN, P13
   MAHMOODI M., 2009, IEEE T VLSI, V17, P1
   Munch M., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P624, DOI 10.1109/DATE.2000.840850
   Wang K, 2005, IEEE T COMPUT AID D, V24, P773, DOI 10.1109/TCAD.2005.846362
NR 11
TC 3
Z9 3
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 16
DI 10.1145/2159542.2159548
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000006
DA 2024-07-18
ER

PT J
AU Kim, TY
   Kim, T
AF Kim, Tak-Yung
   Kim, Taewhan
TI Clock Tree Synthesis for TSV-Based 3D IC Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D ICs; TSV; clock tree synthesis; optimization; routing
AB For the cost-effective implementation of clock trees in through-silicon via (TSV)-based 3D IC designs, we propose core algorithms for 3D clock tree synthesis. For a given abstract tree topology, we propose DLE-3D (deferred layer embedding for 3D ICs), which optimally finds the embedding layers of tree nodes, so that the TSV cost required for a tree topology is minimized, and DME-3D (deferred merge embedding for 3D ICs), which is an extended algorithm of the 2D merging segment, to minimize the total wirelength in 3D design space, with the consideration of the TSV effect on delay. In addition, when an abstract tree topology is not given, we propose NN-3D (nearest neighbor selection for 3D ICs), which constructs a (TSV and wirelength) cost-effective abstract tree topology for 3D ICs. Through experimentation, we have confirmed that the clock tree synthesis flow using the proposed algorithms is very effective, outperforming the existing 3D clock tree synthesis in terms of the number of TSVs, total wirelength, and clock power consumption.
C1 [Kim, Tak-Yung; Kim, Taewhan] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul, South Korea.
C3 Seoul National University (SNU)
RP Kim, TY (corresponding author), Seoul Natl Univ, Dept Elect & Comp Engn, Seoul, South Korea.
FU National Research Foundation (NFR) [2010-0028711]; Global Frontie 2011
   grant; Korea Ministry of Education, Science and Technology; MKE
   (Ministry of Knowledge Economy), Korea under ITRC (Information
   Technology Research Center)
FX This work was supported by the Basic Science Research Program through
   the National Research Foundation (NFR) grant no. 2010-0028711 and by a
   Global Frontie 2011 grant funded by the Korea Ministry of Education,
   Science and Technology, and supported by MKE (Ministry of Knowledge
   Economy), Korea under ITRC (Information Technology Research Center)
   support program supervised by NIPA (National IT Industry Promotion
   Agency) NIPA-2011-C1090-1100-0010).
CR [Anonymous], 2009, INT TECHN ROADM SEM
   [Anonymous], 2009, ISPD 2009 CLOCK NETW
   [Anonymous], 2008, P 18 ACM GREAT LAK S
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Chaturvedi R, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P381
   EDAHIRO M, 1993, ACM IEEE D, P612
   EDAHIRO M, 1994, ACM IEEE D, P375
   Jackson M. A. B., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P573, DOI 10.1109/DAC.1990.114920
   Kim TY, 2010, DES AUT CON, P723
   Kim TY, 2010, ASIA S PACIF DES AUT, P479
   LIM S. K., 2010, TSV AWARE 3D PHYS DE
   Minz J, 2008, ASIA S PACIF DES AUT, P458
   Mondal M, 2007, DES AUT TEST EUROPE, P1206
   Pavlidis VF, 2008, IEEE CUST INTEGR CIR, P651, DOI 10.1109/CICC.2008.4672170
   Reif R, 2002, PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P33, DOI 10.1109/ISQED.2002.996687
   Restle PJ, 2001, IEEE J SOLID-ST CIRC, V36, P792, DOI 10.1109/4.918917
   Tak-Yung Kim, 2010, 2010 International Conference on Green Computing (Green Comp), P525, DOI 10.1109/GREENCOMP.2010.5598269
   Takahashi A, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P260, DOI 10.1109/ICCAD.1997.643529
   TEZZARON, 2010, 3D IC IND SUMM
   Xin Zhao, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P184, DOI 10.1145/1687399.1687433
   Zhao X, 2010, ASIA S PACIF DES AUT, P172
NR 22
TC 20
Z9 29
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 48
DI 10.1145/2003695.2003708
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800012
DA 2024-07-18
ER

PT J
AU Lee, B
   Chung, KS
   Koo, B
   Eum, NW
   Kim, T
AF Lee, Byunghyun
   Chung, Ki-Seok
   Koo, Bontae
   Eum, Nak-Woong
   Kim, Taewhan
TI Thermal Sensor Allocation and Placement for Reconfigurable Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Thermal sensor; optimal placement;
   unate-covering problem; reconfigurable system
AB A dynamic monitoring of thermal behavior of hardware resources using thermal sensors is very important to maintain the operation of systems safe and reliable. This article addresses the problem of thermal sensor allocation and placement for reconfigurable systems. For programmable logic arrays, the degree of the use of hardware resources in the systems highly depends on the target application to be implemented, making the allocation of thermal sensors at the manufacturing stage inadequate (or too costly if implemented) due to the unpredictable thermal profile. This means that the thermal sensor allocation could be processed at the time when the reconfigurable logic is implemented (i.e., at the post manufacturing stage). This work proposes an effective solution to the problem of thermal sensor allocation and placement at the post-manufacturing stage. Specifically, we define the Sensor Allocation and Placement Problem (SAPP), and propose a solution which formulates SAPP into the Unate-Covering Problem (UCP) and solves it optimally. Also we combine SAPP with temperature correlation to reduce required sensors more aggressively and propose a solution by applying UCP again. We then provide an extended solution to handle a practical design issue where the hardware resources for the sensor implementation on specific array locations have already been used up by the application logic. Experimental results using MCNC benchmarks show that our proposed technique uses 62.4% and 19.7% less number of sensors to monitor hotspots on the average than that used by the grid-based and the bisection-based approaches while the overhead of auxiliary circuitry is minimized, respectively.
C1 [Lee, Byunghyun; Kim, Taewhan] Seoul Natl Univ, Sch Engn & Comp Sci, Seoul, South Korea.
   [Chung, Ki-Seok] Hanyang Univ, Dept Elect & Commun Engn, Seoul 133791, South Korea.
   [Koo, Bontae; Eum, Nak-Woong] Elect & Telecommun Res Inst, IT SoC Res Div, Taejon 305606, South Korea.
C3 Seoul National University (SNU); Hanyang University; Electronics &
   Telecommunications Research Institute - Korea (ETRI)
RP Lee, B (corresponding author), Seoul Natl Univ, Sch Engn & Comp Sci, 599 Kwanak Rd, Seoul, South Korea.
EM frogfoot@ssl.snu.ac.kr; kchung@hanyang.ac.kr; koobt@etri.re.kr;
   nweum@etri.re.kr; tkim@ssl.snu.ac.kr
FU Korea government [R01-2007-000-20891-0]; Korea Ministry of Knowledge
   Economy (MKE) [IITA-2008-C1090-0804-0009]
FX The work was supported by Nano IP/SoC Promotion Group of Seoul R& BD
   Program, IT-SoC Program, System IC2010 project of Korea Ministry of
   Knowledge Economy, the Korea Science and Engineering Foundation (KOSEF)
   grant funded by the Korea government (No. R01-2007-000-20891-0), and the
   Korea Ministry of Knowledge Economy (MKE) under the Information
   Technology Research Center (ITRC) support program supervised by the
   Institute for Information Technology Advancement (IITA)
   (IITA-2008-C1090-0804-0009).
CR [Anonymous], 2007, Logic synthesis and verification algorithms
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   GUNTHER S, 2001, INTEL TECHNOL J, V5
   Lee KJ, 2005, PR IEEE COMP DESIGN, P24
   Lopez-Buedo S, 2002, IEEE T COMPON PACK T, V25, P561, DOI 10.1109/TCAPT.2002.808011
   Lopez-Buedo S, 2000, IEEE DES TEST COMPUT, V17, P84, DOI 10.1109/54.825679
   Lopez-Buedo S., 2004, PROC INT S FIELD PRO, P79
   Manquinho V. M., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P356, DOI 10.1109/DATE.2000.840296
   MONDAL S, 2006, P 39 INT S CIRC SYST
   Mukherjee R., 2006, IEEE INT C COMP AID, P437
   *NAT SEM, 2000, UND INT CIRC PACK PO
   POON KK, 1999, THESIS U BRIT COLUMB
   Quenot G. M., 1991, Euro ASIC '91 (Cat. No.91TH0367-3), P334, DOI 10.1109/EUASIC.1991.212842
   SHERWANI N, 1995, ALGORITHMS VLSI PHYS
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   *XIL, 2005, ANSW DAT VIRT VIRT E
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Yu H, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P173
NR 18
TC 6
Z9 8
U1 3
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 50
DI 10.1145/1562514.1562518
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 487LQ
UT WOS:000269276100003
DA 2024-07-18
ER

PT J
AU Chien, CD
   Chien, CA
   Chu, JC
   Guo, JI
   Cheng, CH
AF Chien, Chih-Da
   Chien, Cheng-An
   Chu, Jui-Chin
   Guo, Jiun-In
   Cheng, Ching-Hwa
TI A 252Kgates/4.9Kbytes SRAM/71mW Multistandard Video Decoder for High
   Definition Video Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Video decoder; H. 264; MPEG
ID CORE DESIGN
AB This article proposes a low-cost, low-power multistandard video decoder for high definition (HD) video applications. The proposed design supports multiple-standard (JPEG baseline, MPEG-1/2/4 Simple Profile (SP), and H. 264 Baseline Profile (BP)) video decoding through interactive parsing control and common parameter bus interface. In order to reduce hardware cost, the shared adder-based structure and reusable data management are proposed to achieve hardware sharing and reduce internal memory size, respectively. In addition, the proposed design is optimized through reducing memory bandwidth by increasing both data reuse amount and burst length of memory access as well as eliminating cycle overhead in data access for supporting HD video decoding with single AHB-based SDR memory. The proposed 252Kgates/4.9kB/71mW/0.13 mu m multi-standard video decoder reduces 72% in gate count and 87% in power consumption as compared to the state-of-the-art design, when operating at 120MHz for real-time HD1080 video decoding with single AHB-based SDR memory.
C1 [Chien, Chih-Da; Chien, Cheng-An; Chu, Jui-Chin; Guo, Jiun-In] Natl Chung Cheng Univ, Taipei, Taiwan.
   [Cheng, Ching-Hwa] Feng Chia Univ, Taichung, Taiwan.
C3 National Chung Cheng University; Feng Chia University
RP Chien, CD (corresponding author), Natl Chung Cheng Univ, Taipei, Taiwan.
EM cct@cs.ccu.edu.tw
RI , Jiun In GUO/AAE-1273-2022
FU National Science Council; Ministry of Economic Affairs; National SoC
   Program of Taiwan; Chip Implementation Center
FX The authors thank the National Science Council, the Ministry of Economic
   Affairs, and the National SoC Program of Taiwan for funding the
   research. We also thank Chip Implementation Center for supporting chip
   fabrication.
CR Chen TW, 2005, IEEE INT SYMP CIRC S, P2931
   CHIEN CD, 2007, P IEEE INT SOL STAT, P282
   Chien CD, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, P1211
   Chien CD, 2006, IEEE T CIRC SYST VID, V16, P1172, DOI 10.1109/TCSVT.2006.881873
   Guo JI, 2004, IEEE T CIRC SYST VID, V14, P416, DOI 10.1109/TCSVT.2004.825542
   Hu Y, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, PROCEEDINGS, P385
   KANG HY, 2004, P INT S CIRC SYST MA, V2, P145
   LIN CC, 2006, P IEEE INT SOL STAT, P406
   LIU TM, 2006, P IEEE INT SOL STAT, P402
NR 9
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 17
DI 10.1145/1455229.1455246
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900017
DA 2024-07-18
ER

PT J
AU Sinha, A
   Dasgupta, P
   Pal, B
   Das, S
   Basu, P
   Chakrabarti, PP
AF Sinha, Arnab
   Dasgupta, Pallab
   Pal, Bhaskar
   Das, Sayantan
   Basu, Prasenjit
   Chakrabarti, P. P.
TI Design Intent Coverage Revisited
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Design Intent Coverage
AB Design intent coverage is a formal methodology for analyzing the gap between a formal architectural specification of a design and the formal functional specifications of the component RTL blocks of the design. In this article we extend the design intent coverage methodology to hybrid specifications containing both state-machines and formal properties. We demonstrate the benefits of this extension in two domains of considerable recent interest, namely (a) the use of auxiliary state-machines in formal specifications, and (b) the use of modest sized RTL blocks in the design intent coverage analysis.
C1 [Sinha, Arnab; Dasgupta, Pallab; Pal, Bhaskar; Das, Sayantan; Basu, Prasenjit; Chakrabarti, P. P.] Indian Inst Technol, Kharagpur 731302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Sinha, A (corresponding author), Indian Inst Technol, Kharagpur 731302, W Bengal, India.
EM bhaskarpal@gmail.com
CR [Anonymous], Property Specification Patterns
   Basu P, 2006, IEEE T COMPUT AID D, V25, P1922, DOI 10.1109/TCAD.2005.859490
   Chockler H, 2003, LECT NOTES COMPUT SC, V2860, P111
   Chockler H, 2001, LECT NOTES COMPUT SC, V2102, P66
   CHOCKLER H, 2001, P INT C TOOLS ALG CO, P528
   Clarke EM, 1999, MODEL CHECKING, P1
   Das S, 2006, DES AUT TEST EUROPE, P1217
   DASGUPTA P, 2006, ROADMAP FORMAL PROPE
   Hoskote Y., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P300, DOI 10.1109/DAC.1999.781330
   Katz S, 1999, LECT NOTES COMPUT SC, V1703, P280
   Pnueli Amir., 1977, P 18 ANN S FDN COMPU, P46, DOI DOI 10.1109/SFCS.1977.32
   SISTLA AP, 1985, J ACM, V32, P733, DOI 10.1145/3828.3837
   SYSTEM VERILOG 3 1A
NR 13
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 9
DI 10.1145/1455229.1455238
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900009
DA 2024-07-18
ER

PT J
AU Xu, Q
   Zhang, YB
   Chakrabarty, K
AF Xu, Qiang
   Zhang, Yubin
   Chakrabarty, Krishnendu
TI SOC Test-Architecture Optimization for the Testing of Embedded Cores and
   Signal-Integrity Faults on Core-External Interconnects
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Algorithms; Core-based system-on-chip; interconnect
   testing; test-access mechanism (TAM); test scheduling
ID DESIGN
AB The test time for core-external interconnect shorts and opens is typically much less than that for core-internal logic. Therefore, prior work on test-infrastructure design for core-based system-on-a-chip (SOC) has mainly focused on minimizing the test time for core-internal logic. However, as feature sizes shrink for newer process technologies, the test time for signal integrity ( SI) faults on interconnects cannot be neglected. The test time for SI faults can be comparable to, or even larger than, the test time for the embedded cores. We investigate the impact of interconnect SI tests on SOC test-architecture design and optimization. A compaction method for SI faults and algorithms for test-architecture optimization are also presented. Experimental results for the ITC'02 benchmarks show that the proposed approach can significantly reduce the overall testing time for core-internal logic and core-external interconnects.
C1 [Xu, Qiang; Zhang, Yubin] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Chinese University of Hong Kong; Duke University
RP Xu, Q (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435; Xu,
   Qiang/0000-0001-6747-126X
FU Hong Kong SAR RGC Earmarked Research [417406, 417807]; Hi-Tech Research
   and development Program of China [2007AA01Z109]
FX Q. Xu is also affiliated with CAS-CUHK Shenzhen Institute of Advanced
   Integration Technology. This work was supported in part by the Hong Kong
   SAR RGC Earmarked Research Grant 417406 (to Q. Xu, with K. Chakrabarty
   as a named collaborator) and 417807 and in part by Hi-Tech Research and
   development Program of China (863) under grant No. 2007AA01Z109.
CR [Anonymous], P INT TEST C
   Arora S., 1998, Proceedings of the Thirtieth Annual ACM Symposium on Theory of Computing, P337, DOI 10.1145/276698.276784
   Attarha A, 2002, IEEE VLSI TEST SYMP, P336, DOI 10.1109/VTS.2002.1011162
   Bai XL, 2000, DES AUT CON, P619
   Becer M, 2004, IEEE T COMPUT AID D, V23, P488, DOI 10.1109/TCAD.2004.825855
   Caignet F, 2001, P IEEE, V89, P556, DOI 10.1109/5.920583
   Chen L, 2001, DES AUT CON, P317, DOI 10.1109/DAC.2001.935527
   Chen TS, 2004, IEEE T ELECTRON DEV, V51, P255, DOI 10.1109/TED.2003.821565
   Cuviello M., 1999, P INT C COMP AID DES, p297 303
   Dutta S, 2001, IEEE DES TEST COMPUT, V18, P21, DOI 10.1109/54.953269
   Ebadi ZS, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P732
   Fiduccia C. M., 1982, DES AUT C P, P175, DOI DOI 10.1109/DAC.1982.1585498
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Goel SK, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P108
   Goel SK, 2002, INT TEST CONF P, P529, DOI 10.1109/TEST.2002.1041803
   GULER M, 1999, IEEE CIRCUITS DEVIC, V15, P6
   *IEEE, 2004, IEEE STAND EMB COR T
   Iyengar V, 2002, J ELECTRON TEST, V18, P213, DOI 10.1023/A:1014916913577
   Jha N. K., 2003, Testing of Digital Systems
   Kao WF, 2001, P IEEE, V89, P729, DOI 10.1109/5.929651
   Kundu S, 2005, IEEE T COMPUT AID D, V24, P1909, DOI 10.1109/TCAD.2005.852670
   Larsson E, 2003, IEEE VLSI TEST SYMP, P319, DOI 10.1109/VTEST.2003.1197669
   Larsson E, 2002, J ELECTRON TEST, V18, P385, DOI 10.1023/A:1016589322936
   Marinissen EJ, 2002, INT TEST CONF P, P519, DOI 10.1109/TEST.2002.1041802
   Marinissen EJ, 1998, INT TEST CONF P, P284, DOI 10.1109/TEST.1998.743166
   Marinissen EJ, 2000, INT TEST CONF P, P911, DOI 10.1109/TEST.2000.894302
   Massoud Y, 2002, IEEE T VLSI SYST, V10, P789, DOI 10.1109/TVLSI.2002.807763
   Naffziger S., 1999, P INT SOL STAT CIRC
   Nahvi M, 2004, IEEE T COMPUT AID D, V23, P1128, DOI 10.1109/TCAD.2004.829796
   Natarajan S, 1998, INT SYM DEFEC FAU TO, P73, DOI 10.1109/DFTVS.1998.732153
   Nordholz P, 1998, IEEE VLSI TEST SYMP, P28, DOI 10.1109/VTEST.1998.670845
   Nourani M., 2001, P ACMIEEE DESIGN AUT, P613
   Sekar K, 2002, IEEE VLSI TEST SYMP, P417, DOI 10.1109/VTS.2002.1011174
   Selvakkumaran N, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P726
   Sirisaengtaksin W, 2002, PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), P163, DOI 10.1109/ATS.2002.1181705
   Tabatabaei S, 2002, INT TEST CONF P, P129, DOI 10.1109/TEST.2002.1041753
   Tehranipour MH, 2004, IEEE T COMPUT AID D, V23, P800, DOI 10.1109/TCAD.2004.826540
   Tehranipour MH, 2003, IEEE VLSI TEST SYMP, P158, DOI 10.1109/VTEST.2003.1197647
   Varma P, 1998, INT TEST CONF P, P294, DOI 10.1109/TEST.1998.743167
   Wang LT, 2008, MORG KAUF SER SYST, P1
   Xu Q, 2005, IEE P-COMPUT DIG T, V152, P67, DOI 10.1049/ip-cdt:20045019
   Xu Q, 2003, INT TEST CONF P, P622, DOI 10.1109/TEST.2003.1270889
   Xu Q, 2004, ASIAN TEST SYMPOSIUM, P2
   Xu QA, 2006, IEEE T COMPUT AID D, V25, P181, DOI 10.1109/TCAD.2005.852440
   Yang SY, 2001, DES AUT CON, P307, DOI 10.1109/DAC.2001.935525
   Zhang TP, 2004, PR IEEE COMP DESIGN, P93
   Zhao D, 2005, IEEE T COMPUT AID D, V24, P956, DOI 10.1109/TCAD.2005.847893
   Zhao Y, 2004, IEEE T VLSI SYST, V12, P746, DOI [10.1109/TVLSI.2004.826197, 10.1109/tvlsi.2004.826197]
   Zou W, 2003, IEEE VLSI TEST SYMP, P325, DOI 10.1109/VTEST.2003.1197670
NR 49
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 4
DI 10.1145/1455229.1455233
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Johnson, FR
   Paul, JM
AF Johnson, F. Ryan
   Paul, Joann M.
TI Interrupt modeling for efficient high-level scheduler design space
   exploration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID SIMULATION
AB Single Chip Heterogeneous Multiprocessors executing a wide variety of software are increasingly common in consumer electronics. Because of the mix of real-time and best effort software across the entire chip, a key design element of these systems is the choice of scheduling strategy. Without task migration, the benefits of single chip processing cannot be fully realized. Previously, high-level modeling environments have not been capable of modeling asynchronous events such as interrupts and preemptive scheduling while preserving the performance benefits of high level simulation. This paper shows how extensions to Modeling Environment for Software and Hardware (MESH) enable precise modeling of these asynchronous events while running more than 1000 times faster than cycle-accurate simulation. We discuss how we achieved this and illustrate its use in modeling preemptive scheduling. We evaluate the potential of migrating running tasks between processors to improve performance in a multimedia cell phone example. We show that by allowing schedulers to rebalance processor loads as new tasks arrive significant performance gains can be achieved over statically partitioned and dynamic scheduling approaches. In our example, we show that system response time can be improved by as much as 1.96 times when a preemptive migratory scheduler is used, despite the overhead incurred by scheduling tasks across multiple processors and transferring state during the migration of running tasks. The contribution of this work is to provide a framework for evaluating preemptive scheduling policies and task migration in a high level simulator, by combining the new ability to model interrupts with dramatically increased efficiency in the high-level modeling of scheduling and commuincation MESH already provides.
C1 [Paul, Joann M.] Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
RP Johnson, FR (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
CR Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Bobrek A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1144, DOI 10.1109/DATE.2004.1269046
   Bouchhima A, 2004, ASIA S PACIF DES AUT, P469, DOI 10.1109/ASPDAC.2004.1337621
   Cassidy AS, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P954
   Duda KJ, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P261, DOI 10.1145/319344.319169
   Guthaus M R, 2001, P 4 WORKSH WORKL CHA, P1
   Honda S, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P158
   Jones MB, 1999, PROCEEDINGS OF THE FIFTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P287, DOI 10.1109/RTTAS.1999.777681
   Kempf T, 2005, DES AUT TEST EUROPE, P876, DOI 10.1109/DATE.2005.21
   Kim D, 2005, DES AUT CON, P345, DOI 10.1109/DAC.2005.193830
   Kumar R, 2005, COMPUTER, V38, P32, DOI 10.1109/MC.2005.379
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   Lavagno L, 2005, DES AUT TEST EUROPE, P378, DOI 10.1109/DATE.2005.41
   Meyer BH, 2005, IEEE T COMPUT, V54, P684, DOI 10.1109/TC.2005.103
   Milojicic DS, 2000, ACM COMPUT SURV, V32, P241, DOI 10.1145/367701.367728
   Passerone C, 1997, DES AUT CON, P389, DOI 10.1145/266021.266177
   Paul JM, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P54
   Paul JM, 2005, ACM T DES AUTOMAT EL, V10, P431, DOI 10.1145/1080334.1080335
   Paul JM, 2003, DES AUT CON, P408
   Paul JM, 2006, IEEE T VLSI SYST, V14, P868, DOI 10.1109/TVLSI.2006.878474
   Pham D, 2006, ASIA S PACIF DES AUT, P871, DOI 10.1109/ASPDAC.2006.1594796
   REGEHR J, 2005, P ACM C LANG COMP TO, P50, DOI DOI 10.1145/1070891.1065918
   Rhodes DL, 1999, HARDW SOFTW CODES, P193, DOI 10.1109/HSC.1999.777431
   Yi YM, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P1
   Yu HB, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P31, DOI 10.1109/CODESS.2003.1275252
NR 25
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 10
DI 10.1145/120666.1297676
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500009
DA 2024-07-18
ER

PT J
AU Krishnaswamy, S
   Viamontes, GF
   Markov, IL
   Hayes, JP
AF Krishnaswamy, Smita
   Viamontes, George F.
   Markov, Igor L.
   Hayes, John P.
TI Probabilistic transfer matrices in symbolic reliability analysis of
   logic circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE reliability; performance; symbolic analysis; fault tolerance
ID DISTRIBUTIONS
AB We propose the probabilistic transfer matrix (PTM) framework to capture nondeterministic behavior in logic circuits. PTMs provide a concise description of both normal and faulty behavior, and are well-suited to reliability and error susceptibility calculations. A few simple composition rules based on connectivity can be used to recursively build larger PTMs (representing entire logic circuits) from smaller gate PTMs. PTMs for gates in series are combined using matrix multiplication, and PTMs for gates in parallel are combined using the tensor product operation. PTMs can accurately calculate joint output probabilities in the presence of reconvergent fanout and inseparable joint input distributions. To improve computational efficiency, we encode PTMs as algebraic decision diagrams (ADDs). We also develop equivalent ADD algorithms for newly defined matrix operations such as eliminate-variables and eliminate-redundant-variables, which aid in the numerical computation of circuit PTMs. We use PTMs to evaluate circuit reliability and derive polynomial approximations for circuit error probabilities in terms of gate error probabilities. PTMs can also analyze the effects of logic and electrical masking on error mitigation. We show that ignoring logic masking can overestimate errors by an order of magnitude. We incorporate electrical masking by computing error attenuation probabilities, based on analytical models, into an extended PTM framework for reliability computation. We further define a susceptibility measure to identify gates whose errors are not well masked. We show that hardening a few gates can significantly improve circuit reliability.
C1 [Krishnaswamy, Smita; Viamontes, George F.; Markov, Igor L.; Hayes, John P.] Univ Michigan, Dept Elect Engn & Comp Sci, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Krishnaswamy, S (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, Adv Comp Architecture Lab, 2260 Hayward, Ann Arbor, MI 48109 USA.
EM smita@eecs.umich.edu; gviamont@eecs.umich.edu; imarkov@eecs.umich.edu;
   jhayes@eecs.umich.edu
CR Alexandrescu D, 2002, INT SYM DEFEC FAU TO, P99, DOI 10.1109/DFTVS.2002.1173506
   [Anonymous], 2007, Logic synthesis and verification algorithms
   Bahar RI, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P480
   BAHAR RI, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P188, DOI 10.1109/ICCAD.1993.580054
   Brglez F., 1984, PROC INT TEST C ITC, P705
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   CHOW CK, 1968, IEEE T INFORM THEORY, V14, P462, DOI 10.1109/TIT.1968.1054142
   Clarke EdmundM., 1996, Representations of discrete functions, P93
   Cormen T. H., 2001, INTRO ALGORITHMS, P331
   Dhillon YS, 2005, DES AUT TEST EUROPE, P288, DOI 10.1109/DATE.2005.274
   Egner S., 1997, ISSAC 97. Proceedings of the 1997 International Sympsoium on Symbolic and Algebraic Computation, P101, DOI 10.1145/258726.258761
   Ercolani S., 1989, Proceedings of the 1st European Test Conference (IEEE Cat. No.89CH2696-3), P132, DOI 10.1109/ETC.1989.36234
   Han J, 2002, IEEE T NANOTECHNOL, V1, P201, DOI 10.1109/TNANO.2002.807393
   Hinton A, 2006, LECT NOTES COMPUT SC, V3920, P441
   Jain J, 1997, IEEE T COMPUT, V46, P1230, DOI 10.1109/12.644298
   JAIN J, 1992, P BROWN MIT VLSI C, P210
   Krishnaswamy S, 2005, DES AUT TEST EUROPE, P282, DOI 10.1109/DATE.2005.47
   Krishnaswamy S, 2005, ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P102, DOI 10.1109/ETS.2005.27
   KULLBACK S, 1951, ANN MATH STAT, V22, P79, DOI 10.1214/aoms/1177729694
   LEVIN VL, 1964, ENG CYBER, V6, P78
   MALVESTUTO FM, 1991, IEEE T SYST MAN CYB, V21, P1287, DOI 10.1109/21.120082
   Miskov-Zivanov N, 2006, DES AUT CON, P767, DOI 10.1109/DAC.2006.229323
   Mohanram K, 2003, INT TEST CONF P, P893, DOI 10.1109/TEST.2003.1271075
   MOHANRAM K, 2005, P INT TEST C
   Norman G, 2005, IEEE T COMPUT AID D, V24, P1629, DOI 10.1109/TCAD.2005.852033
   Omaña M, 2003, 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P111, DOI 10.1109/OLT.2003.1214376
   PARKER KP, 1975, IEEE T COMPUT, VC 24, P668, DOI 10.1109/T-C.1975.224279
   Patel KN, 2003, P INT WORKSH LOG SYN, P59
   PIPPENGER N, 1998, IEEE T INFORM THEO, V34, P194
   Savir J., 1983, P IEEE S FAULT TOLER, P80
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   SRINIVASAN R, 1993, P DES AUT C JUN, P242
   Viamontes GF, 2003, QUANTUM INF PROCESS, V2, P347, DOI 10.1023/B:QINP.0000022725.70000.4a
   Viamontes GF, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P295, DOI 10.1109/ASPDAC.2003.1195031
   von Neumann J., 1956, Annals of Mathematics Studies, V34, P43
   Zhang B, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P755
   Zhang M, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P111, DOI 10.1109/ICCAD.2004.1382553
   Zhao C, 2004, DES AUT CON, P894
NR 38
TC 99
Z9 104
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 8
DI 10.1145/1297666.1297674
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bouchebaba, Y
   Girodias, B
   Nicolescu, G
   Aboulhamid, EM
   Lavigueur, B
   Paulin, P
AF Bouchebaba, Youcef
   Girodias, Bruno
   Nicolescu, Gabriela
   Aboulhamid, El Mostapha
   Lavigueur, Bruno
   Paulin, Pierre
TI MPSoC memory optimization using program transformation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; experimentation; data locality; compiler
   transformations; embedded systems; data cache
ID MANAGEMENT; ALGORITHM
AB Multiprocessor system-on-a-chip (MPSoC) architectures have received a lot of attention in the past years, but few advances in compilation techniques target these architectures. This is particularly true for the exploitation of data locality. Most of the compilation techniques for parallel architectures discussed in the literature are based on a single loop nest. This article presents new techniques that consist in applying loop fusion and tiling to several loop nests and to parallelize the resulting code across different processors. These two techniques reduce the number of memory accesses: However, they increase dependencies and thereby reduce the exploitable parallelism in the code. This article tries to address this contradiction. To optimize the memory space used by temporary arrays, smaller buffers are used as a replacement. Different strategies are studied to optimize the processing time spent accessing these buffers. The experiments show that these techniques yield a significant reduction in the number of data cache misses (30%) and in processing time (50%).
C1 Ecole Polytech Montreal, Montreal, PQ, Canada.
   Univ Montreal, Montreal, PQ H3C 3J7, Canada.
   STMicroelect, Catania, Italy.
C3 Universite de Montreal; Polytechnique Montreal; Universite de Montreal;
   STMicroelectronics
RP Bouchebaba, Y (corresponding author), Ecole Polytech Montreal, Montreal, PQ, Canada.
EM youcefbouchebaba@polymtl.ca
CR ANDERSON J, 1993, P SIGPLAN 93 C PROGR, P112
   [Anonymous], 1993, LECT NOTES COMPUTER
   [Anonymous], 2000, Loop Tiling for Parallelism
   Banerjee Utpal., 1991, Advances in Languages and Compilers for Parallel Computing
   Bastoul Cedric, 2004, P 13 INT C PAR ARCH
   Bouchebaba Y, 2006, IEEE INT CONF ASAP, P283, DOI 10.1109/ASAP.2006.20
   BOUCHEBABA Y, 2002, THESIS ECOLE MINES P
   CARR S, 1994, SOFTWARE PRACT EXPER, V24, P51, DOI 10.1002/spe.4380240104
   CARR S, 1996, P 29 HAW INT C SYST, V1, P183
   CATTHOOR F, 1998, HICSS CUSTOM MEMORY
   CIERNIAK M, 1995, P SIGPLAN 95 C PROGR, P205, DOI DOI 10.1145/207110.207145
   Darte, 2003, P 2003 INT C COMP AR, P298, DOI [10.1145/951710.951749, DOI 10.1145/951710.951749]
   Darte A, 2002, IEEE INT CONF ASAP, P359
   Darte A., 2000, SCHEDULING AUTOMATIC
   DARTE A, 1999, P INT C PAR ARCH COM, P149
   Davidson J. W., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P125, DOI 10.1109/MICRO.1995.476820
   FEAUTRIER P, 1996, LECT NOTES COMPUTER, V1132, P79
   Fraboulet A, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P95, DOI 10.1109/ISSS.2001.957920
   GANNON D, 1988, J PARALLEL DISTR COM, V5, P587, DOI 10.1016/0743-7315(88)90014-7
   GREEF E. D., 1998, THESIS KATHOLIEKE U
   IRIGOIN F, 1988, P 15 ANN ACM S PRINC, P319
   Kadayif I., 2005, ACM T EMBED COMPUT S, V4, P388
   Kandemir M., 2002, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, P127, DOI 10.1145/581630.581650
   KARP RM, 1967, J ACM, V14, P563, DOI 10.1145/321406.321418
   Kennedy K., 1994, Languages and Compilers for Parallel Computing. 6th International Workshop Proceedings, P301
   KENNEDY K, 2000, P 14 INT C SUP SANT, P131
   Krishnan V, 1999, IEEE T COMPUT, V48, P866, DOI 10.1109/12.795218
   KULKARNI D, 1995, AUST COMPUT J, V27, P41
   Lam M., 1988, P ACM SIGPLAN 1988 C, P318, DOI [10.1145/53990.54022, DOI 10.1145/53990.54022]
   LAMPORT L, 1974, COMMUN ACM, V17, P83, DOI 10.1145/360827.360844
   Lefebvre V, 1998, PARALLEL COMPUT, V24, P649, DOI 10.1016/S0167-8191(98)00029-5
   Li FH, 2005, DES AUT CON, P95, DOI 10.1109/DAC.2005.193780
   Manjikian N, 1997, IEEE T PARALL DISTR, V8, P193, DOI 10.1109/71.577265
   Marchal P, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P188
   MEGIDDO N, 1997, P 9 ANN ACM S PAR AL, P282
   MOWRY TC, 1992, P ASPLOS, V5, P62
   OLUKOTUN K, 1996, SIGOPS OPER SYST REV, V30, P2
   Paulin PG, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P48
   QIAN Y, 2002, P JOINT C LANG COMP, P112
   Quilleré F, 2000, ACM T PROGR LANG SYS, V22, P773, DOI 10.1145/365151.365152
   Quinton Patrice., 1987, CTR NATL RECHERCHE S, P229
   Song YH, 2005, INT J PARALLEL PROG, V33, P1, DOI 10.1007/s10766-004-1459-8
   Song YH, 2004, IEEE T COMPUT, V53, P1073, DOI 10.1109/TC.2004.62
   Tu P., 1993, LECT NOTES COMPUTER, V768, P500
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   WOLF ME, 1991, IEEE T PARALL DISTR, V2, P452, DOI 10.1109/71.97902
   Zhu YK, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P153
NR 47
TC 9
Z9 13
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 43
DI 10.1145/1278349.1278356
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600007
DA 2024-07-18
ER

PT J
AU Jiang, IHR
   Pan, SR
   Chang, YW
   Jou, JY
AF Jiang, IHR
   Pan, SR
   Chang, YW
   Jou, JY
TI Reliable crosstalk-driven interconnect optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; VLSI; interconnect; post-layout optimization;
   lagrangian relaxation
ID SIMULTANEOUS GATE
AB As technology advances apace, crosstalk becomes a design metric of comparable importance to area and delay. This article focuses mainly on the crosstalk issue, specifically on the impacts of physical design and process variation on crosstalk. While the feature size shrinks below 0.25 mu m, the impact of process variation on crosstalk increases rapidly. Hence, a crosstalk insensitive design is desirable in the deep submicron regime. In this article, crosstalk sensitivity is referred to as the influence of process variation on crosstalk in a circuit. We show that the lower bound of crosstalk sensitivity grows quadratically, while that of crosstalk increases linearly. Therefore, designers should also consider crosstalk sensitivity, when optimizing other design objectives such as crosstalk, area, and delay. According to our modeling, these objectives are all in posynomial forms, and thus the multiobjective optimization problem can optimally be solved by Lagrangian relaxation. Experimental results show that our method is effective and efficient. For instance, a circuit of 2856 gates and 5272 wires is optimized using 13-minute runtime and 2.8-MB memory on a Pentium III 1.0 GHz PC with 256-MB memory. In particular, by relaxing Lagrange multipliers to the critical paths, it takes only two iterations for all solutions to converge to the global optimal, which is much more efficient than related previous work. This relaxation scheme provides a key insight into the rapid convergence in Lagrangian relaxation.
C1 Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan.
   Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
   Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan.
   Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan.
C3 National Yang Ming Chiao Tung University; University of California
   System; University of California Santa Barbara; National Taiwan
   University; National Taiwan University
RP Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan.
EM hrjiang@faculty.nctu.edu.tw; gis87528@cis.nctu.edu.tw;
   ywchang@cc.ee.ntu.edu.tw; jyjou@faculty.nctu.edu.tw
OI CHANG, YAO-WEN/0000-0002-0564-5719
CR Alpert CJ, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P362, DOI 10.1109/DAC.1998.724498
   [Anonymous], 1994, Operations Research-Applications and Algorithms
   Becer MR, 2003, DES AUT CON, P954
   Chen CP, 1999, IEEE T COMPUT AID D, V18, P1014, DOI 10.1109/43.771182
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   GAO T, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P692, DOI 10.1109/ICCAD.1993.580163
   Hashimoto M., 2002, Proceedings of ISPD'02. 2002 International Symposium on Physical Design, P126, DOI 10.1145/505388.505420
   Hillier F.S., 1990, INTRO OPERATIONS RES
   Jiang IHR, 2000, IEEE T COMPUT AID D, V19, P999, DOI 10.1109/43.863640
   Kahng A. B., 1999, Proceedings. 1999 International Symposium on Physical Design, P112, DOI 10.1145/299996.300035
   MALIK S, 1991, IEEE T COMPUT AID D, V10, P74, DOI 10.1109/43.62793
   Rabaey JanM., 1996, DIGITAL INTEGRATED C
   Saxena P., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P100, DOI 10.1109/DAC.1999.781281
   *SEM IND ASS, 1999, NAT TECHN ROADM SEM
   Sinha D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P14, DOI 10.1109/ICCAD.2004.1382535
   SINHA D, 2004, P ACM INT S PHYS DES, P176
   Zhang TP, 2004, PR IEEE COMP DESIGN, P93
NR 18
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 88
EP 103
DI 10.1145/1124713.1124720
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU De Vicente, J
   Lanchares, J
   Hermida, R
AF De Vicente, J
   Lanchares, J
   Hermida, R
TI Annealing placement by thermodynamic combinatorial optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; theory; recofigurable; programmable logic; thermodynamics;
   information theory; entropy; combinatorial optimization
AB Placement is key issue of integrated circuit physical design. There exist some thechniques inspired in thermodynamics coping with this problem as Simulated Annealing. In this article, we present a combinatorial optimization method directly derived from both Thermodynamics and Information Theory. In TCO ( Thermodynamic Combinatorial Optimization), two kinds of processes are considered: microstate and macrostate transformations. Applying the Shannon's definition of entropy to reversible microstate transformations, a probability of acceptance based on Fermi-Dirac statistics is derived. On the other hand, applying thermodynamic laws to macrostate transformations, an efficient annealing schedule is provided. TCO has been compared with a custom Simulated Annealing ( SA) tool on a set of benchmark circuits for the FPGA ( Field Programmable Gate Arrays) placement problem. TCO has provided the high-quality results of SA, while inheriting the adaptive properties of Natural Optimization ( NO).
C1 CIEMAT, Lab Gen Elect & Automat, E-28040 Madrid, Spain.
   Univ Complutense Madrid, Dept Arquitectura Comp & Automat ES Informat, Madrid, Spain.
   CIEMAT, Lab Gen Elect, E-28040 Madrid, Spain.
C3 Centro de Investigaciones Energeticas, Medioambientales Tecnologicas;
   General Electric; Complutense University of Madrid; Centro de
   Investigaciones Energeticas, Medioambientales Tecnologicas
RP CIEMAT, Lab Gen Elect & Automat, Av Complutense 22, E-28040 Madrid, Spain.
EM juan.vicente@ciemat.es
RI De Vicente, Juan/H-3242-2015; Hermida, Roman/M-6281-2015
OI De Vicente, Juan/0000-0001-8318-6813; Hermida, Roman/0000-0002-8022-6098
CR [Anonymous], 1989, The Annealing Algorithm
   [Anonymous], 1989, Simulated annealing and Boltzmann machines: A stochastic approach to combinatorial optimization and neural computing
   Betz V, 1998, IEEE T VLSI SYST, V6, P445, DOI 10.1109/92.711315
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   BOHACHEVSKY IO, 1986, TECHNOMETRICS, V28, P209
   Breuer M.A., 1977, Proc. Design Automation Conf, P284
   Callen H., 1960, Thermodynamics
   CHENG CLE, 1994, IEEE IC CAD, P690
   COHOON JP, 1986, P IEEE INT C COMPUTE, P422
   de Vicente J, 1998, EUROMICRO CONF PROC, P192, DOI 10.1109/EURMIC.1998.711797
   de Vicente J, 2000, P IEEE RAP SYST PROT, P188, DOI 10.1109/IWRSP.2000.855223
   DEVICENTE J, 1999, LECT NOTES COMPUTER, V1673, P91
   GEMAN S, 1984, IEEE T PATTERN ANAL, V6, P721, DOI 10.1109/TPAMI.1984.4767596
   HAJEK B, 1988, MATH OPER RES, V13, P311, DOI 10.1287/moor.13.2.311
   INGBER L, 1989, MATH COMPUT MODEL, V12, P967, DOI 10.1016/0895-7177(89)90202-1
   Ingber L., 1996, Control and Cybernetics, V25, P33
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   KLEINHANS JM, 1991, IEEE T COMPUT AID D, V10, P356, DOI 10.1109/43.67789
   QUINN NR, 1979, IEEE T CIRCUITS SYST, V26, P377, DOI 10.1109/TCS.1979.1084652
   ROSE J, 1993, P IEEE, V81, P1013, DOI 10.1109/5.231340
   ROSE J, 1990, IEEE T COMPUT AID D, V9, P253, DOI 10.1109/43.46801
   Sechen C., 1984, Proceedings of the 1984 Custom Integrated Circuits Conference, P522
   SHANNON CE, 1948, BELL SYST TECH J, V27, P379, DOI 10.1002/j.1538-7305.1948.tb01338.x
   Sherwani N., 2005, ALGORITHMVLSI PHYS
   SIARRY P, 1987, IEEE T COMPUT AID D, V6, P211, DOI 10.1109/TCAD.1987.1270265
   SZU H, 1987, PHYS LETT A, V122, P157, DOI 10.1016/0375-9601(87)90796-1
   Wong D.F., 1986, Proc. Design Automation Conf, P101
   WONG DF, 1988, SIMULATED ANNEALING
NR 28
TC 3
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2004
VL 9
IS 3
BP 310
EP 332
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 847DU
UT WOS:000223373700003
DA 2024-07-18
ER

PT J
AU Nummer, M
   Sachdev, M
AF Nummer, M
   Sachdev, M
TI Testing high-performance pipelined circuits with slow-speed testers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; reliability; Delay-fault testing; high-performance testing;
   design for delay testability
AB This article presents a methodology for testing high-performance pipelined circuits with slow-speed testers. The technique uses a clock timing circuit to control data transfer in the pipeline in test mode. The technique adds no extra hardware in the data path of the pipeline and therefore has virtually no performance penalty. A clock timing circuit capable of achieving a timing resolution of 50 ps in 0.18 mum CMOS technology is presented. The design provides the ability to test the clock timing circuit itself. The effectiveness of the technique is demonstrated using a 16-bit pipelined multiplier as a test vehicle. Simulations show that we are able to detect delay faults as small as 50 ps at an input clock frequency of 100 MHz.
C1 Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Nummer, M (corresponding author), Univ Waterloo, 200 Univ Ave W, Waterloo, ON N2L 3G1, Canada.
CR Agrawal VD, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P302, DOI 10.1109/TEST.1995.529854
   *ITRS, 2001, INT TECHN ROADM SEM
   Kerkhoff HG, 2001, J ELECTRON TEST, V17, P225, DOI 10.1023/A:1012207210784
   Mehta M., 1991, Proceedings. 10th IEEE Symposium on Computer Arithmetic (Cat. No.91CH3015-5), P43, DOI 10.1109/ARITH.1991.145532
   MOYER GC, 1996, THESIS N CAROLINA ST
   Needham W, 1998, INT TEST CONF P, P25, DOI 10.1109/TEST.1998.743133
   Nigh P, 1997, INT TEST CONF P, P1037, DOI 10.1109/TEST.1997.639727
   Nummer M, 2003, J ELECTRON TEST, V19, P299, DOI 10.1023/A:1023753231177
   Nummer M, 2001, IEEE VLSI TEST SYMP, P68, DOI 10.1109/VTS.2001.923420
   OHKUBO N, 1995, IEEE J SOLID-ST CIRC, V30, P251, DOI 10.1109/4.364439
   SHASHAANI M, 1999, P INT TEST C, P267
NR 11
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 506
EP 521
DI 10.1145/944027.944034
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900007
DA 2024-07-18
ER

PT J
AU Kundu, D
   Roy, S
AF Kundu, Debraj
   Roy, Sudip
TI Multi-target Fluid Mixing in MEDA Biochips: Theory and an Attempt toward
   Waste Minimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Biochips; digital microfluidics; MEDA biochips; mixing; sample
   preparation
ID SAMPLE PREPARATION; MICROFLUIDIC BIOCHIPS; REACTANT MINIMIZATION; ARRAY;
   DILUTION
AB Sample preparation is an inherent procedure of many biochemical applications, and digital microfluidic biochips (DMBs) have proved to be very effective in performing such a procedure. In a single mixing step, conventional DMBs can mix two droplets in a 1:1 ratio only. Due to this limitation, DMBs suffer from heavy fluid wastage and often require a lot ofmixing steps. However, the next-generation DMBs, i.e., micro-electrode-dot-array (MEDA) biochips, can realize multiple mixing ratios, which in general helps in minimizing the number of mixing operations. In this article, we present a heuristic-based sample preparation algorithm, specifically a mixing algorithm called Division by Factor Method for MEDA that exploits the mixing models of MEDA biochips. We propose another mixing algorithm for MEDA biochips called Single Target Waste Minimization (STWM), which minimizes the wastage of fluids and determines an efficient mixing graph. We also propose an advanced methodology for multiple target reagent mixing problems called Multi-target Waste Minimization (MTWM), which determines efficient mixing graphs for different target ratios by maximizing the sharing of fluids and minimizing the fluid wastage. Simulation results suggest that the proposed STWM and MTWM methods outperform the state-of-the-art methods in terms of minimizing the amount of fluid wastage, reducing the total usage of reagent fluids, and minimizing the number of mixing operations.
C1 [Kundu, Debraj; Roy, Sudip] Indian Inst Technol Roorkee, Dept Comp Sci & Engn, Roorkee 247667, Uttar Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee
RP Kundu, D (corresponding author), Indian Inst Technol Roorkee, Dept Comp Sci & Engn, Roorkee 247667, Uttar Pradesh, India.
EM dkundu@cs.iitr.ac.in; sudip.roy@cs.iitr.ac.in
CR [Anonymous], 2011, A Beginners Guide to ChIP
   Berthier J, 2008, MICRO NANO TECHNOL, P1, DOI 10.1016/B978-081551544-9.50004-X
   Bhattacharjee S., 2019, Algorithms for Sample Preparation with Microfluidic Lab-on-Chip
   Bhattacharjee S, 2017, IEEE T COMPUT AID D, V36, P614, DOI 10.1109/TCAD.2016.2597225
   Chakrabarty K., 2007, Digital microfluidic biochips : synthesis, testing, and reconfiguration techniques
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Einav S, 2008, NAT BIOTECHNOL, V26, P1019, DOI 10.1038/nbt.1490
   Elfar M, 2022, DES AUT TEST EUROPE, P640, DOI 10.23919/DATE54114.2022.9774737
   Fair RB, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P779
   Fidalgo LM, 2011, LAB CHIP, V11, P1612, DOI 10.1039/c0lc00537a
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Green Michael R, 2016, Cold Spring Harb Protoc, V2016, DOI 10.1101/pdb.prot093344
   Hadwen B, 2012, LAB CHIP, V12, P3305, DOI 10.1039/c2lc40273d
   Howladar P, 2021, IEEE T VLSI SYST, V29, P1451, DOI 10.1109/TVLSI.2021.3071410
   Huang CM, 2015, DES AUT TEST EUROPE, P1114
   Huang JD, 2013, IEEE T COMPUT AID D, V32, P1484, DOI 10.1109/TCAD.2013.2263035
   Keszocze O, 2017, ASIA S PACIF DES AUT, P708, DOI 10.1109/ASPDAC.2017.7858407
   Kundu D, 2022, EUROMICRO CONF PROC, P809, DOI 10.1109/DSD57027.2022.00113
   Li Z., 2019, Micro-electrode-dot-array Digital Microfluidic Biochips: Design Automation, Optimization, and Test Techniques
   Li ZP, 2017, IEEE T BIOMED CIRC S, V11, P1380, DOI 10.1109/TBCAS.2017.2742548
   Liang TC, 2020, IEEE T COMPUT AID D, V39, P2682, DOI 10.1109/TCAD.2019.2942002
   Liang TC, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P468, DOI 10.1145/3287624.3287708
   Liu CH, 2015, IEEE T COMPUT AID D, V34, P1429, DOI 10.1109/TCAD.2015.2418286
   Liu CH, 2013, ICCAD-IEEE ACM INT, P615, DOI 10.1109/ICCAD.2013.6691180
   Melin J, 2007, ANNU REV BIOPH BIOM, V36, P213, DOI 10.1146/annurev.biophys.36.040306.132646
   Minhass W.H., 2012, SYSTEM LEVEL MODELIN
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Mu HY, 2020, BIOMICROFLUIDICS, V14, DOI 10.1063/5.0031406
   OpenWetWare, 2013, About us
   OpenWetWare, 2009, About us
   Paik P, 2003, LAB CHIP, V3, P28, DOI 10.1039/b210825a
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Shalu, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3200903
   Shao LX, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P447, DOI 10.1145/3060403.3060446
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Dinh TA, 2014, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2014.6742894
   Uren AG, 2009, NAT PROTOC, V4, P789, DOI 10.1038/nprot.2009.64
   Wang G, 2011, IET NANOBIOTECHNOL, V5, P152, DOI 10.1049/iet-nbt.2011.0018
   Zhong ZW, 2021, IEEE T COMPUT AID D, V40, P2063, DOI 10.1109/TCAD.2020.3032629
   Zhong ZW, 2019, IEEE T BIOMED CIRC S, V13, P292, DOI 10.1109/TBCAS.2018.2886952
   Zipeng Li, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P146, DOI 10.1109/ISVLSI.2017.34
NR 41
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 101
DI 10.1145/3622785
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600014
DA 2024-07-18
ER

PT J
AU Cheng, CK
   Holtz, C
   Kahng, AB
   Lin, B
   Mallappa, U
AF Cheng, Chung-Kuan
   Holtz, Chester
   Kahng, Andrew B.
   Lin, Bill
   Mallappa, Uday
TI DAGSizer: A Directed Graph Convolutional Network Approach to Discrete
   Gate Sizing of VLSI Graphs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Discrete gate sizing; directed graph convolution; sequential message
   passing; leakage optimization
ID POWER ESTIMATION
AB The objective of a leakage recovery step is to make use of positive slack and reduce power by performing appropriate standard-cell swaps such as threshold-voltage (Vth) or channel-length reassignments. The resulting engineering change order netlist needs to be timing clean. Because this recovery step is performed several times in a physical design flow and involves long runtimes and high tool-license usage, previous works have proposed graph neural network-based frameworks that restrict feature aggregation to three-hop neighborhoods and do not fully consider the directed nature of netlist graphs. As a result, the intermediate node embeddings do not capture the complete structure of the timing graph. In this article, we propose DAGSizer, a framework that exploits the directed acyclic nature of timing graphs to predict cell reassignments in the discrete gate sizing task. Our DAGSizer (Sizer for DAGs) framework is based on a node ordering-aware recurrent message-passing scheme for generating the latent node embeddings. The generated node embeddings absorb the complete information from the fanin cone (predecessors) of the node. To capture the fanout information into the node embeddings, we enable a bidirectional message-passing mechanism. The concatenated latent node embeddings from the forward and reverse graphs are then translated to nodewise delta-delay predictions using a teacher sampling mechanism. With eight possible cell-assignments, the experimental results demonstrate that our model can accurately estimate design-level leakage recovery with an absolute relative error.model under 5.4%. As compared to our previous work, GRA-LPO, we also demonstrate a significant improvement in the model mean squared error.
C1 [Cheng, Chung-Kuan; Holtz, Chester; Kahng, Andrew B.; Lin, Bill; Mallappa, Uday] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Cheng, CK (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM ckcheng@cs.ucsd.edu; choltz@cs.ucsd.edu; abk@eng.ucsd; billlin@eng.ucsd;
   umallapp@eng.ucsd
OI Cheng, Chung-Kuan/0000-0002-9865-8390
CR Albrecht C., 2005, Technical report
   [Anonymous], 2016, Transactions of the Association for Computational Linguistics, DOI DOI 10.1162/TACL_A_00110
   Bao Shuhan, 2010, CS229 Final Project
   Bengio S, 2015, ADV NEUR IN, V28
   Berkelaar M. R. C. M., 1990, EDAC. Proceedings of the European Design Automation Conference, P217, DOI 10.1109/EDAC.1990.136648
   Casanova Arantxa, 2018, INT C LEARNING REPRE
   Chen CP, 1999, IEEE T COMPUT AID D, V18, P1014, DOI 10.1109/43.771182
   Chinnery DG, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P149, DOI 10.1109/LPE.2005.195505
   Cho KYHY, 2014, Arxiv, DOI arXiv:1409.1259
   Chou H, 2005, ASIA S PACIF DES AUT, P381
   Chung J., 2014, NIPS 2014 WORKSH DEE
   Derakhshandeh J, 2005, FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P337, DOI 10.1109/IWSOC.2005.23
   Duvenaudt D, 2015, ADV NEUR IN, V28
   Fatemi H, 2020, IEEE T COMPUT AID D, V39, P2860, DOI 10.1109/TCAD.2019.2935053
   Fatemi H, 2019, INTEGRATION, V66, P96, DOI 10.1016/j.vlsi.2019.01.008
   Fishburn J. P., 1985, IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers (Cat. No.85CH2233-5), P326
   Hamilton WL, 2017, ADV NEUR IN, V30
   Held S, 2009, DES AUT TEST EUROPE, P827
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hu J, 2012, ICCAD-IEEE ACM INT, P233
   Hu SY, 2007, DES AUT CON, P847, DOI 10.1109/DAC.2007.375282
   Huang YL, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P167
   Jain A, 2016, PROC CVPR IEEE, P5308, DOI 10.1109/CVPR.2016.573
   Jeong K, 2009, INT SYM QUAL ELECT, P127, DOI 10.1109/ISQED.2009.4810282
   Karypis G, 1998, SIAM J SCI COMPUT, V20, P359, DOI 10.1137/S1064827595287997
   Kipf T.N., 2017, INT C LEARNING REPRE, DOI DOI 10.48550/ARXIV.1609.02907
   Klockner A., 2022, PYMETIS PYTHON WRAPP
   Li L, 2012, ICCAD-IEEE ACM INT, P226
   Liu YF, 2010, IEEE T COMPUT AID D, V29, P223, DOI 10.1109/TCAD.2009.2035575
   Livramento VS, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2647956
   Lu YC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415711
   Mallappa U, 2021, ASIA S PACIF DES AUT, P697, DOI 10.1145/3394885.3431574
   Mostafa Hesham, 2022, P MACHINE LEARNING S, P265
   Nath S, 2022, P DESIGN AUTOMATION, P1
   Nemani M, 1996, IEEE T COMPUT AID D, V15, P588, DOI 10.1109/43.503929
   Nemani M, 1999, IEEE T COMPUT AID D, V18, P697, DOI 10.1109/43.766722
   OpenCores, ABOUT US
   Ozdal MM, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P161
   Ozdal MM, 2011, ICCAD-IEEE ACM INT, P724, DOI 10.1109/ICCAD.2011.6105409
   Rahman M., 2011, DESIGN AUTOMATION TE, P1, DOI 10.1109/PACRIM.2011.6032878
   Rahman M, 2012, DES AUT TEST EUROPE, P99
   Reimann T, 2013, IEEE INT SYMP CIRC S, P2549, DOI 10.1109/ISCAS.2013.6572398
   Roy S, 2015, DES AUT CON, DOI 10.1145/2744769.2744885
   Shuai B, 2016, PROC CVPR IEEE, P3620, DOI 10.1109/CVPR.2016.394
   Srivastava A, 2004, DES AUT CON, P783, DOI 10.1145/996566.996777
   Tai KS, 2015, PROCEEDINGS OF THE 53RD ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS AND THE 7TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING, VOL 1, P1556
   Tennakoon H, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P395, DOI 10.1109/ICCAD.2002.1167564
   Thost Veronika, 2021, INT C LEARNING REPRE
   Wang K, 2022, ASIA S PACIF DES AUT, P196, DOI 10.1109/ASP-DAC52403.2022.9712486
   Wonjae Lee, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P187, DOI 10.1145/3386263.3406916
   Wu TH, 2009, IEEE T COMPUT AID D, V28, P1666, DOI 10.1109/TCAD.2009.2028682
NR 51
TC 1
Z9 1
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 52
DI 10.1145/3577019
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400005
OA Bronze
DA 2024-07-18
ER

PT J
AU Ferres, B
   Müller, O
   Rousseau, F
AF Ferres, Bruno
   Mueller, Olivier
   Rousseau, Frederic
TI A Chisel Framework for Flexible Design Space Exploration through a
   Functional Approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Chisel; design space exploration; FPGA; design methodology; functional
   programming
AB As the need for efficient digital circuits is ever growing in the industry, the design of such systems remains daunting, requiring both expertise and time. In an attempt to close the gap between software development and hardware design, powerful features such as functional and object-oriented programming have been used to define new languages, known as Hardware Construction Languages. In this article, we investigate the usage of such languages-more precisely, of Chisel-in the context of Design Space Exploration, and propose a novel design methodology to build custom and adaptable design flows. We apply an innovative functional approach to define flexible strategies for design space exploration, based on the composition of basic exploration steps, and provide a library of basic strategies along with a proof-of-concept framework-which we believe to be the first Chisel-based DSE framework. This framework fully integrates within the ecosystem of Chisel to allow users to define their DSE processes in the same framework (and language) they use to describe their designs. We demonstrate our methodology through several use cases, illustrating how our functional approach makes it possible to consider various metrics of interest when building exploration processes-in particular, we provide a quality of service-driven exploration example.
   The methodology presented in this work makes use of designers' expertise to reduce the time required for hardware design, in particular for Design Space Exploration, and its application should ease digital design and enhance hardware developers' productivity.
C1 [Ferres, Bruno; Mueller, Olivier; Rousseau, Frederic] Univ Grenoble Alpes, CNRS, TIMA, Grenoble INP, 46 Ave Felix Viallet, F-38000 Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS)
RP Ferres, B (corresponding author), Univ Grenoble Alpes, CNRS, TIMA, Grenoble INP, 46 Ave Felix Viallet, F-38000 Grenoble, France.
EM bruno.ferres@grenoble-inp.org; olivier.muller@univ-grenoble-alpes.fr;
   frederic.rousseau@univ-grenoble-alpes.fr
RI ; Rousseau, Frederic/I-2999-2016
OI muller, olivier/0000-0002-4182-0502; FERRES, Bruno/0000-0001-8426-6516;
   Rousseau, Frederic/0000-0003-0348-5624
CR Awais Muhammad, 2021, GREAT LAKES S VLSI
   Baaij C, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P714, DOI 10.1109/DSD.2010.21
   Bachrach J, 2012, DES AUT CON, P1212
   Bai C., 2021, IEEEACM INT C COMPUT, P1
   BOX GEP, 1958, ANN MATH STAT, V29, P610, DOI 10.1214/aoms/1177706645
   Bruant Jean, 2021, IEEE DES TEST, V39, P1
   Bruant Jean, 2020, INT WORKSHOP RAPID S, P1
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Cardoso J.M. P., 2012, Proceedings of the 11th Annual International Conference on Aspect-oriented Software Development, AOSD '12, P179
   Cardoso JMP, 2016, SOFTWARE PRACT EXPER, V46, P251, DOI 10.1002/spe.2301
   Coutinho JGF, 2012, IEEE INT C COMPUT, P399, DOI 10.1109/ICCSE.2012.62
   Faber CJ, 2022, IEEE HIGH PERF EXTR, DOI 10.1109/HPEC55821.2022.9926398
   Ferres Bruno, 2021, INT WORKSHOP RAPID S
   Ferres Bruno, 2021, CHISEL BASED EXPLORA
   Ferres Bruno, 2021, QECE QUICK EXPLORATI
   Geng H, 2022, IEEE T COMPUT AID D, V41, P2657, DOI 10.1109/TCAD.2021.3114262
   Hu YZ, 1996, PROG PROBAB, V38, P183
   Hutter Frank, 2011, Learning and Intelligent Optimization. 5th International Conference, LION 5. Selected Papers, P507, DOI 10.1007/978-3-642-25566-3_40
   Hutter F, 2009, J ARTIF INTELL RES, V36, P267, DOI 10.1613/jair.2861
   Izraelevitz A, 2017, ICCAD-IEEE ACM INT, P209, DOI 10.1109/ICCAD.2017.8203780
   Jaic Keerthan, 2015, ACMSIGDA INT S FIELD
   Jantz MR, 2013, ACM SIGPLAN NOTICES, V48, P131, DOI 10.1145/2517326.2451539
   Liu D, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577370
   Lo C, 2018, I C FIELD PROG LOGIC, P272, DOI 10.1109/FPL.2018.00054
   Lockhart D, 2014, INT SYMP MICROARCH, P280, DOI 10.1109/MICRO.2014.50
   Manuel M, 2020, 2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), DOI 10.1109/norcas51424.2020.9265138
   Martins LGA, 2016, ACM T ARCHIT CODE OP, V13, DOI 10.1145/2883614
   Nardi L, 2019, I S MOD ANAL SIM COM, P347, DOI 10.1109/MASCOTS.2019.00045
   Paletti D, 2021, 2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P128, DOI 10.1109/IPDPSW52791.2021.00027
   Pan Z, 2008, ACM T PROGR LANG SYS, V30, DOI 10.1145/1353445.1353451
   Papon Charles, 2021, SPINALHDL
   Schafer BC, 2020, IEEE T COMPUT AID D, V39, P2628, DOI 10.1109/TCAD.2019.2943570
   Shokri A, 2013, WATER RESOUR MANAG, V27, P2231, DOI 10.1007/s11269-013-0285-4
   Singh Deshanand, 2011, ALTERA WHITEPAPER, V1
   Tezuka S., 1991, ACM Transactions on Modeling and Computer Simulation, V1, P99, DOI 10.1145/116890.116892
   Ye Hanchen., 2021, Scalehls: Scalable high-level synthesis through mlir
   Zhang Zhiru, 2008, AUTOPILOT PLATFORM B
   Zhao JR, 2020, IEEE T COMPUT AID D, V39, P1428, DOI 10.1109/TCAD.2019.2912916
NR 38
TC 0
Z9 0
U1 8
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 63
DI 10.1145/3590769
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400016
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Laubeuf, N
   Doevenspeck, J
   Papistas, IA
   Caselli, M
   Cosemans, S
   Vrancx, P
   Bhattacharjee, D
   Mallik, A
   Debacker, P
   Verkest, D
   Catthoor, F
   Lauwereins, R
AF Laubeuf, Nathan
   Doevenspeck, Jonas
   Papistas, Ioannis A.
   Caselli, Michele
   Cosemans, Stefan
   Vrancx, Peter
   Bhattacharjee, Debjyoti
   Mallik, Arindam
   Debacker, Peter
   Verkest, Diederik
   Catthoor, Francky
   Lauwereins, Rudy
TI Dynamic Quantization Range Control for Analog-in-Memory Neural Networks
   Acceleration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neural networks; quantization; in-memory-computing
ID COMPUTING SRAM MACRO
AB Analog in Memory Computing (AiMC) based neural network acceleration is a promising solution to increase the energy efficiency of deep neural networks deployment. However, the quantization requirements of these analog systems are not compatible with state-of-the-art neural network quantization techniques. Indeed, while the quantization of the weights and activations is considered by modern deep neural network quantization techniques, AiMC accelerators also impose the quantization of each Matrix Vector Multiplication (MVM) result. In most demonstrated AiMC implementations, the quantization range of MVM results is considered a fixed parameter of the accelerator. This work demonstrates that dynamic control over this quantization range is possible but also desirable for analog neural networks acceleration. An AiMC compatible quantization flow coupled with a hardware aware quantization range driving technique is introduced to fully exploit these dynamic ranges. Using CIFAR-10 and ImageNet as benchmarks, the proposed solution results in networks that are both more accurate and more robust to the inherent vulnerability of analog circuits than fixed quantization range based approaches.
C1 [Laubeuf, Nathan; Doevenspeck, Jonas; Papistas, Ioannis A.; Caselli, Michele; Cosemans, Stefan; Vrancx, Peter; Bhattacharjee, Debjyoti; Mallik, Arindam; Debacker, Peter; Verkest, Diederik; Catthoor, Francky; Lauwereins, Rudy] Interuniv Microelect Ctr IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Laubeuf, Nathan; Catthoor, Francky; Lauwereins, Rudy] Katholieke Univ KU Leuven, ESAT Lab, Kasteelpk Arenberg 10, B-3001 Leuven, Belgium.
   [Doevenspeck, Jonas; Papistas, Ioannis A.; Cosemans, Stefan] Axelera AI, Sluisstr 79, B-3000 Leuven, Belgium.
   [Caselli, Michele] Univ Parma, Dept Engn & Architecture, Parco Area Sci 181-A, I-43124 Parma, Italy.
C3 IMEC; KU Leuven; University of Parma
RP Doevenspeck, J (corresponding author), Interuniv Microelect Ctr IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.; Doevenspeck, J (corresponding author), Axelera AI, Sluisstr 79, B-3000 Leuven, Belgium.
EM jonas.doevenspeck@axelera.ai; ioannis.papistas@axelera.ai;
   michele.caselli@unipr.it; stefan.cosemans@axelera.ai
RI Papistas, Ioannis/Q-9369-2018
OI Caselli, Michele/0000-0003-3807-8033; BHATTACHARJEE,
   DEBJYOTI/0000-0001-6561-8934; Laubeuf, Nathan/0000-0002-1592-755X
FU Flemish Government (AI Research Program); KU Leuven grant [C14/18/100]
FX This research received funding from the Flemish Government (AI Research
   Program) and KU Leuven grant C14/18/100.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Akiba T, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P2623, DOI 10.1145/3292500.3330701
   Amodei Dario, Ai and compute
   Baskin C, 2018, Arxiv, DOI [arXiv:1810.00162, DOI 10.3390/MATH9172144, 10.3390/math9172144]
   Bengio Y, 2013, Arxiv, DOI arXiv:1308.3432
   Bhatnagar Deshak, 2021, 2021 IEEE 6th International Conference on Computing, Communication and Automation (ICCCA), P1, DOI 10.1109/ICCCA52192.2021.9666247
   Biswas A, 2019, IEEE J SOLID-ST CIRC, V54, P217, DOI 10.1109/JSSC.2018.2880918
   Choi J, 2018, Arxiv, DOI [arXiv:1805.06085, DOI 10.48550/ARXIV.1805.06085, 10.48550/arXiv.1805.06085]
   Chung E, 2018, IEEE MICRO, V38, P8, DOI 10.1109/MM.2018.022071131
   Doevenspeck J., 2021, 2021 S VLSI TECHN, P1
   Esser S. K., 2020, ICLR
   Gong C, 2021, IEEE T COMPUT, V70, P696, DOI 10.1109/TC.2020.2995593
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hinton G, 2012, COURSERA VIDEO LECT
   Hubara I, 2018, J MACH LEARN RES, V18
   Jain S., 2020, P MACHINE LEARNING S, V2, P112
   Jiang ZW, 2020, IEEE J SOLID-ST CIRC, V55, P1888, DOI 10.1109/JSSC.2020.2992886
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krishnamoorthi R, 2018, Arxiv, DOI arXiv:1806.08342
   Krizhevsky A., 2009, Tech. Rep.
   McKinstry JL, 2019, Arxiv, DOI arXiv:1809.04191
   Li FF, 2016, Arxiv, DOI arXiv:1605.04711
   Murmann B, 2021, IEEE T VLSI SYST, V29, P3, DOI 10.1109/TVLSI.2020.3020286
   Papistas IA, 2021, IEEE CUST INTEGR CIR, DOI 10.1109/CICC51472.2021.9431575
   Pappalardo A., 2021, XILINX BREVITAS, DOI [10.5281/zenodo.3333552, DOI 10.5281/ZENODO.3333552]
   Paszke A, 2019, ADV NEUR IN, V32
   Radosavovic Ilija, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10425, DOI 10.1109/CVPR42600.2020.01044
   Raina R., 2009, ICML, P1
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sebastian A., 2019, 2019 Symposium on VLSI Technology, pT168, DOI 10.23919/VLSIT.2019.8776518
   Si X, 2019, ISSCC DIG TECH PAP I, V62, P396, DOI 10.1109/ISSCC.2019.8662392
   Steinkraus D, 2005, PROC INT CONF DOC, P1115, DOI 10.1109/ICDAR.2005.251
   Sun HB, 2020, ASIA S PACIF DES AUT, P325, DOI 10.1109/ASP-DAC47756.2020.9045192
   Usselmann Rudolf, 2018, OPENCORES FLOATING P
   Yin SH, 2020, IEEE J SOLID-ST CIRC, V55, P1733, DOI 10.1109/JSSC.2019.2963616
   Zhang DQ, 2018, LECT NOTES COMPUT SC, V11212, P373, DOI 10.1007/978-3-030-01237-3_23
   Zhou Shuchang, 2016, arXiv
   Zhu CZ, 2017, Arxiv, DOI arXiv:1612.01064
NR 39
TC 3
Z9 3
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 46
DI 10.1145/3498328
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500006
OA Green Published
DA 2024-07-18
ER

PT J
AU Singh, S
   Shah, T
   Nasre, R
AF Singh, Somesh
   Shah, Tejas
   Nasre, Rupesh
TI PARTBC: Faster Estimation of Top-<i>k</i> Betweenness Centrality
   Vertices on GPU
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Betweenness centrality; top-k; Brandes' algorithm; graph reordering;
   approximate computing; GPU
ID ALGORITHMS
AB Betweenness centrality (BC) is a popular centrality measure, based on shortest paths, used to quantify the importance of vertices in networks. It is used in a wide array of applications including social network analysis, community detection, clustering, biological network analysis, and several others. The state-of-the-art Brandes' algorithm for computing BC has time complexities of O(vertical bar V vertical bar vertical bar E vertical bar) and O(vertical bar V vertical bar vertical bar E vertical bar + vertical bar V vertical bar(2) log vertical bar V vertical bar) for unweighted and weighted graphs, respectively. Brandes' algorithm has been successfully parallelized on multicore and manycore platforms. However, the computation of vertex BC continues to be time-consuming for large real-world graphs. Often, in practical applications, it suffices to identify the most important vertices in a network; that is, those having the highest BC values. Such applications demand only the top vertices in the network as per their BC values but do not demand their actual BC values. In such scenarios, not only is computing the BC of all the vertices unnecessary but also exact BC values need not be computed. In this work, we attempt to marry controlled approximations with parallelization to estimate the k-highest BC vertices faster, without having to compute the exact BC scores of the vertices. We present a host of techniques to determine the top-k vertices faster, with a small inaccuracy, by computing approximate BC scores of the vertices. Aiding our techniques is a novel vertex-renumbering scheme to make the graph layout more structured, which results in faster execution of parallel Brandes' algorithm on GPU. Our experimental results, on a suite of real-world and synthetic graphs, show that our best performing technique computes the top-k vertices with an average speedup of 2.5x compared to the exact parallel Brandes' algorithm on GPU, with an error of less than 6%. Our techniques also exhibit high precision and recall, both in excess of 94%.
C1 [Singh, Somesh; Nasre, Rupesh] Indian Inst Technol Madras, Sardar Patel Rd, Chennai 600036, Tamil Nadu, India.
   [Shah, Tejas] Microsoft, Bengaluru, India.
   [Shah, Tejas] Microsoft Corp India Pvt Ltd, Microsoft Prestige Ferns Galaxy, Bellandur Gate Rd, Bengaluru 560103, Karnataka, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Singh, S (corresponding author), Indian Inst Technol Madras, Sardar Patel Rd, Chennai 600036, Tamil Nadu, India.
EM ssomesh@cse.iitm.ac.in; tedshah@microsoft.com; rupesh@cse.iitm.ac.in
OI Singh, Somesh/0000-0002-7648-9979
CR Bader DA, 2007, LECT NOTES COMPUT SC, V4863, P124
   Bader DA, 2006, PROC INT CONF PARAL, P539, DOI 10.1109/ICPP.2006.57
   Balaji V, 2019, HPDC'19: PROCEEDINGS OF THE 28TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, P133, DOI 10.1145/3307681.3326609
   Brandes U, 2001, J MATH SOCIOL, V25, P163, DOI 10.1080/0022250X.2001.9990249
   Chehreghani MH, 2013, PROCEEDINGS OF THE 22ND ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT (CIKM'13), P1489, DOI 10.1145/2505515.2507826
   Coffman T, 2004, COMMUN ACM, V47, P45, DOI 10.1145/971617.971643
   Geisberger R, 2008, SIAM PROC S, P90
   Girvan M, 2002, P NATL ACAD SCI USA, V99, P7821, DOI 10.1073/pnas.122653799
   Harshvardhan, 2014, INT CONFER PARA, P27, DOI 10.1145/2628071.2628091
   Hoang L, 2019, PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), P272, DOI 10.1145/3293883.3295729
   Jin S., 2010, P IEEE INT S PAR DIS, P1, DOI DOI 10.1109/IPDPS.2010.5470400
   Kim H, 2012, COMPUT NETW, V56, P983, DOI 10.1016/j.comnet.2011.10.022
   Kunegis Jerome, 2017, KONECT KOBLENZ NETWO
   Lee MJ, 2014, WWW'14 COMPANION: PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON WORLD WIDE WEB, P339, DOI 10.1145/2567948.2577358
   Leskovec J., 2014, SNAP GEN PURPOSE NET
   Liljeros F, 2001, NATURE, V411, P907, DOI 10.1038/35082140
   LIU WH, 1976, SIAM J NUMER ANAL, V13, P198, DOI 10.1137/0713020
   Madduri K, 2009, INT PARALL DISTRIB P, P2148
   Madduri Kamesh, 2006, GTGRAPH SUITE SYNTHE
   McLaughlin A, 2014, INT CONF HIGH PERFOR, P572, DOI 10.1109/SC.2014.52
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mumtaz S, 2017, CIKM'17: PROCEEDINGS OF THE 2017 ACM CONFERENCE ON INFORMATION AND KNOWLEDGE MANAGEMENT, P2219, DOI 10.1145/3132847.3133126
   Pingali K, 2011, ACM SIGPLAN NOTICES, V46, P12, DOI 10.1145/1993316.1993501
   Prountzos D, 2013, ACM SIGPLAN NOTICES, V48, P35, DOI 10.1145/2517327.2442521
   Riondato M, 2018, ACM T KNOWL DISCOV D, V12, DOI 10.1145/3208351
   Sabet AHN, 2018, ACM SIGPLAN NOTICES, V53, P622, DOI [10.1145/3296957.3173180, 10.1145/3173162.3173180]
   Sariyuce A.E., GPGPU 6 P 6 WORKSHOP, DOI DOI 10.1145/2458523.2458531
   Singh S, 2020, PROC INT CONF PARAL, DOI 10.1145/3404397.3404406
   Singh S, 2019, PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), P395, DOI 10.1145/3293883.3295736
   Singh S, 2018, IEEE T MULTI-SCALE C, V4, P190, DOI 10.1109/TMSCS.2018.2795543
   Solomonik E, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126971
NR 31
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 12
DI 10.1145/3486613
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300008
DA 2024-07-18
ER

PT J
AU Choi, KH
   Jun, J
   Kim, M
   Kim, SW
AF Choi, Kyu Hyun
   Jun, Jaeyung
   Kim, Minseong
   Kim, Seon Wook
TI Reducing DRAM Refresh Rate Using Retention Time Aware Universal Hashing
   Redundancy Repair
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE DRAM refresh; redundancy repair; BISR algorithm; retention time
ID INFRASTRUCTURE IP; DESIGN; ERRORS
AB As the device capacity of Dynamic Random Access Memory (DRAM) increases, refresh operation becomes a significant contributory factor toward total power consumption and memory throughput of the device. To reduce the problems associated with the refresh operation, a multi-rate refresh technique that changes the refresh period based on the retention time of DRAM cells has been proposed. Unfortunately, the multi-rate refresh technique has a scalability issue, because the additional storage and logic overhead on a memory controller increases as the device capacity increases. In this article, we propose a novel redundancy repair technique to increase the refresh period of DRAM by using a universal hashing technique. Our redundancy repair technique efficiently repairs both hard faults, which occur during the manufacturing process, and weak cells that have short retention time using the remaining spare elements after the process. Also, our technique solves the Variable Retention Time problem by repairing weak cells at boot time by exploiting the Builtin self-repair (BISR) technique and Error Correction Code. Our technique outperforms a conventional BISR redundancy repair with very little hardware overhead, and ensure reliability with more extended refresh period in the entire system. In particular, our experimental results show that our BISR technique achieves 100% repair rate at a 384ms refresh period in 1.0e-6 hard fault BER configuration, and reduces the refresh energy consumption by 83.9% compared to the 64ms refresh and 12% compared to the conventional multirate refresh technique for the state-of-the-art 4Gb device.
C1 [Choi, Kyu Hyun; Jun, Jaeyung; Kim, Minseong; Kim, Seon Wook] Korea Univ, New Technol Ctr 415, Seoul 02841, South Korea.
C3 Korea University
RP Kim, SW (corresponding author), Korea Univ, New Technol Ctr 415, Seoul 02841, South Korea.
EM nurlonn@korea.ac.kr; cool92-3@korea.ac.kr; minseong@korea.ac.kr;
   seon@korea.ac.kr
OI Kim, Seon/0000-0001-6555-1741
CR Aiken Steven W., 2016, U.S. Patent, Patent No. [9,490,033, 9490033]
   [Anonymous], P INT C ARCH SUPP PR
   [Anonymous], 2013, P 40 ANN INT S COMP, DOI DOI 10.1145/2485922.2485929
   Barth JE, 2005, IEEE J SOLID-ST CIRC, V40, P213, DOI 10.1109/JSSC.2004.838001
   Bushnell M., 2013, ESSENTIALS ELECT TES, V17
   Cho H, 2013, ETRI J, V35, P439, DOI 10.4218/etrij.13.0112.0467
   Cho H, 2012, ETRI J, V34, P478, DOI [10.4218/etrij.12.0211.0378, 10.4218/etrij.11.0211.0378]
   Dell T. J., 1997, A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory
   Fan B, 2014, PROCEEDINGS OF THE 2014 CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES (CONEXT'14), P75, DOI 10.1145/2674005.2674994
   Ghosh M, 2007, INT SYMP MICROARCH, P134, DOI 10.1109/MICRO.2007.13
   Gong SL, 2018, INT S HIGH PERF COMP, P683, DOI 10.1109/HPCA.2018.00064
   Hamamoto T, 1998, IEEE T ELECTRON DEV, V45, P1300, DOI 10.1109/16.678551
   Hao Fang, 2011, U.S. Patent, Patent No. [7,930,547, 7930547]
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Horiguchi M, 2011, INTEGR CIRCUIT SYST, P19, DOI 10.1007/978-1-4419-7958-2_2
   Hou C.-S., 2016, ITC 16, P1
   Huang CD, 2007, IEEE T VLSI SYST, V15, P1135, DOI 10.1109/TVLSI.2007.903940
   Huang Jing-Reng, 2002, U.S. Patent, Patent No. [6,415,403, 6415403]
   Isen Ciji, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P337, DOI 10.1145/1669112.1669156
   ISHIBASHI K, 1994, IEEE J SOLID-ST CIRC, V29, P411, DOI 10.1109/4.280689
   JEDEC Standard, 2014, LOW POWW DOUBL DAT R, V4
   JEDEC Standard, 2017, DDR4 SDRAM STAND
   JEDEC Standard, 2012, DDR3 SDRAM STAND
   Jeong W, 2010, IEEE T COMPUT AID D, V29, P2014, DOI 10.1109/TCAD.2010.2062830
   Jun J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131241
   Jung M, 2017, IEEE DES TEST, V34, P52, DOI 10.1109/MDAT.2017.2705144
   Kawagoe T, 2000, INT TEST CONF P, P567, DOI 10.1109/TEST.2000.894250
   Kim K, 2009, IEEE ELECTR DEVICE L, V30, P846, DOI 10.1109/LED.2009.2023248
   Kirihata T, 1996, IEEE J SOLID-ST CIRC, V31, P558, DOI 10.1109/4.499733
   Laya A, 2012, 2012 IEEE 23RD INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC), P1, DOI 10.1109/PIMRC.2012.6362682
   Lee J, 2009, IEEE T SEMICONDUCT M, V22, P572, DOI 10.1109/TSM.2009.2031010
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   Lv MJ, 2015, IEEE T CIRCUITS-I, V62, P1362, DOI 10.1109/TCSI.2015.2403031
   Meza J, 2015, I C DEPEND SYS NETWO, P415, DOI 10.1109/DSN.2015.57
   Micheloni R., 2015, U.S. Patent, Patent No. [9,092,353, 9092353]
   Micron Technology, 2009, MT41J512M8 4GB X8 DD
   Micron Technology Inc, 1999, TN0430 MICR TECHN IN
   Mukherjee SS, 2004, 10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P37, DOI 10.1109/PRDC.2004.1276550
   Muralimanohar Naveen, 2009, HPL200985 PL
   Nair PJ, 2016, CONF PROC INT SYMP C, P341, DOI 10.1109/ISCA.2016.38
   Ohler P, 2007, PROC EUR TEST SYMP, P91
   Patel A, 2011, DES AUT CON, P1050
   Patel M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P255, DOI 10.1145/3079856.3080242
   Qureshi MK, 2015, I C DEPEND SYS NETWO, P427, DOI 10.1109/DSN.2015.58
   Rau PLP, 2013, ADV HUM-COMPUT INTER, V2013, DOI 10.1155/2013/263721
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sasaki T, 2005, INT REL PHY, P347, DOI 10.1109/RELPHY.2005.1493110
   Schroeder B, 2009, PERF E R SI, V37, P193
   Son YH, 2015, INT S HIGH PERF COMP, P502, DOI 10.1109/HPCA.2015.7056058
   Sridharan V., 2015, P 12 INT C ARCH SUPP, V43, P297
   Tseng TW, 2010, IEEE T VLSI SYST, V18, P921, DOI 10.1109/TVLSI.2009.2017906
   Venkatesan RK, 2006, INT S HIGH PERF COMP, P157, DOI 10.1109/HPCA.2006.1598122
   Wang L., 2006, VLSI TEST PRINCIPLES
   Wang R, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2757278
   Wang Y, 2017, IEEE T COMPUT AID D, V36, P705, DOI 10.1109/TCAD.2016.2597220
   Yaney D. S., 1987, 1987 International Electron Devices Meeting, IEDM. Technical Digeset (Cat. No.87CH2515-5), P336, DOI 10.1109/IEDM.1987.191425
   Zorian Y, 2003, IEEE DES TEST COMPUT, V20, P58, DOI 10.1109/MDT.2003.1198687
NR 57
TC 2
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 53
DI 10.1145/3339851
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600006
DA 2024-07-18
ER

PT J
AU Hussain, SU
   Riazi, MS
   Koushanfar, F
AF Hussain, Siam Umar
   Riazi, M. Sadegh
   Koushanfar, Farinaz
TI SHAIP: Secure Hamming Distance for Authentication of Intrinsic PUFs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical unclonable function; intrinsic PUF; remote authentication;
   biometric authentication; secure hamming distance
AB In this article, we present SHAIP, a secure Hamming distance-based mutual authentication protocol. It allows an unlimited number of authentications by employing an intrinsic Physical Unclonable Function (PUF). PUFs are being increasingly employed for remote authentication of devices. Most of these devices have limited resources. Therefore, the intrinsic PUFs are most suitable for this task as they can be built with little or no modification to the underlying hardware platform. One major drawback of the current authentication schemes is that they expose the PIN response. This makes the intrinsic PUFs, which have a limited number of challenge-response pairs, unusable after a certain number of authentication sessions. Moreover, these schemes are one way in the sense that they only allow one party, the prover, to authenticate herself to the verifier. We propose a symmetric mutual authentication scheme based on secure (privacy-preserving) computation of the Hamming distance between the PUF response from the remote device and reference response stored at the verifier end. This allows both parties to authenticate each other without revealing their respective sets of inputs. We show that our scheme is effective with all state-of-the-art intrinsic PUFs. The proposed scheme is lightweight and does not require any modification to the underlying hardware.
C1 [Hussain, Siam Umar; Riazi, M. Sadegh; Koushanfar, Farinaz] Univ Calif San Diego, Jacobs Sch Engn, Dept Elect & Comp Engn, Jacobs Hall,EBU1,2nd Floor,9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Hussain, SU (corresponding author), Univ Calif San Diego, Jacobs Sch Engn, Dept Elect & Comp Engn, Jacobs Hall,EBU1,2nd Floor,9500 Gilman Dr, La Jolla, CA 92093 USA.
EM siamumar@ucsd.edu; mriazi@ucsd.edu; farinaz@ucsd.edu
OI Koushanfar, Farinaz/0000-0003-0798-3794; Riazi, M
   Sadegh/0000-0002-6316-4649
FU Office of Naval Research grant [N00014-17-1-2500]; National Science
   Foundation [CSN-1649423]; Semiconductor Research Corporation grant
   [2016-TS-2690]; Multidisciplinary Research Program of the University
   Research Initiative grant [FA9550-14-1-0351]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1649423]
   Funding Source: National Science Foundation
FX This work is supported in parts by an Office of Naval Research grant
   (N00014-17-1-2500), National Science Foundation grants (CSN-1649423),
   Semiconductor Research Corporation grant (2016-TS-2690) and
   Multidisciplinary Research Program of the University Research Initiative
   grant (FA9550-14-1-0351). We would also like to sincerely thank Xavier
   Carpent for his suggestions to improve the work.
CR Afshar A, 2014, LECT NOTES COMPUT SC, V8441, P387, DOI 10.1007/978-3-642-55220-5_22
   [Anonymous], ARXIV170304664
   [Anonymous], 2016, EMP-toolkit: Efficient MultiParty computation toolkit
   [Anonymous], 1977, ACM S THEORY COMPUTI, DOI DOI 10.1145/800105.803400
   [Anonymous], P INT C THEOR APPL C
   [Anonymous], 2014, P 31 INT C MACH LEAR
   Armknecht F, 2010, INFORM SEC CRYPT TEX, P135, DOI 10.1007/978-3-642-14452-3_6
   Aysu Aydin, 2015, P C CRYPT HARDW EMB
   Bellare M., 2013, P IEEE S SEC PRIV S
   Brandao LTAN, 2013, LECT NOTES COMPUT SC, V8270, P441, DOI 10.1007/978-3-642-42045-0_23
   Bringer J, 2013, LECT NOTES COMPUT SC, V7862, P164, DOI 10.1007/978-3-642-41320-9_11
   Bringer J, 2011, SECUR COMMUN NETW, V4, P548, DOI 10.1002/sec.206
   Broder A. Z., 1998, Proceedings of the Thirtieth Annual ACM Symposium on Theory of Computing, P327, DOI 10.1145/276698.276781
   Broder AZ, 1998, COMPRESSION AND COMPLEXITY OF SEQUENCES 1997 - PROCEEDINGS, P21, DOI 10.1109/SEQUEN.1997.666900
   Broder AZ, 2000, J COMPUT SYST SCI, V60, P630, DOI 10.1006/jcss.1999.1690
   Canetti R, 2000, J CRYPTOL, V13, P143, DOI 10.1007/s001459910006
   Delvaux J, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2818186
   Erkin Z, 2009, LECT NOTES COMPUT SC, V5672, P235, DOI 10.1007/978-3-642-03168-7_14
   George P., 1960, INTRO PROBABILITY RA
   Goldreich O., 2009, FDN CRYPTOGRAPHY, V2
   Guajardo Jorge, 2007, P C CRYPT HARDW EMB
   Haberman S.J., 1976, Discrete Multivariate Analysis: Theory and Practice
   Herder C, 2017, IEEE T DEPEND SECURE, V14, P65, DOI 10.1109/TDSC.2016.2536609
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Indyk P., 1998, Proceedings of the Thirtieth Annual ACM Symposium on Theory of Computing, P604, DOI 10.1145/276698.276876
   Indyk P, 2006, LECT NOTES COMPUT SC, V3876, P245
   Jarrous A, 2009, LECT NOTES COMPUT SC, V5536, P107, DOI 10.1007/978-3-642-01957-9_7
   Katzenbeisser S, 2011, J CRYPTOGR ENG, V1, P177, DOI 10.1007/s13389-011-0016-9
   Keller Christoph, 2014, P INT S CIRC SYST IS
   Kiraz MS, 2015, SECUR COMMUN NETW, V8, P4123, DOI 10.1002/sec.1329
   Kohnhauser Florian, 2015, P IND CHIN TECHN TRA
   Kolesnikov V., 2008, P INT C AUT LANG PRO
   Kreuter B., 2013, P USENIX SEC S USENI
   Kulseng L, 2010, IEEE INFOCOM SER
   Maes Roel, 2012, P EUR SOL STAT CIRC
   Majzoobi Mehrdad, 2012, P S SEC PRIV WORKSH
   Moriyama Daisuke, 2013, P C INT ASS CRYPT RE
   Naor M, 2005, J CRYPTOL, V18, P1, DOI 10.1007/s00145-004-0102-6
   Naor M., 1999, P C EL COMM CEC 99
   Osadchy M, 2010, P IEEE S SECUR PRIV, P239, DOI 10.1109/SP.2010.39
   Riazi MS, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P248, DOI 10.1109/HST.2016.7495590
   Riazi M. Sadegh, 2016, ARXIV161201835
   Rosenblatt S, 2013, IEEE J SOLID-ST CIRC, V48, P2934, DOI 10.1109/JSSC.2013.2282114
   Rostami M., 2014, PRIMER HARDWAR UNPUB
   Ruhrmair U., 2011, Introduction to Hardware Security and Trust
   Sadeghi Ahmad-Reza., 2010, HARDWARE INTRINSIC S, DOI 10.1007/978-3-642-14452-3
   Schrijen G.-J, 2012, P DES AUT TEST EUR C
   Skorobogatov S.P., 2005, Technical report
   Songhori E. M., 2015, P IEEE S SEC PRIV S
   Van Herrewege Anthony, 2012, P INT C FIN CRYPT DA
   Wang X, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P21, DOI 10.1145/3133956.3134053
   Wang X, 2017, LECT NOTES COMPUT SC, V10212, P399, DOI 10.1007/978-3-319-56617-7_14
   Wolf C., Yosys open synthesis suite
   Xiong Wenjie, 2016, P C CRYPT HARDW EMB
   YAO AC, 1986, P IEEE S FDN COMP SC
   Zahur S., 2014, CRYPTOLOGY EPRINT AR
NR 56
TC 3
Z9 5
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 75
DI 10.1145/3274669
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200009
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, SC
   Wang, R
   Chakrabarty, K
   Tahoori, MB
AF Wang, Shengcheng
   Wang, Ran
   Chakrabarty, Krishnendu
   Tahoori, Mehdi B.
TI Multicast Testing of Interposer-Based 2.5D ICs: Test-Architecture Design
   and Test Scheduling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 2.5D IC; silicon interposer; multicast; test scheduling
ID A-CHIP TEST; SOC
AB Interposer-based 2.5D integrated circuits (ICs) are seen today as a precursor to 3D ICs based on through-silicon vias (TSVs). All the dies in a 2.5D IC must be adequately tested for product qualification. However, due to the limited number of package pins, it is a major challenge to test 2.5D ICs using conventional methods. Moreover, due to higher integration levels, test-application time and test power consumption for 2.5D ICs are also increased compared to their 2D counterparts. Therefore, it is imperative to take these issues into account during 2.5D IC testing. In this article, we present an efficient multicast test architecture for targeting defects in dies, in which multiple dies can be tested simultaneously to reduce the test-application time under constraints on test power and fault coverage. We also propose a test scheduling and optimization technique that can be utilized with the multicast test architecture. By considering the trade-off between test-application time, test-power budget, and test quality, the proposed technique provides test schedules with minimum test-application time wider constraints on power consumption and fault coverage. Compared to previous work, the proposed technique can reduce test-application time by up to 53.4% for benchmark designs while achieving higher fault coverage. Since the loss in fault coverage due to multicast testing is extremely small, we can use top-oft patterns to achieve full fault coverage for the dies at negligible additional cost.
C1 [Wang, Shengcheng; Tahoori, Mehdi B.] Karlsruhe Inst Technol, Chair Dependable Nano Comp, Dept Comp Sci, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
   [Wang, Ran] Duke Univ, 2788 San Tomas Expy, Santa Clara, CA 95051 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, POB 90291,130 Hudson Hall, Durham, NC 27708 USA.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Duke
   University
RP Wang, SC (corresponding author), Karlsruhe Inst Technol, Chair Dependable Nano Comp, Dept Comp Sci, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
EM shengcheng.wang@kit.edu; ranwang@nvidia.com; krish@duke.edu;
   mehdi.tahoori@kit.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR [Anonymous], 2010, XILINX STACKED SILIC
   [Anonymous], 2014, 2014 INT TEST C, DOI DOI 10.1109/TEST.2014.7035294
   [Anonymous], 2015, Internatial Technology Roadmap for Semiconductors 2.0: Executive Report
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], COMP AID DES 2008 IC
   [Anonymous], TECHNICAL VIABILITY
   Banijamali B, 2011, ELEC COMP C, P285, DOI 10.1109/ECTC.2011.5898527
   Bohr Mark, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P23, DOI 10.1109/ISSCC.2009.4977293
   Chakrabarty K, 2000, IEEE T COMPUT AID D, V19, P1163, DOI 10.1109/43.875306
   Chi C.-C., 2011, Proc. Of Int'l Test Conf, P1
   Chi CC, 2011, ASIAN TEST SYMPOSIUM, P451, DOI 10.1109/ATS.2011.36
   Deng YD, 2005, IEEE T VLSI SYST, V13, P668, DOI 10.1109/TVLSI.2005.848814
   Dorsch R, 2002, INT TEST CONF P, P1169, DOI 10.1109/TEST.2002.1041875
   Girard P, 2001, IEEE VLSI TEST SYMP, P306, DOI 10.1109/VTS.2001.923454
   Huang S., 2013, Power Electronics and Applications (EPE), 2013 15th European Conference on, P1, DOI 10.2118/164442 -MS
   Huang Y, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P265, DOI 10.1109/ATS.2001.990293
   *IEEE COMP SOC, 2001, 11491 IEEE COMP SOC
   Iyengar V, 2002, IEEE T COMPUT AID D, V21, P1088, DOI 10.1109/TCAD.2002.801102
   Jackson M., 2012, SYNOP INSIGHT NEWSL, V1
   Jagannadha P. K. D., 2016, PROC IEEE INTTEST C, P1
   Jiang JH, 2003, IEEE T RELIAB, V52, P435, DOI 10.1109/TR.2003.821931
   John G., 2015, TEST FLOW ADV PACKAG
   Jun HS, 2017, IEEE DES TEST, V34, P16, DOI 10.1109/MDAT.2016.2624283
   Koranne S, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P505, DOI 10.1109/ASPDAC.2002.994970
   Kumagai K, 2008, ELEC COMP C, P571
   Larsson A., 2008, THESIS
   Larsson E, 2004, IEEE T COMPUT AID D, V23, P758, DOI 10.1109/TCAD.2004.826560
   Lee KJ, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P74, DOI 10.1109/ICCAD.1998.742853
   Lin XJ, 2003, IEEE DES TEST COMPUT, V20, P17, DOI 10.1109/MDT.2003.1232252
   Liu YX, 2016, ELEC COMP C, P1359, DOI 10.1109/ECTC.2016.212
   Marinissen Erik Jan, 2016, 2016 21st IEEE European Test Symposium (ETS), P1, DOI 10.1109/ETS.2016.7519330
   Nyathi J, 2007, IEEE INT SOC CONF, P291, DOI 10.1109/SOCC.2007.4545477
   Pouget J, 2003, ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P312
   Radojcic R., 2017, More-than-Moore 2.5 D and 3D SiP Integration
   Ran Wang, 2016, 2016 IEEE 34th VLSI Test Symposium (VTS), P1, DOI 10.1109/VTS.2016.7477289
   Rearick J., 2015, ITC 3D TEST WORKSH
   Sunohara M, 2008, ELEC COMP C, P847
   Wang MJ, 2012, 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P284, DOI 10.1109/ECTC.2012.6248842
   Wang R., 2015, ACM T DES AUTOMAT EL, V20, P4
   Wang R, 2017, IEEE T COMPUT AID D, V36, P1030, DOI 10.1109/TCAD.2016.2611515
   Wang R, 2016, DES AUT TEST EUROPE, P978
   Wang R, 2015, IEEE T COMPUT AID D, V34, P136, DOI 10.1109/TCAD.2014.2365097
   Wang R, 2014, IEEE T COMPUT AID D, V33, P1410, DOI 10.1109/TCAD.2014.2331336
   Xu Q, 2005, IEE P-COMPUT DIG T, V152, P67, DOI 10.1049/ip-cdt:20045019
   Zeng G., 2006, P DES AUT TEST EUR, P1045
   Zhang XW, 2015, APPL PHYS REV, V2, DOI 10.1063/1.4921463
   Zhou QM, 2007, DES AUT TEST EUROPE, P39
   Zou W, 2003, IEEE VLSI TEST SYMP, P325, DOI 10.1109/VTEST.2003.1197670
NR 48
TC 0
Z9 0
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 35
DI 10.1145/3177879
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200009
DA 2024-07-18
ER

PT J
AU Albalawi, H
   Li, YN
   Li, X
AF Albalawi, Hassan
   Li, Yuanning
   Li, Xin
TI Training Fixed-Point Classifiers for On-Chip Low-Power Implementation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Machine learning; fixed-point arithmetic; low power
ID ACQUISITION
AB In this article, we develop several novel algorithms to train classifiers that can be implemented on chip with low-power fixed-point arithmetic with extremely small word length. These algorithms are based on Linear Discriminant Analysis (LDA), Support Vector Machine (SVM), and Logistic Regression (LR), and are referred to as LDA-FP, SVM-FP, and LR-FP, respectively. They incorporate the nonidealities (i.e., rounding and overflow) associated with fixed-point arithmetic into the offline training process so that the resulting classifiers are robust to these nonidealities. Mathematically, LDA-FP, SVM-FP, and LR-FP are formulated as mixed integer programming problems that can be robustly solved by the branch-and-bound methods described in this article. Our numerical experiments demonstrate that LDA-FP, SVM-FP, and LR-FP substantially outperform the conventional approaches for the emerging biomedical applications of brain decoding.
C1 [Albalawi, Hassan; Li, Yuanning; Li, Xin] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Albalawi, H (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
EM halbalaw@cmu.edu; ynli@cmu.edu; xinli@cmu.edu
RI Li, Yuanning/V-5339-2019
OI Li, Yuanning/0000-0003-3277-0600
FU National Science Foundation [CCF-1314876]; CMU-SYSU Collaborative
   Innovation Research Center at Carnegie Mellon University
FX This work is supported in part by the National Science Foundation under
   grant CCF-1314876 and by the CMU-SYSU Collaborative Innovation Research
   Center at Carnegie Mellon University.
CR [Anonymous], 1998, INTEGER PROGRAMMING
   [Anonymous], P IEEE INT SOL STAT
   Bishop Christopher M, 2006, PATTERN RECOGN, V128, P1
   Boyd S.P., 2004, Convex optimization, DOI [10.1017/CBO9780511804441, DOI 10.1017/CBO9780511804441]
   Clifton L, 2012, IEEE ENG MED BIO, P6161, DOI 10.1109/EMBC.2012.6347400
   Constantinides GA, 2003, IEEE T COMPUT AID D, V22, P1432, DOI 10.1109/TCAD.2003.818119
   Correa AG, 2014, MED ENG PHYS, V36, P244, DOI 10.1016/j.medengphy.2013.07.011
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Golub Gene H, 2012, MATRIX COMPUTATIONS
   Grant M., 2014, CVX MATLAB SOFTWARE
   Hsiung KL, 2008, OPTIM ENG, V9, P95, DOI 10.1007/s11081-007-9025-z
   Ichimaru Y, 1999, PSYCHIAT CLIN NEUROS, V53, P175, DOI 10.1046/j.1440-1819.1999.00527.x
   Kim H, 2014, IEEE T BIOMED CIRC S, V8, P257, DOI 10.1109/TBCAS.2013.2260159
   Kinsman AB, 2011, IEEE T COMPUT AID D, V30, P1265, DOI 10.1109/TCAD.2011.2152840
   Kringelbach ML, 2007, NAT REV NEUROSCI, V8, P623, DOI 10.1038/nrn2196
   Mallik A, 2007, IEEE T COMPUT AID D, V26, P447, DOI 10.1109/TCAD.2006.888291
   MITCHELL T, 1989, ANNU REV COMPUT SCI, V4, P417
   MOSEK A., 2015, The MOSEK optimization toolbox for MATLAB manual
   Nicolelis MAL, 2001, NATURE, V409, P403, DOI 10.1038/35053191
   Padgett Wayne., 2009, FIXED POINT SIGNAL P
   Sahayadhas A, 2012, SENSORS-BASEL, V12, P16937, DOI 10.3390/s121216937
   Shoaib M., 2012, Custom Integrated Circuits Conference (CICC), 2012 IEEE, P1
   Vapnik V. N., 1998, STAT LEARNING THEORY
   Wang W, 2013, PLOS ONE, V8, DOI 10.1371/journal.pone.0055344
   Winokur ES, 2013, IEEE T BIO-MED ENG, V60, P189, DOI 10.1109/TBME.2012.2217958
   Won M, 2014, IEEE ENG MED BIO, P1626, DOI 10.1109/EMBC.2014.6943916
   Yeo MVM, 2009, SAFETY SCI, V47, P115, DOI 10.1016/j.ssci.2008.01.007
   Yoo J, 2013, IEEE J SOLID-ST CIRC, V48, P214, DOI 10.1109/JSSC.2012.2221220
NR 28
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 69
DI 10.1145/3057275
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900012
DA 2024-07-18
ER

PT J
AU Lee, Y
   Lee, J
   Heo, I
   Hwang, D
   Paek, Y
AF Lee, Yongje
   Lee, Jinyong
   Heo, Ingoo
   Hwang, Dongil
   Paek, Yunheung
TI Using CoreSight PTM to Integrate CRA Monitoring IPs in an ARM-Based SoC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Code reuse attack (CRA); ARM; Processor Trace Macrocell (PTM);
   CoreSight; defense
ID PROTECTION
AB The ARM CoreSight Program Trace Macrocell (PTM) has been widely deployed in recent ARM processors for real-time debugging and tracing of software. Using PTM, the external debugger can extract execution behaviors of applications running on an ARM processor. Recently, some researchers have been using this feature for other purposes, such as fault-tolerant computation and security monitoring. This motivated us to develop an external security monitor that can detect control hijacking attacks, of which the goal is to maliciously manipulate the control flow of victim applications at an attacker's disposal. This article focuses on detecting a special type of attack called code reuse attacks (CRA), which use a recently introduced technique that allows attackers to perform arbitrary computation without injecting their code by reusing only existing code fragments. Our external monitor is attached to the outside of the host system via the system bus and ARM CoreSight PTM, and is fed with execution traces of a victim application running on the host. As a majority of CRAs violates the normal execution behaviors of a program, our monitor constantly watches and analyzes the execution traces of the victim application and detects a symptom of attacks when the execution behaviors violate certain rules that normal applications are known to adhere. We present two different implementations for this purpose: a hardware-based solution in which all CRA detection components are implemented in hardware, and a hardware/software mixed solution that can be employed in a more resource-constrained environment where the deployment of full hardware-level CRA detection is burdensome.
C1 [Lee, Yongje; Hwang, Dongil; Paek, Yunheung] Seoul Natl Univ, Dept Elect & Comp Engn, 1 Gwanak Ro, Seoul 08826, South Korea.
   [Lee, Yongje; Hwang, Dongil; Paek, Yunheung] Seoul Natl Univ, ISRC, 1 Gwanak Ro, Seoul 08826, South Korea.
   [Lee, Jinyong] Elect & Telecommun Res Inst, 218 Gajeongno, Daejeon 34129, South Korea.
   [Heo, Ingoo] Samsung Elect Co Ltd, 1 Samsung Ro, Yongin 17113, Gyeonggi Do, South Korea.
C3 Seoul National University (SNU); Seoul National University (SNU);
   Electronics & Telecommunications Research Institute - Korea (ETRI);
   Samsung
RP Lee, Y (corresponding author), Seoul Natl Univ, Dept Elect & Comp Engn, 1 Gwanak Ro, Seoul 08826, South Korea.; Lee, Y (corresponding author), Seoul Natl Univ, ISRC, 1 Gwanak Ro, Seoul 08826, South Korea.
EM yjlee@sor.snu.ac.kr; jinyonglee@etri.re.kr; ingoo.heo@samsung.com;
   dihwang@sor.snu.ac.kr; ypaek@sor.snu.ac.kr
FU Institute for Information and Communications Technology Promotion (IITP)
   - Korean government (MSIP) [R0190-16-2010, R-20160222-002755]; National
   Research Foundation of Korea (NRF) - Korean government (MSIP)
   [2014R1A2A1A10051792]; Brain Korea 21 Plus Project
FX This work was partly supported by an Institute for Information and
   Communications Technology Promotion (IITP) grant funded by the Korean
   government (MSIP) (no. R0190-16-2010, Development on the SW/HW Modules
   of Processor Monitor for System Intrusion Detection, and no.
   R-20160222-002755, Cloud Based Security Intelligence Technology
   Development for the Customized Security Service Provisioning), a
   National Research Foundation of Korea (NRF) grant funded by the Korean
   government (MSIP) (no. 2014R1A2A1A10051792), and the Brain Korea 21 Plus
   Project in 2017.
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   Andersen S, 2004, Data execution prevention: Changes to functionality in Microsoft Windows XP Service Pack 2, Part 3: Memory protection technologies
   ARM Co. Ltd., 2013, ARM CORESIGHT ARCH S
   ARMCo. Ltd., 2013, ARM SYST MEM MAN UN
   Bletsch T., 2011, P 6 ACM S INF COMP C, P30
   Carlini N., 2014, P 23 USENIX SEC S US
   Carlini N, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P161
   Checkoway S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P559, DOI 10.1145/1866307.1866370
   Chen P, 2009, LECT NOTES COMPUT SC, V5905, P163, DOI 10.1007/978-3-642-10772-6_13
   Cheng YQ, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23156
   Chiueh TC, 2001, INT CON DISTR COMP S, P409, DOI 10.1109/ICDSC.2001.918971
   Davi L, 2015, DES AUT CON, DOI 10.1145/2744769.2744847
   Davi Lucas, 2014, P 23 USENIX SEC S US
   Davi Lucas., 2011, P 6 ACM S INFORM COM, P40, DOI DOI 10.1145/1966913.1966920
   Davi Lucas, 2012, P 2012 NDSS S
   Davis L.J., 2014, DISABILITY STUDIES R, V4th, P1, DOI DOI 10.29118/IPA.0.14.G.025
   Evans I, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P901, DOI 10.1145/2810103.2813646
   Göktas E, 2014, P IEEE S SECUR PRIV, P575, DOI 10.1109/SP.2014.43
   Goktas Enes, 2014, P 23 USENIX SEC S US
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Kayaalp M, 2012, CONF PROC INT SYMP C, P94, DOI 10.1109/ISCA.2012.6237009
   Kayaalp M, 2013, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2013.6522324
   Lee Yongje, 2015, P 4 WORKSH HARDW ARC, P8, DOI [10.1145/2768566.2768569, DOI 10.1145/2768566.2768569]
   Niu B, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P914, DOI 10.1145/2810103.2813644
   Olle Svanfeldt-Winter, 2010, TECHNICAL REPORT
   Özdoganoglu H, 2006, IEEE T COMPUT, V55, P1271, DOI 10.1109/TC.2006.166
   Pappas V., 2013, USENIX SEC S, P447
   PaX Team, 2003, ADDR SPAC LAYOUT RAN
   Salwan Jonathan, 2014, SHELL STORM LINUX SH
   Schuster F, 2015, P IEEE S SECUR PRIV, P745, DOI 10.1109/SP.2015.51
   Schwartz Edward J., 2011, P 20 USENIX SEC S US
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   Sinnadurai Saravanan., 2008, TRANSPARENT RUNTIME
   Tice C, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P941
   van der Veen V, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P927, DOI 10.1145/2810103.2813673
   Vendicator, 2000, STACKSHIELD STACK MA
   Xilinx Inc, 2012, ZC702 EV BOARD ZYNQ
   Zhang C, 2013, P IEEE S SECUR PRIV, P559, DOI 10.1109/SP.2013.44
   Zhang M, 2013, 22 USENIX SEC S USEN, P337, DOI [10.5555/2534766.2534796, DOI 10.1145/2818000.2818016]
   Zonglin Guo, 2014, 2014 International Conference on Smart Computing Workshops (SMARTCOMP Workshops). Proceedings, P87, DOI 10.1109/SMARTCOMP-W.2014.7046672
NR 40
TC 15
Z9 16
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 52
DI 10.1145/3035965
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200013
DA 2024-07-18
ER

PT J
AU Torabi, M
   Zhang, LH
AF Torabi, Mohammad
   Zhang, Lihong
TI A Fast Hierarchical Adaptive Analog Routing Algorithm Based on Integer
   Linear Programming
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Integer linear programming; efficiency; special constraints
ID METHODOLOGY; PLACEMENT; FLUTE
AB The shrinking design window and high parasitic sensitivity in advanced technologies have imposed special challenges on analog and radio frequency (RF) integrated circuit design. The state-of-the-art analog routing research tends to favor linear programming to achieve various analog constraints, which, although effective, fail to offer high routing efficiency on its own. In this article, we propose a new methodology to address such a deficiency based on integer linear programming (ILP) but without compromising the capability of handling any special constraints for the analog routing problems. Our proposed method supports hierarchical routing, which can divide the entire routing area into multiple small heterogeneous regions where the ILP can efficiently derive routing solutions. Distinct from the conventional methods, our algorithm utilizes adaptive resolutions for various routing regions. For a more congested region, a routing grid with higher resolution is employed, whereas a lower-resolution grid is adopted to a less-crowded routing region. For a large empty space, routing efficiency can be even boosted by creating more routing hierarchy levels. This scheme is especially beneficial to the analog and RF layouts, which are far sparser than their digital counterparts. The experimental results show that our proposed adaptive ILP-based router is much faster than the conventional ones, since it spends much less time in the areas that need no accurate routing anyway. The higher efficiency is demonstrated for large circuits and especially sparse layouts along with promising routing quality in terms of analog constraints.
C1 [Torabi, Mohammad; Zhang, Lihong] Mem Univ Newfoundland, Dept Elect & Comp Engn, Fac Engn & Appl Sci, 230 Elizabeth Ave, St John, NF A1B 3X9, Canada.
C3 Memorial University Newfoundland
RP Torabi, M (corresponding author), Mem Univ Newfoundland, Dept Elect & Comp Engn, Fac Engn & Appl Sci, 230 Elizabeth Ave, St John, NF A1B 3X9, Canada.
EM m.torabi@mun.ca; lzhang@mun.ca
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Canada Foundation for Innovation (CFI); Research and Development
   Corporation (RDC) of Newfoundland and Labrador (through its Industrial
   Research and Innovation Fund and ArcticTECH RD Award); Memorial
   University of Newfoundland
FX This work was supported in part by the Natural Sciences and Engineering
   Research Council of Canada (NSERC), Canada Foundation for Innovation
   (CFI), Research and Development Corporation (RDC) of Newfoundland and
   Labrador (through its Industrial Research and Innovation Fund and
   ArcticTECH R&D Award), and Memorial University of Newfoundland.
CR Ajwani G, 2011, IEEE T COMPUT AID D, V30, P194, DOI 10.1109/TCAD.2010.2096571
   [Anonymous], P IEEE INT S QUAL EL
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   COHN JM, 1991, IEEE J SOLID-ST CIRC, V26, P330, DOI 10.1109/4.75012
   Cong J, 2005, IEEE T COMPUT AID D, V24, P382, DOI 10.1109/TCAD.2004.842803
   Cortadella J, 2014, IEEE T COMPUT AID D, V33, P409, DOI 10.1109/TCAD.2013.2292514
   Jerke G, 2004, DES AUT CON, P181, DOI 10.1145/996566.996618
   Lienig J., 2013, P ISPD, P33, DOI DOI 10.1145/2451916.2451925
   Martins R, 2014, INTEGRATION, V47, P532, DOI 10.1016/j.vlsi.2014.02.003
   MOSEK, 2017, MOSEK OPT SOFTW
   Ou HC, 2014, IEEE T COMPUT AID D, V33, P1942, DOI 10.1109/TCAD.2014.2363394
   Ozdal MM, 2014, IEEE T COMPUT AID D, V33, P101, DOI 10.1109/TCAD.2013.2279516
   Ozdal MM, 2011, IEEE T COMPUT AID D, V30, P1842, DOI 10.1109/TCAD.2011.2165068
   Pan PC, 2012, ICCAD-IEEE ACM INT, P620
   Qiang Gao, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P123
   Sajid K, 2001, P IEEE INT ASIC C&E, P442, DOI 10.1109/ASIC.2001.954742
   Shomalnasab G, 2015, IEEE T VLSI SYST, V23, P1268, DOI 10.1109/TVLSI.2014.2334492
   Sorkhabi SE, 2017, INTEGRATION, V56, P128, DOI 10.1016/j.vlsi.2016.10.017
   Torabi M, 2016, IEEE INT SYMP CIRC S, P1266, DOI 10.1109/ISCAS.2016.7527478
   Xiao LF, 2010, ICCAD-IEEE ACM INT, P675, DOI 10.1109/ICCAD.2010.5654239
   Yao HL, 2012, ASIA S PACIF DES AUT, P157, DOI 10.1109/ASPDAC.2012.6164937
   Yilmaz E, 2009, IEEE T COMPUT AID D, V28, P32, DOI 10.1109/TCAD.2008.2009137
   Zhang LH, 2011, INTEGRATION, V44, P1, DOI 10.1016/j.vlsi.2010.09.003
   Zhang LH, 2010, INT J CIRC THEOR APP, V38, P221, DOI 10.1002/cta.551
NR 24
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 55
DI 10.1145/3035464
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200016
DA 2024-07-18
ER

PT J
AU Wu, YW
   Shi, YY
   Roy, S
   Ho, TY
AF Wu, Yu-Wei
   Shi, Yiyu
   Roy, Sudip
   Ho, Tsung-Yi
TI Obstacle-Avoiding Wind Turbine Placement for Power Loss and Wake Effect
   Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Wind turbine; placement; circuit
AB As finite energy resources are being consumed at faster rate than they can be replaced, renewable energy resources have drawn extensive attention. Wind power development is one such example growing significantly throughout the world. The main difficulty in wind power development is that wind turbines interfere with each other. The produced turbulence-wake effect-directly reduces the power generation. In addition, wirelength of the collection network among wind turbines is not merely an economic factor; it also decides power loss on the wind farm. Moreover, in reality, obstacles (buildings, lakes, etc.) exist on the wind farm, which are unavoidable. Nevertheless, to the best of our knowledge, none of the existing works consider wake effect, wirelength, and avoidance of obstacles all together in the wind turbine placement problem. In this article, we propose an analytical method to obtain the obstacle-avoiding placement of wind turbines, thus minimizing both power loss and wake effect. We also propose a postprocessing method to fine-tune the solution obtained from the analytical method to find a better solution. Simulation results show that our tool is 12x faster than the state-of-the-art industrial tool AWS OpenWind and 203x faster than the state-of-the-art academic tool TDA with almost the same produced power.
C1 [Wu, Yu-Wei] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 701, Taiwan.
   [Shi, Yiyu] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
   [Shi, Yiyu] Univ Notre Dame, Dept Elect Engn, Notre Dame, IN 46556 USA.
   [Roy, Sudip] Indian Inst Technol Roorkee, Dept Comp Sci & Engn, Roorkee 247667, Uttarakhand, India.
   [Ho, Tsung-Yi] Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2,Kuang Fu Rd, Hsinchu, Taiwan.
C3 National Cheng Kung University; University of Notre Dame; University of
   Notre Dame; Indian Institute of Technology System (IIT System); Indian
   Institute of Technology (IIT) - Roorkee; National Tsing Hua University
RP Wu, YW (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 701, Taiwan.
EM a1234348weiwei@gmail.com; yshi4@nd.edu; sudiproy.fcs@iitr.ac.in;
   tyho@cs.nthu.edu.tw
RI Ho, Tsung-Yi/ABF-9929-2021
OI Ho, Tsung-Yi/0000-0001-7348-5625
CR ACKERMANN T., WIND POWER POWER SYS
   AWS Truepower, 2016, AWS OP
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Cong J, 2011, DES AUT CON, P670
   Dutta S., 2011, Power and Energy Conference at Illinois (PECI), P1, DOI DOI 10.1109/PECI.2011.5740480
   Gonzalez J, 2009, INT PARALL DISTRIB P, P501
   Grady SA, 2005, RENEW ENERG, V30, P259, DOI 10.1016/j.renene.2004.05.007
   Grahama R. L., 2012, DISCRETE MATH, V181, P139
   HINRICHS K, 1988, INFORM PROCESS LETT, V26, P255, DOI 10.1016/0020-0190(88)90150-0
   Kahng AB, 2005, IEEE T COMPUT AID D, V24, P734, DOI 10.1109/TCAD.2005.846366
   Kerite, 2016, KER PROD INF
   Kostas Margellos TJ, 2011, POW SYST COMP C PSCC, P1
   Kusiak A, 2010, RENEW ENERG, V35, P685, DOI 10.1016/j.renene.2009.08.019
   Luo GJ, 2013, IEEE T COMPUT AID D, V32, P510, DOI 10.1109/TCAD.2012.2232708
   Marmidis G, 2008, RENEW ENERG, V33, P1455, DOI 10.1016/j.renene.2007.09.004
   MOSETTI G, 1994, J WIND ENG IND AEROD, V51, P105, DOI 10.1016/0167-6105(94)90080-9
   Mustakerov I, 2011, WIND TURBINES, P403
   Naylor W. C., 2001, U.S. Patent, Patent No. 6301693
   Ozturk UA, 2004, ELECTR POW SYST RES, V70, P179, DOI 10.1016/j.epsr.2003.12.006
   Sait S. M., 1999, VLSI PHYS DESIGN AUT
   Szabo PG, 2007, SPRINGER SER OPTIM A, V6, P1, DOI 10.1007/978-0-387-45676-8
   Tran R, 2013, GECCO'13: PROCEEDINGS OF THE 2013 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1381
   Wagner M., 2011, European Wind Energy Association Annual Event, P205
   Wagner M, 2013, RENEW ENERG, V51, P64, DOI 10.1016/j.renene.2012.09.008
   Wan CQ, 2010, LECT NOTES COMPUT SC, V6145, P198
   Wu YW, 2015, ASIA S PACIF DES AUT, P202, DOI 10.1109/ASPDAC.2015.7059005
   Zitzler E., 2009, BIOINSPIRED OPTIMIZA
NR 27
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 5
DI 10.1145/2905365
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300005
DA 2024-07-18
ER

PT J
AU Zhang, Y
   Luk, WS
   Yang, YF
   Zhou, H
   Yan, CH
   Pan, DZ
   Zeng, X
AF Zhang, Ye
   Luk, Wai-Shing
   Yang, Yunfeng
   Zhou, Hai
   Yan, Changhao
   Pan, David Z.
   Zeng, Xuan
TI Layout Decomposition with Pairwise Coloring and Adaptive Multi-Start for
   Triple Patterning Lithography
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Adaptive multi-start; design for manufacturability;
   layout decomposition; pairwise coloring; triple patterning lithography
ID ALGORITHM; CONFLICT
AB In this article we present a pairwise coloring (PWC) approach to tackle the layout decomposition problem for triple patterning lithography (TPL). The main idea is to reduce the problem to a set of bi-coloring problems. The overall solution is refined by applying a bi-coloring method for pairs of color sets per pass. One obvious advantage of this method is that the existing double patterning lithography (DPL) techniques can be reused effortlessly. Moreover, we observe that each pass can be fulfilled efficiently by integrating an SPQR-tree-graph-division-based bi-coloring method. In addition, to prevent the solution getting stuck in the local minima, an adaptive multi-start (AMS) approach is incorporated. Adaptive starting points are generated according to the vote of previous solutions. The experimental results show that our method is competitive with other works on both solution quality and runtime performance.
C1 [Zhang, Ye; Luk, Wai-Shing; Yang, Yunfeng; Yan, Changhao; Zeng, Xuan] Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.
   [Zhou, Hai] Northwestern Univ, Dept Elect Engn & Comp Sci, Evanston, IL USA.
   [Pan, David Z.] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 Fudan University; Northwestern University; University of Texas System;
   University of Texas Austin
RP Zeng, X (corresponding author), Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.
EM yezhang12@fudan.edu.cn
RI yan, ch/JCE-8484-2023; Zhou, Hai/B-7331-2009; zeng, xuan/KFR-4309-2024
FU National Natural Science Foundation of China [61125401, 61376040,
   61274032]; National Basic Research Program of China [2011CB309701];
   Shanghai Science and Technology Committee [13XD1401100]; NSF
   [CCF-1115550, CCF-1218906, CNS-1441695]; SRC [2014-TS-2559]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1441695] Funding Source: National Science Foundation; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1115550] Funding Source: National Science Foundation
FX This work was supported in part by the National Natural Science
   Foundation of China under Project 61125401, Project 61376040, Project
   61274032, in part by the National Basic Research Program of China under
   Grant 2011CB309701, in part by the Shanghai Science and Technology
   Committee under Project 13XD1401100, in part by NSF under CCF-1115550,
   CCF-1218906 and CNS-1441695, and in part by SRC under 2014-TS-2559.
CR [Anonymous], 1999, COMPLEXITY APPROXIMA, DOI DOI 10.1007/978-3-642-58412-1
   [Anonymous], P SPIE
   [Anonymous], 2000, LNCS, DOI DOI 10.1007/3-540-44541-28
   [Anonymous], P ACM IEEE DES AUT C
   BOESE KD, 1994, OPER RES LETT, V16, P101, DOI 10.1016/0167-6377(94)90065-5
   Boese Kenneth D., 1993, BIG VALLEY ADAPTIVE, P15
   Chen ZH, 2013, INT SYM QUAL ELECT, P566, DOI 10.1109/ISQED.2013.6523667
   Chiang C, 2005, IEEE IC CAD, P149, DOI 10.1109/ICCAD.2005.1560055
   Cong J, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P512, DOI 10.1109/ICCAD.1998.742999
   Fang SY, 2014, IEEE T COMPUT AID D, V33, P397, DOI 10.1109/TCAD.2013.2288678
   Fang SY, 2012, DES AUT CON, P1181
   Ghaida RS, 2013, IEEE T COMPUT AID D, V32, P202, DOI 10.1109/TCAD.2012.2232710
   Glover F. W., 2003, HDB METAHEURISTICS
   GOURLEY KD, 1983, IEEE COMPUT GRAPH, V3, P31, DOI 10.1109/MCG.1983.262975
   Hadlock F., 1975, SIAM Journal on Computing, V4, P221, DOI 10.1137/0204019
   Hagen LW, 1997, IEEE T COMPUT AID D, V16, P709, DOI 10.1109/43.644032
   Hopcroft J. E., 1973, SIAM Journal on Computing, V2, P135, DOI 10.1137/0202012
   Jian Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P793, DOI 10.1109/ASPDAC.2011.5722298
   Kahng Andrew B., 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P465, DOI 10.1109/ICCAD.2008.4681616
   Kuang Jian., 2013, DAC 13, P69, DOI DOI 10.1145/2463209.2488818
   Luk WS, 2010, ICCAD-IEEE ACM INT, P112, DOI 10.1109/ICCAD.2010.5654108
   MCCREIGHT EM, 1985, SIAM J COMPUT, V14, P257, DOI 10.1137/0214021
   Mehlhorn K, 1997, LECT NOTES COMPUT SC, V1256, P7
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Tian HT, 2013, ICCAD-IEEE ACM INT, P178, DOI 10.1109/ICCAD.2013.6691116
   Tian HT, 2012, ICCAD-IEEE ACM INT, P57
   Xu Y., 2010, P INT S PHYS DESIGN, P121
   Yang JS, 2010, ASIA S PACIF DES AUT, P623
   Yu B, 2013, ICCAD-IEEE ACM INT, P163, DOI 10.1109/ICCAD.2013.6691114
   Yu B, 2011, ICCAD-IEEE ACM INT, P1, DOI 10.1109/ICCAD.2011.6105297
   Yuan K, 2010, IEEE T COMPUT AID D, V29, P185, DOI 10.1109/TCAD.2009.2035577
   Zhang Y, 2013, ICCAD-IEEE ACM INT, P170, DOI 10.1109/ICCAD.2013.6691115
   Zhao W, 2014, INTEGRATION, V47, P175, DOI 10.1016/j.vlsi.2013.09.002
NR 33
TC 2
Z9 2
U1 3
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 2
DI 10.1145/2764904
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700002
DA 2024-07-18
ER

PT J
AU Kim, H
   Boga, SBK
   Vitkovskiy, A
   Hadjitheophanous, S
   Gratz, PV
   Soteriou, V
   Michael, MK
AF Kim, Hyungjun
   Boga, Siva Bhanu Krishna
   Vitkovskiy, Arseniy
   Hadjitheophanous, Stavros
   Gratz, Paul V.
   Soteriou, Vassos
   Michael, Maria K.
TI Use It or Lose It: Proactive, Deterministic Longevity in Future Chip
   Multiprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Negative-bias temperature instability (NBTI);
   hot-carrier injection (HCI); wearout; network-on-chip; reliability;
   lifetime
ID ROUTING ALGORITHM; RELIABILITY; MODEL
AB Moore's Law scaling continues to yield higher transistor density with each succeeding process generation, leading to today'smany-core chip multiprocessors (CMPs) with tens or even hundreds of interconnected cores or tiles. Unfortunately, deep submicron CMOS process technology is marred by increasing susceptibility to wear. Prolonged operational stress gives rise to accelerated wearout and failure due to several physical failure mechanisms, including hot-carrier injection (HCI) and negative-bias temperature instability (NBTI). Each failure mechanism correlates with different usage-based stresses, all of which can eventually generate permanent faults. While the wearout of an individual core in many-core CMPs may not necessarily be catastrophic, a single fault in the interprocessor network-on-chip (NoC) fabric could render the entire chip useless, as it could lead to protocol-level deadlocks, or even partition away vital components such as the memory controller or other critical I/O. In this article, we study HCI- and NBTI-induced wear due to actual stresses caused by real workloads, applied onto the interconnect microarchitecture and develop a critical path model for NBTI-induced wearout. A key finding of this modeling is that, counter to prevailing wisdom, wearout in the CMP's on-chip interconnect is correlated with lack of load observed in the NoC routers rather than high load. We then develop a novel wearout-decelerating scheme in which routers under low load have their wear-sensitive components exercised without significantly impacting cycle time, pipeline depth, area, or power consumption of the overall router. A novel deterministic approach is proposed for the generation of appropriate exercise-mode data, ensuring design parameter targets are met. We subsequently show that the proposed design yields an similar to 2,300x decrease in the rate of wear.
C1 [Kim, Hyungjun; Boga, Siva Bhanu Krishna; Gratz, Paul V.] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
   [Vitkovskiy, Arseniy; Soteriou, Vassos] Cyprus Univ Technol, Dept Elect Engn Comp Engn & Informat, Nicosia, Cyprus.
   [Hadjitheophanous, Stavros; Michael, Maria K.] Univ Cyprus, Dept Elect & Comp Engn, CY-1678 Nicosia, Cyprus.
C3 Texas A&M University System; Texas A&M University College Station;
   Cyprus University of Technology; University of Cyprus
RP Gratz, PV (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM pgratz@gratz.com
RI Soteriou, Vassos/H-4603-2014
OI Soteriou, Vassos/0000-0002-2818-0459; Gratz, Paul/0000-0001-7120-7189
FU Republic of Cyprus; European Regional Development Fund
   [IPiE/DeltaIEcircle dotNHSigma/SigmaTOXOSigma/0311/06]
FX This work falls under the Cyprus Research Promotion Foundation's
   Framework Programme for Research, Technological Development and
   Innovation 2009-10 (Delta E Sigma MH 2009-10), co-funded by the Republic
   of Cyprus and the European Regional Development Fund, and specifically
   under Grant I Pi E/Delta IE circle dot NH Sigma/Sigma TOXO
   Sigma/0311/06.
CR Abella J, 2007, INT SYMP MICROARCH, P85, DOI 10.1109/MICRO.2007.11
   Abramovici M., 1990, DIGITAL SYSTEMS TEST
   Agarwal M, 2007, IEEE VLSI TEST SYMP, P277, DOI 10.1109/vts.2007.22
   [Anonymous], ESSENTIALS ELECT TES
   [Anonymous], IEEE J SOLID STATE C
   [Anonymous], PROC INT DEV STRUCT
   Auth Chris, 2012, P IEEE CUST INT CIRC, P1
   Becker DanielUlf., 2012, EFFICIENT MICROARCHI
   Bhardwaj K., 2013, P 49 ACM EDAC IEEE D, P382
   Bhardwaj K, 2012, DES AUT TEST EUROPE, P326
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bild DR, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348849
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Blome J, 2007, INT SYMP MICROARCH, P109, DOI 10.1109/MICRO.2007.35
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DeOrio Andrew, 2011, P 48 ACM EDAC IEEE D
   Fang JX, 2014, IEEE T VLSI SYST, V22, P2738, DOI 10.1109/TVLSI.2013.2296499
   Fick David, 2009, P DES AUT TEST EUR C
   Fu Xin, 2010, P 40 ANN IEEE IFIP I
   GOEL P, 1981, IEEE T COMPUT, V30, P215, DOI 10.1109/TC.1981.1675757
   Gunadi E., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P103, DOI 10.1109/MICRO.2010.37
   Guo X., 2014, Proceedings of the 51st Annual Design Automation Conference, P1, DOI 10.1109/WHISPERS.2014.8077627
   Gupta S, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491482
   Huang L, 2010, DES AUT TEST EUROPE, P51
   IEEE, 2008, I CONF VLSI DESIGN, P137, DOI 10.1109/VLSI.2008.43
   JEDEC, 2011, Tech. Rep. JEP122 G
   Karpuzcu Ulya R., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P447, DOI 10.1145/1669112.1669169
   Kleeberger VB, 2014, MICROELECTRON RELIAB, V54, P1083, DOI 10.1016/j.microrel.2013.12.002
   Kuhn KJ, 2007, INT EL DEVICES MEET, P471, DOI 10.1109/IEDM.2007.4418976
   Kumar Sanjay V., 2006, P 7 INT S QUAL EL DE
   Lai Liangzhen, 2014, IEEE J EMERG SELECT, V4, P2
   Li XJ, 2008, IEEE T DEVICE MAT RE, V8, P98, DOI 10.1109/TDMR.2008.915629
   Li YJ, 2008, DES AUT TEST EUROPE, P764
   Lu YH, 2009, DES AUT CON, P514
   Mahmoud MM, 2014, IEEE T COMPUT AID D, V33, P691, DOI 10.1109/TCAD.2014.2299713
   Maricau E, 2009, IEEE INT ON LINE, P21, DOI 10.1109/IOLTS.2009.5195978
   Nassif S, 2007, INT EL DEVICES MEET, P569, DOI 10.1109/IEDM.2007.4419002
   Neophytou SN, 2010, IEEE T COMPUT, V59, P301, DOI 10.1109/TC.2009.178
   Oboril F., 2012, Proceedings of the 42nd Annual IEEE/IFIP international conference on Dependable Systems and Networks, P1, DOI DOI 10.1109/DSN.2012.6263957
   Oboril F, 2014, IEEE T COMPUT AID D, V33, P704, DOI 10.1109/TCAD.2014.2298333
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Powell M.D., 2009, P 36 ANN INT S COMP
   Saitoh M., 2012, IEEE REL PHYS S, p6A
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Schönwald T, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P527, DOI 10.1109/DSD.2007.4341518
   Shin J, 2007, I C DEPEND SYS NETWO, P534, DOI 10.1109/DSN.2007.8
   Skitsas MA, 2013, INT SYM DEFEC FAU TO, P45, DOI 10.1109/DFT.2013.6653581
   Smolens Jared C., 2007, P IEEE WORKSH SIL ER
   Srinivasan J, 2004, CONF PROC INT SYMP C, P276
   Tudor B., 2011, Proceedings of the 12th international symposium on Quality Electronic Design, P1, DOI DOI 10.1109/ISQED.2011.5770765
   Yao Wang, 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), P175, DOI 10.1109/NANOARCH.2011.5941501
   Zhang Z, 2008, DES AUT CON, P441
NR 52
TC 6
Z9 6
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 65
DI 10.1145/2770873
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900019
DA 2024-07-18
ER

PT J
AU Chang, HS
   Chang, YH
   Hsiu, PC
   Kuo, TW
   Li, HP
AF Chang, Hung-Sheng
   Chang, Yuan-Hao
   Hsiu, Pi-Cheng
   Kuo, Tei-Wei
   Li, Hsiang-Pang
TI Marching-Based Wear-Leveling for PCM-Based Storage Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Management; Reliability; Phase-change memory; storage system;
   metadata; wear leveling
ID PHASE-CHANGE MEMORY; FLASH FILE SYSTEM; EFFICIENT
AB Improving the performance of storage systems without losing the reliability and sanity/integrity of file systems is a major issue in storage system designs. In contrast to existing storage architectures, we consider a PCM-based storage architecture to enhance the reliability of storage systems. In PCM-based storage systems, the major challenge falls on how to prevent the frequently updated (meta) data from wearing out their residing PCM cells without excessively searching and moving metadata around the PCM space and without extensively updating the index structures of file systems. In this work, we propose an adaptive wearleveling mechanism to prevent any PCM cell from being worn out prematurely by selecting appropriate data for swapping with constant search/sort cost. Meanwhile, the concept of indirect pointers is designed in the proposed mechanism to swap data without any modification to the file system's indexes. Experiments were conducted based on well-known benchmarks and realistic workloads to evaluate the effectiveness of the proposed design, for which the results are encouraging.
C1 [Chang, Hung-Sheng; Li, Hsiang-Pang] Macronix Int Co Ltd, Emerging Syst Lab, Hsinchu, Taiwan.
   [Chang, Hung-Sheng; Kuo, Tei-Wei] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Hsiu, Pi-Cheng; Kuo, Tei-Wei] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei, Taiwan.
C3 Macronix International Company; National Taiwan University; Academia
   Sinica - Taiwan; Academia Sinica - Taiwan
RP Chang, YH (corresponding author), Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
EM johnson@iis.sinica.edu.tw
RI Hsiu, Pi-Cheng/ABC-3210-2020; Hsiu, Pi-Cheng/GSJ-1102-2022; Chang,
   Yuan-Hao/ABA-6935-2020
OI Hsiu, Pi-Cheng/0000-0001-8035-4033; Chang, Yuan-Hao/0000-0002-1282-2111;
   KUO, TEI-WEI/0000-0003-1974-0394
FU Ministry of Science and Technology [102-2221-E001-009-MY3,
   103-2221-E-001-012-MY2]
FX This work was supported in part by the Ministry of Science and
   Technology under grant nos. 102-2221-E001-009-MY3 and
   103-2221-E-001-012-MY2.
CR [Anonymous], P IEEE COMP SOC ANN
   [Anonymous], 2011, P 2011 ACM S APPL CO
   [Anonymous], RAM DRIV
   [Anonymous], JFFS JOURN FLAS FIL
   [Anonymous], MICR P8P PCM DAT
   [Anonymous], EL DOUBL LAY CAP
   Chen CH, 2012, DES AUT CON, P453
   Chen Shimin, 2011, P 5 BIENN C INN DAT, P21, DOI DOI 10.1145/2029956.2029964
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Dhiman G, 2009, DES AUT CON, P664
   Eilert S, 2009, 2009 IEEE INTERNATIONAL MEMORY WORKSHOP, P72
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Gao Shen., 2011, Proceedings of the 20th ACM International Conference on Information and Knowledge Management, CIKM '11, P2401, DOI DOI 10.1145/2063576.2063977
   Hu JT, 2010, DES AUT CON, P350
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee Eunji., 2012, Mass Storage Systems and Technologies (MSST), 2012 IEEE 28th Symposium on, P1
   Lim SH, 2006, IEEE T COMPUT, V55, P906, DOI 10.1109/TC.2006.96
   Meza J, 2012, IEEE COMPUT ARCHIT L, V11, P61, DOI 10.1109/L-CA.2012.2
   Park Y, 2011, IEEE T COMPUT, V60, P321, DOI 10.1109/TC.2010.135
   Park Y, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1498
   Qureshi M., 2010, P 16 IEEE INT S HIGH, P1
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2012, CONF PROC INT SYMP C, P380, DOI [10.1109/ISCA.2012.6237033, 10.1145/2366231.2337203]
   Qureshi MK, 2011, INT S HIGH PERF COMP, P478, DOI 10.1109/HPCA.2011.5749753
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ramos Luiz E, 2011, P INT C SUP, P85
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Shi L, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390199
   WU M, 1994, SIGPLAN NOTICES, V29, P86, DOI 10.1145/195470.195506
   Yue JH, 2013, DES AUT TEST EUROPE, P386
   Yue JH, 2013, INT S HIGH PERF COMP, P282, DOI 10.1109/HPCA.2013.6522326
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
   Zhuo Liu, 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P451, DOI 10.1109/MASCOTS.2012.57
NR 34
TC 20
Z9 21
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 25
DI 10.1145/2699831
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900009
DA 2024-07-18
ER

PT J
AU Cheng, AC
   Yen, CC
   Val, CG
   Bayless, S
   Hu, AJ
   Jiang, IHR
   Jou, JY
AF Cheng, An-Che
   Yen, Chia-Chih (Jack)
   Val, Celina G.
   Bayless, Sam
   Hu, Alan J.
   Jiang, Iris Hui-Ru
   Jou, Jing-Yang
TI Efficient Coverage-Driven Stimulus Generation Using Simultaneous SAT
   Solving, with Application to SystemVerilog
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Formal methods; covergroup; simultaneous
   satisfiability
AB SystemVerilog provides powerful language constructs for verification, and one of them is the covergroup functional coverage model. This model is designed as a complement to assertion verification, that is, it has the advantage of defining cross-coverage over multiple coverage points. In this article, a coverage-driven verification (CDV) approach is formulated as a simultaneous Boolean satisfiability (SAT) problem that is based on covergroups. The coverage bins defined by the functional model are converted into Conjunction Normal Form (CNF) and then solved together by our proposed simultaneous SAT algorithm PLNSAT to generate stimuli for improving coverage. The basic PLNSAT algorithm is then extended in our second proposed algorithm GPLNSAT, which exploits additional information gleaned from the structure of SystemVerilog covergroups. Compared to generating stimuli separately, the simultaneous SAT approaches can share learned knowledge across each coverage target, thus reducing the overall solving time drastically. Experimental results on a UART circuit and the largest ITC benchmark circuits show that the proposed algorithms can achieve 10.8x speedup on average and outperform state-of-the-art techniques in most of the benchmarks.
C1 [Cheng, An-Che] Natl Chiao Tung Univ, Inst Elect, Dept Elect Engn, Hsinchu 30010, Taiwan.
   [Yen, Chia-Chih (Jack)] Verificat Grp Synopsys Taiwan Co Ltd, Hsinchu 300, Taiwan.
   [Val, Celina G.; Bayless, Sam; Hu, Alan J.] Univ British Columbia, Dept Comp Sci, Vancouver, BC V6T IZ4, Canada.
   [Jiang, Iris Hui-Ru] Natl Chiao Tung Univ, Dept Elect Engn, Inst Elect, Hsinchu 30010, Taiwan.
   [Jou, Jing-Yang] Natl Chiao Tung Univ, Dept Elect Engn, Taoyuan 32001, Taiwan.
   [Jou, Jing-Yang] Natl Chiao Tung Univ, Dept Elect Engn, Inst Elect, Hsinchu 30010, Taiwan.
C3 National Yang Ming Chiao Tung University; Synopsys Inc; University of
   British Columbia; National Yang Ming Chiao Tung University; National
   Yang Ming Chiao Tung University; National Yang Ming Chiao Tung
   University
RP Cheng, AC (corresponding author), Natl Chiao Tung Univ, Inst Elect, Dept Elect Engn, Hsinchu 30010, Taiwan.
EM guam75111@gmail.com
FU National Science Council [NSC101-2221-E-008-137-MY3,
   NSC101-2628-E-009-012-MY2]
FX This work is supported by the National Science Council under grant
   NSC101-2221-E-008-137-MY3 and grant NSC101-2628-E-009-012-MY2.
CR [Anonymous], P INT C COMP AID DES
   [Anonymous], 1970, STUDIES CONSTRUCTIVE
   [Anonymous], MATHS 5 SMT SOLV
   [Anonymous], P 1 INT HAIF VER C H
   [Anonymous], 2013, IEEE STANDARDS, P1, DOI DOI 10.1109/IEEESTD.2013.6509896
   [Anonymous], P 1 IEEE E EUR C ENG
   [Anonymous], 2011, Hardware and Software: Verification and Testing
   [Anonymous], COV COOKB
   [Anonymous], P INT HIGH LEV DES V
   [Anonymous], ELECT NOT THEOR COMP
   Benjamin M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P970, DOI 10.1109/DAC.1999.782237
   Boule M., 2008, Generating Hardware Assertion Checkers for Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring
   Cabodi G., 2011, 2011 DESIGN AUTOMATI, P1
   Chen MS, 2011, IEEE T COMPUT, V60, P852, DOI 10.1109/TC.2011.49
   Chen MS, 2010, IEEE T COMPUT AID D, V29, P396, DOI 10.1109/TCAD.2010.2041846
   Das S., 2006, Proceedings of the Design Automation Test in Europe Conference, V2, P1
   DAVIS M, 1960, J ACM, V7, P201, DOI 10.1145/321033.321034
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Een Niklas, 2010, 2010 Formal Methods in Computer-Aided Design (FMCAD 2010), P181
   Een N., 2003, ELECT NOTES THEORETI, V89, P543, DOI 10.1016/s1571-0661(05)82542-3
   Fraer R, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P107, DOI 10.1109/HLDVT.2002.1224437
   Franzen A., 2010, 2010 Formal Methods in Computer-Aided Design (FMCAD 2010), P121
   HOOKER JN, 1993, J LOGIC PROGRAM, V15, P177, DOI 10.1016/0743-1066(93)90018-C
   Long J, 2007, DES AUT CON, P75, DOI 10.1109/DAC.2007.375128
   Mammo B, 2012, DES AUT TEST EUROPE, P153
   Marques-Silva JP, 1999, IEEE T COMPUT, V48, P506, DOI 10.1109/12.769433
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Novikov Y, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P127, DOI 10.1109/DATE.2001.915012
   Qin XK, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209297
   Qin XK, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P351, DOI 10.1109/VLSI.Design.2010.47
   Shuo Yang, 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P525, DOI 10.1109/DSD.2012.37
   Silva JPM, 1997, DIG PAP INT SYMP FAU, P152, DOI 10.1109/FTCS.1997.614088
   Strichman O, 2004, FORM METHOD SYST DES, V24, P5, DOI 10.1023/B:FORM.0000004785.67232.f8
   Whittemore J, 2001, DES AUT CON, P542, DOI 10.1109/DAC.2001.935567
   Wille R, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P542, DOI 10.1109/DSD.2008.53
   Yang S, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P439, DOI 10.1109/DSD.2013.55
   Yeh HH, 2010, ASIA S PACIF DES AUT, P602
   Yuan J, 2006, Constraint-based verification
   Zabih R., 1988, AAAI 88. Seventh National Conference on Artificial Intelligence, P155
NR 40
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 7
DI 10.1145/2651400
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400007
DA 2024-07-18
ER

PT J
AU Shih, WL
   You, YP
   Huang, CW
   Lee, JK
AF Shih, Wen-Li
   You, Yi-Ping
   Huang, Chung-Wen
   Lee, Jenq Kuen
TI Compiler Optimization for Reducing Leakage Power in Multithread BSP
   Programs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Language; Compilers for low power; leakage power reduction;
   power-gating mechanisms; multithreading
ID BRIDGING MODEL; ENERGY
AB Multithread programming is widely adopted in novel embedded system applications due to its high performance and flexibility. This article addresses compiler optimization for reducing the power consumption of multithread programs. A traditional compiler employs energy management techniques that analyze component usage in control-flow graphs with a focus on single-thread programs. In this environment the leakage power can be controlled by inserting on and off instructions based on component usage information generated by flow equations. However, these methods cannot be directly extended to a multithread environment due to concurrent execution issues.
   This article presents a multithread power-gating framework composed of multithread power-gating analysis (MTPGA) and predicated power-gating (PPG) energy management mechanisms for reducing the leakage power when executing multithread programs on simultaneous multithreading (SMT) machines. Our multithread programming model is based on hierarchical bulk-synchronous parallel (BSP) models. Based on a multithread component analysis with dataflow equations, our MTPGA framework estimates the energy usage of multithread programs and inserts PPG operations as power controls for energy management. We performed experiments by incorporating our power optimization framework into SUIF compiler tools and by simulating the energy consumption with a post-estimated SMT simulator based on Wattch toolkits. The experimental results show that the total energy consumption of a system with PPG support and our power optimization method is reduced by an average of 10.09% for BSP programs relative to a system without a power-gating mechanism on leakage contribution set to 30%; and the total energy consumption is reduced by an average of 4.27% on leakage contribution set to 10%. The results demonstrate our mechanisms are effective in reducing the leakage energy of BSP multithread programs.
C1 [Shih, Wen-Li] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [You, Yi-Ping] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Huang, Chung-Wen; Lee, Jenq Kuen] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
C3 National Tsing Hua University; National Yang Ming Chiao Tung University;
   National Tsing Hua University
RP Lee, JK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM jklee@cs.nthu.edu.tw
OI You, Yi-Ping/0000-0002-4455-3147
FU Ministry of Science and Technology in Taiwan [103-2220-E-007-019];
   Ministry of Economic Affairs in Taiwan [103-EC-17-A-02-S1-202]
FX This work is supported in part by Ministry of Science and Technology
   (under grant no. 103-2220-E-007-019) and Ministry of Economic Affairs
   (under grant no. 103-EC-17-A-02-S1-202) in Taiwan.
CR Barik R, 2006, LECT NOTES COMPUT SC, V4339, P152, DOI 10.1007/978-3-540-69330-7_11
   Bellas N, 2000, IEEE T VLSI SYST, V8, P317, DOI 10.1109/92.845897
   Bisseling R.H., 2004, Parallel Scientific Computation: A Structured Approach Using BSP and MPI
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   CALLAHAN D, 1989, SIGPLAN NOTICES, V24, P100, DOI 10.1145/69215.69225
   Cha HJ, 2001, J SUPERCOMPUT, V18, P179, DOI 10.1023/A:1008113017444
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   Ching-Long Su, 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P306, DOI 10.1109/HICSS.1995.375383
   Cordeiro Daniel, 2010, P 3 INT ICST C SIM T, P60, DOI DOI 10.4108/ICST.SIMUTOOLS2010.8667
   Dropsho S, 2002, INT SYMP MICROARCH, P321, DOI 10.1109/MICRO.2002.1176260
   Duesterwald Evelyn, 1991, P S TEST ANAL VER TA, P36
   Goodacre J., 2011, P 11 INT FOR EMB MPS
   Hsu P. Y. T., 1986, 13th Annual International Symposium on Computer Architecture (Cat. No.86CH2291-3), P386
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Kao JT, 2000, IEEE J SOLID-ST CIRC, V35, P1009, DOI 10.1109/4.848210
   Kessler CW, 2000, J SUPERCOMPUT, V17, P245, DOI 10.1023/A:1026511306490
   Lee CR, 2003, ACM T DES AUTOMAT EL, V8, P252, DOI 10.1145/762488.762494
   Lee J., 2013, ACM T DES AUTOMAT EL, V18
   Lee J, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P193
   Lee MTC, 1997, IEEE T VLSI SYST, V5, P123, DOI 10.1109/92.555992
   Li L, 2005, LECT NOTES COMPUT SC, V3602, P194, DOI 10.1007/11532378_15
   Li L, 2004, ACM SIGPLAN NOTICES, V39, P95, DOI 10.1145/998300.997178
   MASTICOLA SP, 1993, SIGPLAN NOTICES, V28, P129, DOI 10.1145/173284.155346
   McColl W. F., 1996, Euro-Par '96 Parallel Processing. Second International Euro-Par Conference. Proceedings, P25
   Naumovich G, 1999, LECT NOTES COMPUT SC, V1687, P338, DOI 10.1145/318774.319252
   NAUMOVICH G, 1998, P 6 ACM SIGSOFT S FD, P24
   Ramalingam G, 2000, ACM T PROGR LANG SYS, V22, P416, DOI 10.1145/349214.349241
   Rele S, 2002, LECT NOTES COMPUT SC, V2304, P261
   Rusu S, 2007, IEEE J SOLID-ST CIRC, V42, P17, DOI 10.1109/JSSC.2006.885041
   SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
   TAYLOR RN, 1983, ACTA INFORM, V19, P57, DOI 10.1007/BF00263928
   Tiwari V, 1997, TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P185, DOI 10.1109/ICVD.1997.568074
   Tiwari V, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P732, DOI 10.1109/DAC.1998.724568
   Torre P. D. L., 1996, EUROPAR 96, V2, P352
   Valiant LG, 2008, LECT NOTES COMPUT SC, V5193, P13, DOI 10.1007/978-3-540-87744-8_2
   Valiant LG, 2011, J COMPUT SYST SCI, V77, P154, DOI 10.1016/j.jcss.2010.06.012
   VALIANT LG, 1990, COMMUN ACM, V33, P103, DOI 10.1145/79173.79181
   Yang H., 2002, P 3 WORKSH COMP OP S
   You Y.-P., 2002, LECT NOTES COMPUTER, V2481, P63
   You Y.-P., 2005, P ACM INT C EMB SOFT, P83
   You YP, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278364
   You YP, 2006, ACM T DES AUTOMAT EL, V11, P147, DOI 10.1145/1124713.1124723
   Zhang W, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1146
   Zivojnovic V., 1994, P 5 INT C SIGN PROC
NR 45
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 9
DI 10.1145/2668119
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400009
DA 2024-07-18
ER

PT J
AU Costa, JC
   Monteiro, JC
AF Costa, Jose C.
   Monteiro, Jose C.
TI Coverage-Directed Observability-Based Validation for Embedded Software
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Verification; Coverage; embedded software;
   observability; validation
ID FORMAL MODELS; TESTABILITY
AB Motivated by the need for validation methodologies for embedded systems we propose a method for embedded software testing that can be integrated with existing hardware methods. Existing coverage-directed validation methods guarantee the execution of a certain percentage of the program code under test. Yet they do not generally verify whether the statements executed have any influence on the program's output. In the proposed method, a program statement is considered covered not simply for belonging to the executed path, but only if its execution has influence in some observable output. The paths are generated by searching the longest path in terms of the number of statements in the path. Given that not all paths are valid, we check their feasibility using a method based on Mixed Integer Linear Programming (MILP). Variable aliasing is accounted for by representing variables by their memory addresses when building this MILP problem. In this manner, for feasible paths, we obtain immediately the input values that allow the execution of the path. Using these inputs, we determine the statements actually observed. We repeat this process until a user-specified level of coverage has been achieved. In the generation of each new path, the statement coverage obtained so far and the feasibility of previous paths is taken into account. We present results that demonstrate the effectiveness of this methodology.
C1 [Costa, Jose C.; Monteiro, Jose C.] Univ Tecn Lisboa, INESC ID IST, Lisbon, Portugal.
C3 Universidade de Lisboa; INESC-ID
RP Costa, JC (corresponding author), INESC ID, R Alves Redol 9, P-1000029 Lisbon, Portugal.
EM jose.costa@inesc-id.pt
RI Monteiro, Jose/R-5675-2019
OI Monteiro, Jose/0000-0003-0603-2268
FU FCT [PEst-OE/EEI/LA0021/2011, PTDC/EEA-ELC/122756/2010]; Fundação para a
   Ciência e a Tecnologia [PTDC/EEA-ELC/122756/2010] Funding Source: FCT
FX This work was supported by national funds through FCT, under projects
   PEst-OE/EEI/LA0021/2011 and PTDC/EEA-ELC/122756/2010.
CR [Anonymous], 1990, Software testing techniques {
   Burnim Jacob, 2008, 2008 23rd IEEE/ACM International Conference on Automated Software Engineering, P443, DOI 10.1109/ASE.2008.69
   Cadar C, 2008, ACM T INFORM SYST SE, V12, DOI 10.1145/1455518.1455522
   Clarke L. A., 1976, IEEE Transactions on Software Engineering, VSE-2, P215, DOI 10.1109/TSE.1976.233817
   Corno F, 1997, INT TEST CONF P, P753, DOI 10.1109/TEST.1997.639688
   Corno F., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P385, DOI 10.1109/DATE.2000.840300
   Cortés LA, 2003, J SYST ARCHITECT, V49, P571, DOI 10.1016/S1383-7621(03)00096-1
   COSTA J., 2009, P IFIP IEEE INT C VE
   COSTA J., 2009, P C EXH DES AUT TEST, P1572
   Costa JC, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P27, DOI 10.1109/ICCAD.2000.896446
   Dantzig G., 2016, LINEAR PROGRAMMING E
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   DEMILLO RA, 1991, IEEE T SOFTWARE ENG, V17, P900, DOI 10.1109/32.92910
   Ebert C, 2009, COMPUTER, V42, P42, DOI 10.1109/MC.2009.118
   Edwards S, 1997, P IEEE, V85, P366, DOI 10.1109/5.558710
   Elkarablieh B, 2009, ISSTA 2009: INTERNATIONAL SYMPOSIUM ON SOFTWARE TESTING AND ANALYSIS, P129
   Fallah F., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P666, DOI 10.1109/DAC.1999.782026
   Fallah F, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P528, DOI 10.1109/DAC.1998.724528
   Fallah F, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P152, DOI 10.1109/DAC.1998.724457
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   GODEFROID P., 2008, P 16 ANN NETW DISTR
   Goradia T., 1993, SIGSOFT Software Engineering Notes, V18, P171, DOI 10.1145/174146.154269
   Gotlieb A., 1998, Software Engineering Notes, V23, P53, DOI 10.1145/271775.271790
   Gupta N., 1998, Software Engineering Notes, V23, P231, DOI 10.1145/291252.288321
   Gupta N, 2000, FIFTEENTH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, P219, DOI 10.1109/ASE.2000.873666
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   Harris IG, 2005, IEE P-COMPUT DIG T, V152, P380, DOI 10.1049/ip-cdt:20045095
   HOARE CAR, 1975, INT J COMPUT INF SCI, V4, P105, DOI 10.1007/BF00976239
   Jhala R, 2009, ACM COMPUT SURV, V41, DOI 10.1145/1592434.1592438
   Korel B., 1990, Proceedings. Conference on Software Maintenance 1990 (Cat. No.90CH2921-5), P311, DOI 10.1109/ICSM.1990.131379
   Lajolo M, 2000, IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P21, DOI 10.1109/HLDVT.2000.889554
   Lakhotia K, 2010, LECT NOTES COMPUT SC, V6435, P142, DOI 10.1007/978-3-642-16573-3_11
   Lettnin D, 2007, IEEE COMP SOC ANN, P159, DOI 10.1109/ISVLSI.2007.33
   Lis J. S., 1988, Proceedings of the 1988 IEEE International Conference on Computer Design: VLSI in Computers and Processors - ICCD '88 (Cat. No.88CH2643-5), P378, DOI 10.1109/ICCD.1988.25727
   MANBER U, 1992, COMMUN ACM, V35, P83, DOI DOI 10.1145/135239.135244
   Manquinho VM, 2005, DES AUT TEST EUROPE, P660, DOI 10.1109/DATE.2005.126
   Myers G J., 2004, The Art of Software Testing, V2nd ed.
   Press W. H., 2002, Numerical Recipes in C: the Art of Scientific Computing, V2nd ed., DOI DOI 10.1119/1.14981
   Sen K., 2005, P 10 EUR SOFTW ENG C, V30, P263, DOI DOI 10.1145/1081706.1081750
   Sgroi M, 2000, IEEE DES TEST COMPUT, V17, P14, DOI 10.1109/54.844330
   TANEJA K., 2011, P INT S SOFTW TEST A
   Tillmann N, 2008, LECT NOTES COMPUT SC, V4966, P134
   VOAS JM, 1995, IEEE SOFTWARE, V12, P17, DOI 10.1109/52.382180
   VOAS JM, 1992, IEEE T SOFTWARE ENG, V18, P717, DOI 10.1109/32.153381
   Wegener J, 2001, INFORM SOFTWARE TECH, V43, P841, DOI 10.1016/S0950-5849(01)00190-2
   Yuan J., 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P584, DOI 10.1109/ICCAD.1999.810715
NR 46
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 19
DI 10.1145/2442087.2442090
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700003
DA 2024-07-18
ER

PT J
AU Shi, L
   Li, JH
   Xue, CJ
   Zhou, XH
AF Shi, Liang
   Li, Jianhua
   Xue, Chun Jason
   Zhou, Xuehai
TI Hybrid Nonvolatile Disk Cache for Energy-Efficient and High-Performance
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation; Phase change memory; flash memory;
   hybrid disk cache
ID PHASE-CHANGE MEMORY; STORAGE; ARCHITECTURE
AB NAND flash memory has been employed as disk cache in recent years. It has the advantages of high performance, low leakage power, and cost efficiency. However, flash memory's performance is limited by the inability of in-place updates, coarse access granularity, and a limited number of write/erase times. In this article, we propose a hybrid nonvolatile disk cache architecture for high-performance and energy-efficient systems, where the disk cache is implemented with a small-size phase change memory (PCM) and a large-size NAND flash memory. Compared with current flash memory-based disk cache, it has the following advantages. (1) System performance is improved as requests are carefully directed between PCM and flash memory; (2) the energy consumption of disk cache is substantially reduced with significant reduction of additional operations, such as garbage collections; (3) the efficiency of flash memory is improved with the reduction of write activities on flash memory; and (4) lifetime of NAND flash memory is increased with most of the write operations assigned to PCM, where PCM's lifetime is guaranteed to be longer than the lifetime of flash memory. Simulation results show that the proposed methods can substantially improve the system performance, energy consumption, and lifetime of the hybrid disk cache.
C1 [Shi, Liang; Li, Jianhua; Zhou, Xuehai] Univ Sci & Technol China, Dept Comp Sci, Hefei 230026, Peoples R China.
   [Shi, Liang; Li, Jianhua] USTC CityU Joint Adv Res Ctr, Suzhou, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; City University of Hong Kong
RP Shi, L (corresponding author), Univ Sci & Technol China, Dept Comp Sci, Hefei 230026, Peoples R China.
EM shi10704@mail.uste.edu.cn
RI Zhou, Xuehai/AAO-1104-2021
OI Xue, Chun Jason/0000-0002-6431-9868
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 123811, 123210]
FX This work is supported by grants from the Research Grants Council of the
   Hong Kong Special Administrative Region, China (Project No. CityU 123811
   and 123210).
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], P 9 ACM INT C EMB SO
   [Anonymous], P 2011 ACM S APPL CO
   [Anonymous], P 17 IEEE REAL TIM E
   [Anonymous], SIGARCH COMPUT ARCHI
   [Anonymous], P 20 GREAT LAK S VLS
   [Anonymous], OLTP APPLICATION I O
   Bucy J.S., 2008, DISKSIM SIMULATION E
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chang YH, 2011, IEEE T COMPUT, V60, P305, DOI 10.1109/TC.2010.126
   Chen CH, 2012, DES AUT CON, P453
   Chen F., 2011, Proc. of ACM Int. Conf. on Supercomputing, P22
   Chen YR, 2012, IEEE J SOLID-ST CIRC, V47, P560, DOI 10.1109/JSSC.2011.2170778
   Duo Liu, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P357, DOI 10.1109/RTSS.2011.40
   Hsieh JW, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P334, DOI 10.1145/1283780.1283851
   Hu X.-Y., 2009, System and Storage Conference (SYSTOR), DOI DOI 10.1145/1534530.1534544
   Jianhua Li, 2011, 2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia, P19, DOI 10.1109/ESTIMedia.2011.6088521
   Kgil T, 2008, CONF PROC INT SYMP C, P327, DOI 10.1109/ISCA.2008.32
   Kgil Taeho., 2006, P 2006 INT C COMPILE, P103, DOI DOI 10.1145/1176760.1176774
   Kim H, 2008, P USENIX C FILE STOR, P1
   Kim Y., IEEE INT WORKSHOP MO
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee KJ, 2008, IEEE J SOLID-ST CIRC, V43, P150, DOI 10.1109/JSSC.2007.908001
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li Q., 2012, Proceedings of the ACM/IEEE international symposium on Low power electronics and design, P351
   Liu D, 2012, DES AUT TEST EUROPE, P1447
   Matthews J., 2008, Trans. Storage, V4, P1
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   Nirschl T, 2007, INT EL DEVICES MEET, P461, DOI 10.1109/IEDM.2007.4418973
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   Park Y, 2011, IEEE T COMPUT, V60, P321, DOI 10.1109/TC.2010.135
   Park Y, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1498
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Ren J, 2011, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2011.5749736
   Saxena Mohit., 2010, P 2010 USENIX C USEN, P14
   Seongcheol Hong, 2010, Proceedings of the 2010 International Workshop on Storage Network Architecture and Parallel I/Os (SNAPI 2010), P21, DOI 10.1109/SNAPI.2010.11
   Shu F., 2007, DATA SET MANAGEMENT
   SUN G., 2010, P INT S HIGHPERFORMA, P1
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Xue C. J., 2011, P 7 IEEE ACM IFIP IN
   Yongzhi Ong, 2012, Proceedings of the 2012 IEEE International Conference on Bioinformatics and Biomedicine Workshops (BIBMW), P1, DOI 10.1109/BIBMW.2012.6470293
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 45
TC 23
Z9 25
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 8
DI 10.1145/2390191.2390199
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500008
DA 2024-07-18
ER

PT J
AU Singh, AK
   Kumar, A
   Srikanthan, T
AF Singh, Amit Kumar
   Kumar, Akash
   Srikanthan, Thambipillai
TI Accelerating Throughput-Aware Runtime Mapping for Heterogeneous MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Management; Performance; Multiprocessor
   systems-on-chip; embedded systems; multimedia applications; design-space
   exploration; runtime mapping; synchronous data-flow graphs; throughput;
   energy consumption
ID MULTIPROCESSOR ARCHITECTURE; AETHEREAL NETWORK; COMMUNICATION; CHIP;
   MANAGEMENT; CONSTRAINT; SYSTEMS
AB Modern embedded systems need to support multiple time-constrained multimedia applications that often employ multiprocessor-systems-on-chip (MPSoCs). Such systems need to be optimized for resource usage and energy consumption. It is well understood that a design-time approach cannot provide timing guarantees for all the applications due to its inability to cater for dynamism in applications. However, a runtime approach consumes large computation requirements at runtime and hence may not lend well to constrained-aware mapping.
   In this article, we present a hybrid approach for efficient mapping of applications in such systems. For each application to be supported in the system, the approach performs extensive design-space exploration (DSE) at design time to derive multiple design points representing throughput and energy consumption at different resource combinations. One of these points is selected at runtime efficiently, depending upon the desired throughput while optimizing for energy consumption and resource usage. While most of the existing DSE strategies consider a fixed multiprocessor platform architecture, our DSE considers a generic architecture, making DSE results applicable to any target platform. All the compute-intensive analysis is performed during DSE, which leaves for minimum computation at runtime. The approach is capable of handling dynamism in applications by considering their runtime aspects and providing timing guarantees.
   The presented approach is used to carry out a DSE case study for models of real-life multimedia applications: H. 263 decoder, H. 263 encoder, MPEG-4 decoder, JPEG decoder, sample rate converter, and MP3 decoder. At runtime, the design points are used to map the applications on a heterogeneous MPSoC. Experimental results reveal that the proposed approach provides faster DSE, better design points, and efficient runtime mapping when compared to other approaches. In particular, we show that DSE is faster by 83% and runtime mapping is accelerated by 93% for some cases. Further, we study the scalability of the approach by considering applications with large numbers of tasks.
C1 [Singh, Amit Kumar; Kumar, Akash] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119077, Singapore.
   [Srikanthan, Thambipillai] Nanyang Technol Univ, Sch Comp Engn, Singapore 639798, Singapore.
   [Kumar, Akash] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
C3 National University of Singapore; Nanyang Technological University;
   Eindhoven University of Technology
RP Singh, AK (corresponding author), Natl Univ Singapore, Dept Elect & Comp Engn, 21 Lower Kent Ridge Rd, Singapore 119077, Singapore.
EM eleaks@nus.edu.sg; akash@nus.edu.sg; astsrikan@ntu.edu.sg
RI Kumar, Akash/KHU-7452-2024; Kumar, Akash/JDM-8672-2023; Kumar,
   Akash/ABB-4676-2020; Singh, Amit Kumar/L-3409-2016
OI Kumar, Akash/0000-0001-7125-1737; Kumar, Akash/0000-0001-7125-1737;
   Singh, Amit Kumar/0000-0002-1571-3455
CR Ahn YJ, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297683
   Angiolini F., 2006, DESIGN AUTOMATION TE, V1, P1
   [Anonymous], 2005, Journal of Embedded Computing
   [Anonymous], 2009, 1 100 COR PROC NEW T
   Ascia G, 2007, J SYST ARCHITECT, V53, P733, DOI 10.1016/j.sysarc.2007.01.004
   Beltrame G, 2010, IEEE T COMPUT AID D, V29, P1083, DOI 10.1109/TCAD.2010.2049053
   Benini L, 2008, LECT NOTES COMPUT SC, V5366, P470, DOI 10.1007/978-3-540-89982-2_41
   Bonfietti A, 2009, LECT NOTES COMPUT SC, V5547, P26, DOI 10.1007/978-3-642-01929-6_4
   Carvalho E, 2008, 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P65
   Cho SH, 1999, IEEE T VLSI SYST, V7, P249, DOI 10.1109/92.766752
   CORPORAAL H., 2006, P INT S SYST ON CHIP, P1, DOI DOI 10.1109/ISSOC.2006.321966
   Gangwal OP, 2005, PHILIPS RES BOOK SER, V3, P1
   Geilen M, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P88, DOI 10.1109/ACSD.2005.2
   Ghamarian A. H., 2006, P 6 INT C APPL CONC, P25, DOI [DOI 10.1109/ACSD.2006.33, 10.1109/ACSD]
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Grecu C, 2005, MICROELECTRON J, V36, P833, DOI 10.1016/j.mejo.2005.03.006
   HENTATI M., 2011, P C DES ARCH SIGN IM, P1
   HU J, 2004, P C DES AUT TEST EUR
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kim M, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331333
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   KUMAR A., 2011, P INT C COMP ARCH SY
   Kumar A, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367049
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Leijten JAJ, 1997, PR IEEE COMP DESIGN, P164, DOI 10.1109/ICCD.1997.628864
   Liu WC, 2008, REAL TIM SYST SYMP P, P492, DOI 10.1109/RTSS.2008.49
   Lukasiewycz M, 2008, ASIA S PACIF DES AUT, P661
   Malik J., 2007, Computer Vision and Pattern Recognition, P1
   Mariani G, 2010, DES AUT TEST EUROPE, P196
   Moreira O, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1557, DOI 10.1145/1244002.1244335
   Nollet V, 2008, IEEE T VLSI SYST, V16, P24, DOI 10.1109/TVLSI.2007.912097
   OEIS, 2012, ENC INT SEQ
   Palermo G, 2008, EMB SYST REAL TIME M, P7, DOI 10.1109/ESTMED.2008.4696986
   Palma JCS, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P196
   Paulin PG, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P58, DOI 10.1109/DATE.2004.1269203
   Rutten MJ, 2002, IEEE DES TEST COMPUT, V19, P39, DOI 10.1109/MDT.2002.1018132
   Schranzhofer A, 2010, IEEE T IND INFORM, V6, P692, DOI 10.1109/TII.2010.2062192
   Segars S, 1997, IEEE MICRO, V17, P12, DOI 10.1109/40.612178
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, P IEEE RAP SYST PROT, P55, DOI 10.1109/RSP.2009.18
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P548, DOI 10.1109/DSD.2010.31
   Sung TY, 2006, SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, P191
   Texas Instruments, 2010, TMS320C6412 DSP TEX
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Yang P, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P112, DOI 10.1109/ISSS.2002.1227162
   Yang Zhiyao, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P389, DOI 10.1109/FPT.2010.5681443
   Ykman-Couvreur C, 2011, IET COMPUT DIGIT TEC, V5, P123, DOI 10.1049/iet-cdt.2010.0030
   Zai Jian Jia, 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P41, DOI 10.1109/ESTMED.2010.5666979
   Zamora NH, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1188275.1188277
NR 52
TC 34
Z9 38
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 9
DI 10.1145/2390191.2390200
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500009
DA 2024-07-18
ER

PT J
AU Kim, Y
   Kwak, S
   Kim, T
AF Kim, Yonghwan
   Kwak, Sanghoon
   Kim, Taewhan
TI Synthesis of Adaptable Hybrid Adders for Area Optimization under Timing
   Constraint
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Hybrid adder; RTL resynthesis;
   arithmetic optimization; timing optimization
ID DESIGN; TREE
AB Satisfying the timing constraint is the utmost concern in the integrated circuit design and it is true that most critical timing paths in a circuit cover one or more arithmetic components such as adder, subtractor, and multiplier of which addition logic is commonly involved. This work addresses the problem of redesigning the addition logic (in a form of hybrid adder) on a critical timing path to meet the timing constraint while minimally allocating the required addition logic. Unlike the conventional hybrid adder design schemes in which they assume uniform or specific patterns of input signal arrival times and minimize the latest timing of the output signals, our work extracts the required timing of each output signal as well as the input arrival times directly from the circuit and resynthesizes the addition logic by creating a customized hybrid adder that is best suited, in terms of logic area, for meeting the timing constraint of the circuit. Specifically, we propose a systematic approach of hybrid adder design exploration, basically following the principle of dynamic programming with well-controlled pruning techniques. This work is realistic and practically very useful in that it can be used as a timing optimizer to the computation-intensive circuits with a tight timing budget. We provide a set of diverse experimental data to show how much the proposed hybrid adder scheme is effective in meeting or reducing timing while maintaining the circuit area as minimal as possible.
C1 [Kim, Taewhan] Seoul Natl Univ, Dept Elect Engn & Comp Sci, Seoul 151, South Korea.
   [Kim, Yonghwan] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 151, South Korea.
   [Kwak, Sanghoon] Sogang Univ, Dept Elect Engn, Seoul, South Korea.
C3 Seoul National University (SNU); Seoul National University (SNU); Sogang
   University
RP Kim, T (corresponding author), Seoul Natl Univ, Dept Elect Engn & Comp Sci, Seoul 151, South Korea.
EM tkim@ssl.snu.ac.kr
FU Basic Science Research Program through National Research Foundation
   (NRF) [2011-0029805]; Center for Integrated Smart Sensors; Ministry of
   Education, Science and Technology as Global Frontier Project
   [CISS2011-0031863]; MKE (Ministry of Knowledge Economy), Korea, under
   ITRC (Information Technology Research Center); NIPA (National IT
   Industry Promotion Agency) [NIPA-2012-H0301-12-1011]
FX This work was supported by Basic Science Research Program through
   National Research Foundation (NRF) grant no. 2011-0029805 and the Center
   for Integrated Smart Sensors funded by the Ministry of Education,
   Science and Technology as Global Frontier Project (CISS2011-0031863) and
   supported by MKE (Ministry of Knowledge Economy), Korea, under ITRC
   (Information Technology Research Center) support program supervised by
   NIPA (National IT Industry Promotion Agency) (NIPA-2012-H0301-12-1011).
CR Bedrij O. J., 1962, IRE Transactions on Electronic Computers, P340
   BRENT RP, 1982, IEEE T COMPUT, V31, P260, DOI 10.1109/TC.1982.1675982
   Das Sabyasachi, 2007, 2007 International Conference on Integrated Circuit Design and Technology, P1
   Dimitrakopoulos G, 2005, IEEE T COMPUT, V54, P225, DOI 10.1109/TC.2005.26
   Han T., 1987, Proceedings of the 8th Symposium on Computer Arithmetic (Cat. No.87CH2419-0), P49, DOI 10.1109/ARITH.1987.6158699
   KANTABUTRA V, 1993, IEEE T COMPUT, V42, P1495, DOI 10.1109/12.260639
   Kim TW, 1998, IEEE T COMPUT AID D, V17, P974, DOI 10.1109/43.728918
   Knowles S, 1999, P S COMP ARITHM, P30, DOI 10.1109/ARITH.1999.762825
   KOGGE PM, 1973, IEEE T COMPUT, VC-22, P786, DOI 10.1109/TC.1973.5009159
   Koren I., 2001, Computer Arithmetic Algorithms
   LADNER RE, 1980, J ACM, V27, P831, DOI 10.1145/322217.322232
   Lee JG, 2007, LECT NOTES COMPUT SC, V4523, P121
   LING H, 1981, IBM J RES DEV, V25, P156, DOI 10.1147/rd.252.0156
   LYNCH T, 1992, IEEE T COMPUT, V41, P931, DOI 10.1109/12.156535
   Mathew S, 2002, 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P126, DOI 10.1109/VLSIC.2002.1015063
   Oklobdzija VG, 1996, IEEE T COMPUT, V45, P294, DOI 10.1109/12.485568
   OKLOBDZIJA VG, 1995, IEEE T VLSI SYST, V3, P292, DOI 10.1109/92.386228
   Parhami B., 1999, Computer Arithmetic: Algorithms and Hardware Designs
   Stelling PF, 1996, J VLSI SIG PROCESS S, V14, P321, DOI 10.1007/BF00929625
   Stelling PF, 1997, P S COMP ARITHM, P99, DOI 10.1109/ARITH.1997.614884
   Stelling PF, 1998, IEEE T COMPUT, V47, P273, DOI 10.1109/12.660163
   SYNOPSYS, 2010, SYN TIM CONSTR OPT U
   Um J, 2001, IEEE T COMPUT, V50, P215, DOI 10.1109/12.910813
   Wang Y, 2002, IEEE T CIRCUITS-II, V49, P16, DOI 10.1109/82.996053
   Zeydel BR, 2010, IEEE J SOLID-ST CIRC, V45, P1220, DOI 10.1109/JSSC.2010.2048730
   ZIMMERMANN R, 1996, P INT WORKSH LOG ARC, P123
   ZIMMERMANN R., 2003, P 37 AS C SIGN SYST, P9
   Zlatanovici R, 2009, IEEE J SOLID-ST CIRC, V44, P569, DOI 10.1109/JSSC.2008.2010795
NR 28
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 43
DI 10.1145/2348839.2348847
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000008
DA 2024-07-18
ER

PT J
AU Wang, Y
   Liu, H
   Liu, D
   Qin, ZW
   Shao, ZL
   Sha, EHM
AF Wang, Yi
   Liu, Hui
   Liu, Duo
   Qin, Zhiwei
   Shao, Zili
   Sha, Edwin H. -M.
TI Overhead-Aware Energy Optimization for Real-Time Streaming Applications
   on Multiprocessor System-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms; Real-time; task scheduling; energy
   optimization; streaming applications; MPSoC; overhead-aware
ID MANAGEMENT
AB In this article, we focus on solving the energy optimization problem for real-time streaming applications on multiprocessor System-on-Chip by combining task-level coarse-grained software pipelining with DVS (Dynamic Voltage Scaling) and DPM (Dynamic Power Management) considering transition overhead, inter-core communication and discrete voltage levels. We propose a two-phase approach to solve the problem. In the first phase, we propose a coarse-grained task parallelization algorithm called RDAG to transform a periodic dependent task graph into a set of independent tasks by exploiting the periodic feature of streaming applications. In the second phase, we propose a scheduling algorithm, GeneS, to optimize energy consumption. GeneS is a genetic algorithm that can search and find the best schedule within the solution space generated by gene evolution. We conduct experiments with a set of benchmarks from E3S and TGFF. The experimental results show that our approach can achieve a 24.4% reduction in energy consumption on average compared with the previous work.
C1 [Wang, Yi; Liu, Duo; Qin, Zhiwei; Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Kowloon, Hong Kong, Peoples R China.
   [Liu, Hui] Xidian Univ, Inst Software Engn, Xian, Peoples R China.
   [Sha, Edwin H. -M.] Hunan Univ, Changsha 410082, Hunan, Peoples R China.
   [Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
C3 Hong Kong Polytechnic University; Xidian University; Hunan University;
   University of Texas System; University of Texas Dallas
RP Shao, ZL (corresponding author), Hong Kong Polytech Univ, Dept Comp, Kowloon, Hong Kong, Peoples R China.
EM cszlshao@comp.polyu.edu.hk
RI Shao, Zili/AAX-3339-2020
OI Shao, Zili/0000-0002-2173-2847
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [GRF PolyU 5260/07E, GRF PolyU 5269/08E]; HK PolyU [A-PJ17];
   National Science Foundation of China [608031520]; Ministry of Education,
   China [2009-144]; Fundamental Research Fund for the Central
   Universities, China; Division Of Computer and Network Systems; Direct
   For Computer & Info Scie & Enginr [1015802] Funding Source: National
   Science Foundation
FX This work is partially supported by the grants from the Research Grants
   Council of the Hong Kong Special Administrative Region, China (GRF PolyU
   5260/07E and GRF PolyU 5269/08E), HK PolyU (A-PJ17), the National
   Science Foundation of China. (No. 608031520), the Key Research Project
   of the Ministry of Education, China (No. 2009-144), and the Fundamental
   Research Fund for the Central Universities, China.
CR Acharya S, 2008, IEEE T COMPUT, V57, P215, DOI 10.1109/TC.2007.70789
   Alba Enrique, 1999, Complexity, V4, P31, DOI 10.1002/(SICI)1099-0526(199903/04)4:4<31::AID-CPLX5>3.0.CO;2-4
   AlEnawy TA, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P213
   *AMD, 2001, 24319 AMD
   Aydin H, 2001, EUROMICRO, P225, DOI 10.1109/EMRTS.2001.934038
   Aydin H, 2003, P 17 INT PAR DISTR P, P113
   Aydin H, 2006, REAL TIM SYST SYMP P, P313, DOI 10.1109/RTSS.2006.48
   Bambha NK, 2000, PROC INT SYMP SYST, P91, DOI 10.1109/ISSS.2000.874034
   Bini E, 2005, EUROMICRO, P3, DOI 10.1109/ECRTS.2005.29
   BURD T, 2001, THESIS U CALIFORNIA
   Chao L.-F., 1993, Proceedings of Seventh International Parallel Processing Symposium (Cat. No.93TH0513-2), P254, DOI 10.1109/IPPS.1993.262890
   CHAO LF, 1993, ACM IEEE D, P566
   Chen Jian-Jia., 2005, Proceedings of the 5th ACM International Conference on Embedded Software, P247
   Chen Jian-Jia., 2005, Proceedings of the 2nd International Workshop on Power-Aware Real-Time Computing (PARC'05), P30
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   ELREWINI H, 1995, COMPUTER, V28, P27, DOI 10.1109/2.476197
   Gruian F, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P449, DOI 10.1109/ASPDAC.2001.913349
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Hua SX, 2005, IEEE T VLSI SYST, V13, P869, DOI 10.1109/TVLSI.2005.850122
   Hung CM, 2006, REAL TIM SYST SYMP P, P303, DOI 10.1109/RTSS.2006.22
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   Jha NK, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P259, DOI 10.1109/ICCAD.2001.968629
   Kianzad V, 2005, IEEE INT CONF ASAP, P191
   Kim NS, 2005, IEEE IC CAD, P535
   LANDSKOV D, 1980, COMPUT SURV, V12, P261, DOI 10.1145/356819.356822
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   Li Jian., 2005, ACM T ARCHIT CODE OP, V2, P397
   Liu H, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P92, DOI 10.1109/ECRTS.2008.18
   Liu H, 2009, J SIGNAL PROCESS SYS, V57, P249, DOI 10.1007/s11265-008-0315-2
   Luo J, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P357, DOI 10.1109/ICCAD.2000.896498
   Luo J, 2007, IEEE T COMPUT AID D, V26, P1161, DOI 10.1109/TCAD.2006.885736
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Mejia-Alvarez Pedro., 2004, ACM Transactions in Embedded Computing Systems, V3, P284
   Mitchell M., 1999, INTRO GENETIC ALGORI, DOI DOI 10.1016/S0898-1221(96)90227-8
   Mochocki BC, 2004, IEEE T COMPUT AID D, V23, P1370, DOI 10.1109/TCAD.2004.833602
   Niu LW, 2006, IEEE INT SYM MULTIM, P97
   Pandey V, 2006, INT S HIGH PERF COMP, P134, DOI 10.1109/HPCA.2006.1598120
   Passos NL, 1996, IEEE T PARALL DISTR, V7, P1150, DOI 10.1109/71.544356
   Quan G, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P782, DOI 10.1109/DATE.2002.998388
   Rabaey J.M., 2002, Digital Integrated CircuitA Design Perspective, V2nd ed.
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Shao ZL, 2007, IEEE T CIRCUITS-II, V54, P445, DOI 10.1109/TCSII.2007.892215
   Shin D, 2001, DES AUT CON, P438, DOI 10.1109/DAC.2001.935549
   Vallerio KS, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P480, DOI 10.1109/ICVD.2003.1183180
   Varatkar G, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P510
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   Xu RB, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/RTSS.2007.49
   Yang Y, 2002, NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P341, DOI 10.1109/ICPADS.2002.1183422
   Yi Wang, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P195, DOI 10.1109/RTAS.2010.19
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
   Zhong XL, 2007, LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P21
NR 51
TC 47
Z9 50
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 14
DI 10.1145/1929943.1929946
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700002
DA 2024-07-18
ER

PT J
AU Thorolfsson, T
   Melamed, S
   Davis, WR
   Franzon, PD
AF Thorolfsson, Thorlindur
   Melamed, Samson
   Davis, W. Rhett
   Franzon, Paul D.
TI Low-Power Hypercube Divided Memory FFT Engine Using 3D Integration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; 3DIC; scaling; TSV; FFT
ID 3-D ICS; PROCESSOR; DESIGN; PERFORMANCE; PLACEMENT; FUTURE
AB In this article we demonstrate a floating point FFT processor that leverages both 3D integration and a unique hypercube memory division scheme to reduce the power consumption of a 1024 point FFT down to 4.227 mu J. The hypercube memory division scheme lowers the energy per memory access by 59.2% and increases the total required area by 16.8%. The use of 3D integration reduces the logic power by 5.2%. We describe the tool flow required to realize the 3D implementation and perform a thermal analysis of it.
C1 [Thorolfsson, Thorlindur; Melamed, Samson; Davis, W. Rhett; Franzon, Paul D.] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA.
C3 North Carolina State University
RP Thorolfsson, T (corresponding author), N Carolina State Univ, Dept Elect & Comp Engn, Box 7914, Raleigh, NC 27695 USA.
EM trthorol@ncsu.edu
RI ; Melamed, Samson/L-4314-2018
OI Davis, Rhett/0000-0002-9338-1441; Melamed, Samson/0000-0001-9225-5243
FU DARPA [FA8650-04-C-7127, FA8650-04-C-7120]; Semiconductor Research
   Corporation
FX This project was funded by DARPA under contract FA8650-04-C-7127, and
   contract FA8650-04-C-7120, both managed by the Air Force Research
   Laboratory. Additional funding was provided by Semiconductor Research
   Corporation.
CR [Anonymous], P PAP IEEE INT SOL S
   [Anonymous], 2006, ACM Journal on Emerging Technologies in Computing Systems (JETC), DOI [10.1145/1148015.1148016, DOI 10.1145/1148015.1148016]
   [Anonymous], P ISPD
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   BI G, 1989, IEEE T ACOUST SPEECH, V37, P1982, DOI 10.1109/29.45545
   Burns JA, 2006, IEEE T ELECTRON DEV, V53, P2507, DOI 10.1109/TED.2006.882043
   Cheng YK, 1998, IEEE T COMPUT AID D, V17, P668, DOI 10.1109/43.712099
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Das S, 2004, IEEE T VLSI SYST, V12, P359, DOI 10.1109/TVLSI.2004.825833
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   DUHAMEL P, 1984, ELECTRON LETT, V20, P14, DOI 10.1049/el:19840012
   Goplen B, 2006, IEEE T COMPUT AID D, V25, P692, DOI 10.1109/TCAD.2006.870069
   He SS, 1998, 1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, P257, DOI 10.1109/ISSSE.1998.738077
   Hentschke R., 2006, P S INT CIRC SYST DE, P220
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Jacob P, 2005, IEEE DES TEST COMPUT, V22, P540, DOI 10.1109/MDT.2005.151
   Li X, 2007, ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P1092, DOI 10.1109/ICASIC.2007.4415823
   Lin YW, 2004, IEEE J SOLID-ST CIRC, V39, P2005, DOI 10.1109/JSSC.2004.835815
   Patti RS, 2006, P IEEE, V94, P1214, DOI 10.1109/JPROC.2006.873612
   PREAS BT, 1979, P ACM IEEE DES AUT C, P474
   Rabiner L. R., 1975, Theory and application of digital signal processing
   SUN K, 2009, P 15 IEEE INT S HIGH, P239
   Sung TY, 2010, DIGIT SIGNAL PROCESS, V20, P511, DOI 10.1016/j.dsp.2009.08.008
   Thorolfsson T., 2010, P IEEE INT C 3D SYST
   THOROLFSSON T, 2009, P INT S LOW POW EL D, P231
   Thorolfsson T, 2009, DES AUT CON, P51
   Volder J. E., 1959, IRE T ELECTRON COM, VEC-8, P330, DOI [10.1109/TEC.1959.5222693, DOI 10.1109/TEC.1959.5222693]
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   WOLD EH, 1984, IEEE T COMPUT, V33, P414, DOI 10.1109/TC.1984.1676458
   Zhou LL, 2007, IEEE T COMPUT AID D, V26, P1270, DOI 10.1109/TCAD.2006.888266
NR 30
TC 2
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 5
DI 10.1145/1870109.1870114
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600005
DA 2024-07-18
ER

PT J
AU Kurimoto, M
   Suzuki, H
   Akiyama, R
   Yamanaka, T
   Ohkuma, H
   Takata, H
   Shinohara, H
AF Kurimoto, Masanori
   Suzuki, Hiroaki
   Akiyama, Rei
   Yamanaka, Tadao
   Ohkuma, Haruyuki
   Takata, Hidehiro
   Shinohara, Hirofumi
TI Phase-Adjustable Error Detection Flip-Flops with 2-Stage Hold-Driven
   Optimization, Slack-Based Grouping Scheme and Slack Distribution Control
   for Dynamic Voltage Scaling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Error detection flip-flop; DVS; STA; CTS; P&R
ID DELAY
AB For Dynamic Voltage Scaling (DVS), we propose a novel design methodology. This methodology is composed of an error detection circuit and three technologies to reduce the area and power penalties which are the large issues for the conventional DVS with error detection. The proposed circuit, Phase-Adjustable Error Detection Flip-Flip (PEDFF), adjusts the clock phase of an additional FF for the timing error detection, based on the timing slack. 2-Stage Hold-Driven Optimization (2-SHDO) technology splits the hold-driven optimization in two stages. Slack-Based Grouping Scheme (SBGS) technology divides each timing path into appropriate groups based on the timing slack. Slack Distribution Control (SDC) technology improves the sharp distribution of the path delay at which the logic synthesis tool has relaxed the delay. We evaluate the methodology by simulating a 32-bit microprocessor in 90 nm CMOS technology. The proposed methodology reduces the energy consumption by 19.8% compared to non-DVS. The OR-tree's latency is shortened to 16.3% compared to the conventional DVS. The area and power penalties for delay buffers on short paths are reduced to 35.0% and 40.6% compared to the conventional DVS, respectively. The proposed methodology with SDC reduces the energy consumption by 17.0% on another example with the sharp slack distribution by the logic synthesis compared to non-DVS.
C1 [Kurimoto, Masanori; Suzuki, Hiroaki; Takata, Hidehiro; Shinohara, Hirofumi] Renesas Technol Corp, Tokyo, Japan.
C3 Renesas Electronics Corporation
RP Kurimoto, M (corresponding author), Renesas Technol Corp, Tokyo, Japan.
EM kurimoto.masanori@renesas.com
CR Calhoun BH, 2004, IEEE J SOLID-ST CIRC, V39, P1504, DOI 10.1109/JSSC.2004.831432
   Das S, 2006, IEEE J SOLID-ST CIRC, V41, P792, DOI 10.1109/JSSC.2006.870912
   Das S, 2009, IEEE J SOLID-ST CIRC, V44, P32, DOI 10.1109/JSSC.2008.2007145
   HYUNGOCK K, 2005, P IEEE INT S CIRC SY, P4150
   Mahmoodi H, 2009, IEEE T VLSI SYST, V17, P33, DOI 10.1109/TVLSI.2008.2008453
   Nakai M, 2005, IEEE J SOLID-ST CIRC, V40, P28, DOI 10.1109/JSSC.2004.838021
   Nomura M, 2006, IEEE J SOLID-ST CIRC, V41, P805, DOI 10.1109/JSSC.2006.870796
   Rao R.R., 2006, ICCAD 06, P502
   Su YS, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297680
   XIANG Q, 2008, P 9 INT S QUAL EL DE, P873
NR 10
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 17
DI 10.1145/1698759.1698767
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500009
DA 2024-07-18
ER

PT J
AU Geelen, B
   Ferentinos, V
   Catthoor, F
   Lafruit, G
   Verkest, D
   Lauwereins, R
   Stouraitis, T
AF Geelen, Bert
   Ferentinos, Vissarion
   Catthoor, Francky
   Lafruit, Gauthier
   Verkest, Diederik
   Lauwereins, Rudy
   Stouraitis, Thanos
TI Spatial Locality Exploitation for Runtime Reordering of JPEG2000 Wavelet
   Data Layouts
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Design; Theory; Layout transformations; spatial locality;
   wavelet transform
AB Exploitation of spatial locality is essential for memories to increase the access bandwidth and to reduce the access-related latency and energy per word. Spatial locality exploitation of a kernel can be improved by modifying placement of data in memory, but this may be felt not only by the kernel itself, but also in other application components accessing the same data. Thus care is needed to avoid global miss-rate improvements are thwarted by miss-rate increases in other application components. This article examines application-level miss-rate increases due to handling modified Wavelet Transform data layouts by explicitly reordering at runtime, exploiting the execution order freedom within a reordering buffer when the layout of surrounding components is known. For the JPEG2000 application, taking into account the reordering costs still results in 80% net WT miss-rate gains.
C1 [Geelen, Bert; Ferentinos, Vissarion; Catthoor, Francky; Lafruit, Gauthier; Verkest, Diederik; Lauwereins, Rudy] IMEC, Louvain, Belgium.
   [Ferentinos, Vissarion] Univ Patras, Dept Elect Engn, GR-26110 Patras, Greece.
   [Geelen, Bert; Catthoor, Francky; Lauwereins, Rudy] Katholieke Univ Leuven, Dept Elect Engn, Louvain, Belgium.
   [Verkest, Diederik] Vrije Univ Brussels, Dept Elect Engn, Brussels, Belgium.
   [Geelen, Bert; Catthoor, Francky; Lafruit, Gauthier; Verkest, Diederik; Lauwereins, Rudy] Interdisciplinary Inst BroadBand Technol, Belgium IBBT, B-9050 Ghent, Belgium.
C3 IMEC; University of Patras; KU Leuven; Vrije Universiteit Brussel
RP Geelen, B (corresponding author), IMEC, Louvain, Belgium.
EM bert.geelen@imec.be
OI Stouraitis, Athanasios/0000-0002-3696-4958
FU Institute for the Promotion of Innovation through Science and Technology
   in Flanders (IWT-Vlaanderen)
FX Research of B. Geelen funded by a Ph. D. grant of the Institute for the
   Promotion of Innovation through Science and Technology in Flanders
   (IWT-Vlaanderen).
CR Baase S., 1988, Computer Algorithms: Introduction to Design and Analysis, V2nd
   Catthoor F., 2002, DATA ACCESS STORAGE
   FERENTINOS V, 2007, P 7 IEEE WORKSH EMB
   GEELEN B, 2008, ACM T EMBED IN PRESS
   GRAPS A, 1995, IEEE COMPUT SCI ENG, V2, P50, DOI 10.1109/99.388960
   Lafruit G, 1999, IEEE T CIRC SYST VID, V9, P218, DOI 10.1109/76.752091
   Meerwald P, 2002, PROC SPIE, V4671, P626, DOI 10.1117/12.453105
   Panda P.R., 1998, MEMORY ISSUES EMBEDD
   TRAUBMAN D, 2002, JPEG2000 IMAGE COMPR
NR 9
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 8
DI 10.1145/1640457.1640465
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600008
DA 2024-07-18
ER

PT J
AU Yuh, PH
   Yang, CL
   Li, CF
   Lin, CH
AF Yuh, Ping-Hung
   Yang, Chia-Lin
   Li, Chi-Feng
   Lin, Chung-Hsiang
TI Leakage-Aware Task Scheduling for Partially Dynamically Reconfigurable
   FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 12th International Symposium on Low Power Electronics and Design
CY AUG 27-29, 2007
CL Portland, OR
SP ACM SIGDA, IEEE Circuits & Syst Soc
DE Algorithms; Performance; Design; Reconfigurable computing; partially
   dynamical reconfiguration; leakage; scheduling; placement
AB As technology continues to shrink, reducing leakage power of Field-Programmable Gate Arrays (FPGAs) becomes a critical issue for the practical use of FPGAs. In this article, we address the leakage issue of partially dynamically reconfigurable FPGA architectures with sleep transistors embedded into FPGA fabrics. In particular, we focus on eliminating leakage waste due to the delay between reconfiguration and execution time of a task. For partially dynamically reconfigurable FPGAs, the configuration prefetching technique is commonly used to hide runtime reconfiguration overhead. With prefetching, the configuration of a task is loaded into FPGAs as early as possible. Therefore, there is often a delay between reconfiguration and execution time of a task. In this period of time, the SRAM cells allocated to a task cannot be turned off even though they are not utilized.
   In this article, we propose a two-stage task scheduling methodology to reduce leakage waste due to the delay between reconfiguration and execution time of a task without sacrificing performance. In the first stage, a performance-driven task scheduler that targets at minimizing the schedule length is invoked to generate an initial placement. In the second stage, a postplacement leakage-aware task scheduling is applied to refine the initial placement such that leakage waste is minimized provided that the schedule length is not increased. To solve the postplacement leakage optimization problem, we propose two algorithms. The first one is an optimal algorithm based on Integer Linear Programming (ILP). The second algorithm is a heuristic approach that iteratively refines the placement to reduce leakage waste. Experimental results on real and synthetic designs show that the efficiency and effectiveness of the proposed postplacement leakage reduction techniques.
C1 [Yuh, Ping-Hung; Yang, Chia-Lin; Li, Chi-Feng; Lin, Chung-Hsiang] Natl Taiwan Univ, Dept CSIE, Taipei 10764, Taiwan.
C3 National Taiwan University
RP Yang, CL (corresponding author), Natl Taiwan Univ, Dept CSIE, 1,Sec 4,Roosevelt Rd, Taipei 10764, Taiwan.
EM r91089@csie.ntu.edu.tw; yangc@csie.ntu.edu.tw; r94058@csie.ntu.edu.tw;
   f94040@csie.ntu.edu.tw
OI YANG, CHIA-LIN/0000-0003-0091-5027
CR *ALT INC, 2005, STRAT 2 DEV HDB
   Anderson JH, 2006, IEEE T COMPUT AID D, V25, P423, DOI 10.1109/TCAD.2005.853692
   [Anonymous], 2003, P 2003 ACMSIGDA 11 I, DOI 10.1145/611817.611844
   Banerjee S, 2005, DES AUT CON, P335
   BANERJEE S, 2005, CECSTR0502 U CAL IRV
   Banerjee S, 2006, IEEE T VLSI SYST, V14, P1189, DOI 10.1109/TVLSI.2006.886411
   Bharadwaj RP, 2005, ASIA S PACIF DES AUT, P651, DOI 10.1145/1120725.1120985
   Calhoun BH, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P104
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   ENGEL F, 2004, P INT S GNSS GPS
   Fekete SP, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P658, DOI 10.1109/DATE.2001.915093
   Gayasen A., 2004, FPGA 04, P51
   HAUCK S, 1998, P ACM SIGDA INT S FI, P65
   Kim NS, 2004, IEEE T VLSI SYST, V12, P167, DOI 10.1109/TVLSI.2003.821550
   LACH J, 2004, P IEEE INT C COMP DE
   Li F, 2004, DES AUT CON, P735
   LODI A, 2005, P AS S PAC DES AUT C
   Lopez-Benitez N, 1999, PROC HETER COMP WORK, P112, DOI 10.1109/HCW.1999.765116
   Makhorin A, GLPK (GNU linear programming kit)
   Meng Y, 2006, DES AUT CON, P612, DOI 10.1109/DAC.2006.229306
   MUTOH S, 2003, IEEE J SOLID-ST CIRC, V38, P1838
   *TORSCHE, 1999, TORSCHE SCHED TOOLB, P61
   Tschanz JW, 2003, IEEE J SOLID-ST CIRC, V38, P1838, DOI 10.1109/JSSC.2003.818291
   Tuan T, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P57, DOI 10.1109/CICC.2003.1249359
   *XIL INC, 2005, VIRT 2 PRO VIRT 2 PR
   Yuh PH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P300, DOI 10.1109/ICCAD.2004.1382590
   Yuh PH, 2004, ASIA S PACIF DES AUT, P725
NR 28
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 52
DI 10.1145/1562514.1562520
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487LQ
UT WOS:000269276100005
DA 2024-07-18
ER

PT J
AU Pasricha, S
   Park, YH
   Dutt, N
   Kurdahi, FJ
AF Pasricha, Sudeep
   Park, Young-Hwan
   Dutt, Nikil
   Kurdahi, Fadi J.
TI System-level PVT Variation-Aware Power Exploration of On-Chip
   Communication Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; PVT variation; on-chip communication
   architectures; performance exploration; power estimation; digital
   systems; high-level synthesis
AB With the shift towards deep submicron (DSM) technologies, the increase in leakage power and the adoption of power-aware design methodologies have resulted in potentially significant variations in power consumption under different process, voltage, and temperature (PVT) corners. In this article, we first investigate the impact of PVT corners on power consumption at the system-on-chip (SoC) level, especially for the on-chip communication infrastructure. Given a target technology library, we then show how it is possible to "scale up" and abstract the PVT variability at the system level, allowing characterization of the PVT-aware design space early in the design flow. We conducted several experiments to estimate power for PVT corner cases, at the gate level, as well as at the higher system level. Our preliminary results are very interesting, and indicate that (i) there are significant variations in power consumption across PVT corners; and (ii) the PVT-aware power estimation problem may be amenable to a reasonably simple abstraction at the system level.
C1 [Pasricha, Sudeep] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
   [Park, Young-Hwan; Dutt, Nikil; Kurdahi, Fadi J.] Univ Calif Irvine, Ctr Embedded Comp Sci, Irvine, CA 92697 USA.
C3 Colorado State University; University of California System; University
   of California Irvine
RP Pasricha, S (corresponding author), Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA.
EM sudeep@engr.colostate.edu; younghwp@uci.edu; dutt@uci.edu;
   kurdahi@uci.edu
RI Pasricha, Sudeep/AAJ-9463-2020
OI Pasricha, Sudeep/0000-0002-0846-0066; Kurdahi, Fadi/0000-0002-6982-365X
FU SRC [2005-HJ-1330]
FX This research was partially supported by grants from SRC (2005-HJ-1330).
CR Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Banerjee K, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P158
   Benini L, 2000, IEEE T COMPUT AID D, V19, P969, DOI 10.1109/43.863637
   BONA A, 2004, P C DES AUT TEST EUR
   Borkar S, 2004, DES AUT CON, P75
   CALDARI M, 2003, P C DES AUT TEST EUR
   DHANWADA N, 2005, P 3 IEEE ACM IFIP IN
   Faraway JJ., 2004, LINEAR MODELS R, p68,101
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   *JVT ISO IEC MPEG, 2003, H264ISOIEC1449610AVC
   Khandelwal V, 2005, DES AUT CON, P89
   KRETZSCHMAR C, 2004, P C DES AUT TEST EUR
   Lahiri K, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P236
   Lahiri T, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P261, DOI 10.1109/ASPDAC.2002.994932
   Lajolo M, 2002, IEEE T VLSI SYST, V10, P253, DOI 10.1109/TVLSI.2002.1043328
   Le JY, 2004, DES AUT CON, P343, DOI 10.1145/996566.996665
   LEE I, 2006, P AS S PAC C DES AUT, P24
   Pasricha S, 2004, DES AUT CON, P113
   Pasricha S, 2008, MORG KAUF SER SYST, P1
   PASRICHA S, 2002, P SNUG C
   Pasricha Sudeep., 2006, CODES ISSS 06, P300
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   RAGHUNANDAN C, 2008, P 9 INT S QUAL EL DE, P43
   Sotiriadis PP, 2002, IEEE T VLSI SYST, V10, P341, DOI 10.1109/TVLSI.2002.1043337
   Tuuna S, 2008, I CONF VLSI DESIGN, P228, DOI 10.1109/VLSI.2008.73
   Wang HW, 2005, PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, P117, DOI 10.1109/IWVDVT.2005.1504565
NR 26
TC 4
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 20
DI 10.1145/1497561.1497563
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400002
DA 2024-07-18
ER

PT J
AU Nacul, AC
   Givargis, T
AF Nacul, Andre C.
   Givargis, Tony
TI Synthesis of time-constrained multitasking embedded software
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; code serialization; multitasking; real-time embedded software;
   software synthesis
AB In modern embedded systems, software development plays a vital role. Many key functions are being migrated to software, aiming at a shorter time to market and easier upgrades. Multitasking is increasingly common in embedded software, and many of these tasks incorporate real-time constraints. Although multitasking simplifies coding, it demands an operating system and imposes significant overhead on the system. The use of serializing compilers, such as the Phantom compiler, allows the synthesis of a monolithic code from a multitasking C application, eliminating the need for an operating system. In this article, we introduce the synthesis of multitasking applications that execute in a timely manner. We incorporate the notion of timing constraints into the Phantom compiler, and show that our approach is effective in meeting such constraints, allowing fine-grained concurrency among the tasks. As an additional case study, we present the implementation of a software-based modem and show that real-time applications such as the modem have guaranteed performance in the serialized code generated by the Phantom compiler.
C1 Univ Calif Irvine, Ctr Embedded Comp Syst, Dept Comp Sci, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Nacul, AC (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Dept Comp Sci, 444 Comp Sci, Irvine, CA 92697 USA.
EM nacul@uci.edu; givargis@uci.edu
CR [Anonymous], P DES AUT TEST EUR D
   [Anonymous], 2005, Open systemc initiative, IEEE 1666 LRM
   [Anonymous], US RDTSC INSTR PERF
   Aycock J, 2003, ACM COMPUT SURV, V35, P97, DOI 10.1145/857076.857077
   Balarin F, 1999, IEEE T COMPUT AID D, V18, P834, DOI 10.1109/43.766731
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   BESANA M, 2003, P DES AUT TEST EUR D
   CORTADELIA J, 2002, P DES AUT C DAC
   Cortés LA, 2005, 11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P422, DOI 10.1109/RTCSA.2005.72
   CORTES LA, 2004, P DATE, P176
   Dean AG, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.27
   EDWARDS S, 1999, P CODES
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   Edwards SA, 2002, IEEE T COMPUT AID D, V21, P169, DOI 10.1109/43.980257
   Ermedahl A, 2005, IEEE T COMPUT, V54, P1104, DOI 10.1109/TC.2005.139
   FISHER J, 2002, EMBEDDED COMPUTING V
   Gauthier L, 2001, IEEE T COMPUT AID D, V20, P1293, DOI 10.1109/43.959858
   GOEL A, 2002, P USENIX S OP SYST D
   Gosling James, 1996, The Java Language Specification
   HERRERA F, 2003, P DES AUT TEST EUR D
   HSIUNG PA, 2002, P AS PAC SOFTW ENG C
   KARKOWSKI I, 1998, P INT C PAR ARCH COM
   KIRNER R, 2005, P INT S OBJ OR REAL
   Labrosse J.J., 2002, MicroC OS II: The Real Time Kernel
   Le Moigne R., 2004, P DES AUT TEST EUR D
   LIN B, 1998, P DATE
   *MEAS COMP INC, 2005, PCI DAS4020 12 SPEC
   *MICR CORP, 2003, C 2 0 SPEC
   MOREIRA J, 1995, P WORKSH LANG COMP P
   NACUL A, 2005, PHANTOM COMPILER 0 8
   Nácul AC, 2005, DES AUT TEST EUROPE, P742, DOI 10.1109/DATE.2005.197
   Nácul AC, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P190, DOI 10.1109/ICCAD.2004.1382569
   *REDH INC, 2005, EMB CONF OP SYST ECO
   Reisig W., 1992, PRIMER PETRI NET DES
   SCHOUTEN D, 1995, THESIS U ILLINOIS UR
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   VERCAUTEREN S, 1996, P DES AUT C DAC
   VERDIERE V, 2002, P EMSOFT
NR 38
TC 3
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 822
EP 847
DI 10.1145/1179461.1179463
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Obenaus, ST
   Szymanski, TH
AF Obenaus, ST
   Szymanski, TH
TI Gravity: Fast placement for 3-D VLSI
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; placement; 3-D VLSI; 3-D integrated
   circuits
ID LAYOUT; DESIGN; CHIP
AB Three dimensional integration is an increasingly feasible method of implementing complex circuitry. For large circuits, which most benefit from 3-D designs, efficient placement algorithms with low time complexity are required.
   We present an iterative 3-D placement algorithm that places circuit elements in three dimensions in linear time. Using an order of magnitude less time, our proposed algorithm produces placements with better than 11% less wire lengths than partitioning placement using the best and fastest partitioner. Due to the algorithms iterative nature, wire-length results can be further improved by increasing the number of iterations.
   Further, we provide empirical evidence that large circuits benefit most from 3-D technology and that even a small number of layers can provide significant wire-length improvements.
C1 McMaster Univ, Dept Elect & Comp Engn, Hamilton, ON L8S 4K1, Canada.
C3 McMaster University
RP 605-3460 Peel St, Montreal, PQ H3A 2M1, Canada.
EM obenaus@obenaus.org; teds@ece.eng.mcmaster.ca
OI Szymanski, Ted/0000-0001-8429-1180
CR ALPERT CJ, 1998, P INT S PHYS DES, P85
   [Anonymous], P CAN WORKSH FIELD P
   Antreich K. J., 1982, 1982 International Symposium on Circuits and Systems, P481
   BRGLEZ F, 1993, IEEE DES TEST COMPUT, V10, P87
   CHANG RI, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P103, DOI 10.1109/ICNN.1993.298523
   CHIRICESCU SMS, 1998, 1998 IEEE INT S CIRC, V2, P232
   DEPREITERE J, 1994, LECT NOTES COMPUTER, V849, P352
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GOTO S, 1981, IEEE T CIRCUITS SYST, V28, P12, DOI 10.1109/TCS.1981.1084903
   HANAN M, 1966, SIAM J APPL MATH, V14, P255, DOI 10.1137/0114025
   Karypis G, 1997, DES AUT CON, P526, DOI 10.1145/266021.266273
   KLEINHANS JM, 1991, IEEE T COMPUT AID D, V10, P356, DOI 10.1109/43.67789
   KOFORD JS, 1998, Patent No. 5754444
   Leeser M, 1998, IEEE DES TEST COMPUT, V15, P16, DOI 10.1109/54.655178
   LEIGHTON FT, 1986, SIAM J COMPUT, V15, P793, DOI 10.1137/0215057
   OBENAUS ST, 1999, VLSI SYSTEMS CHIP, P447
   OBENAUS STH, 2000, THESIS MCGILL U
   OHMURA M, 1998, 1998 IEEE INT S CIRC, V6, P195
   Parakh PN, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P275, DOI 10.1109/DAC.1998.724481
   REBER M, 1986, 1996 IEEE INT S CIRC, P121
   SHAHOOKAR K, 1991, COMPUT SURV, V23, P143, DOI 10.1145/103724.103725
   TANPRASERT T, 2000, 2000 IEEE INT S CIRC, V3, P69
   TIA TS, 1993, EURO-DAC 93 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL 93 : PROCEEDINGS, P66
   TONG CC, 1995, IEEE T COMPUT, V44, P106
   Tsay R.-S., 1988, P DESIGN AUTOMATION, P318
   TSAY RS, 1991, IEEE T CIRCUITS SYST, V38, P521, DOI 10.1109/31.76488
   UEDA K, 1985, IEEE T COMPUT AID D, V4, P12, DOI 10.1109/TCAD.1985.1270094
   Vygen J, 1997, DES AUT CON, P746, DOI 10.1145/266021.266360
   WIPFLER GJ, 1982, P ACM IEEE DES AUT C, P671
NR 30
TC 16
Z9 18
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2003
VL 8
IS 3
BP 298
EP 315
DI 10.1145/785411.785413
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 696JX
UT WOS:000183884800002
DA 2024-07-18
ER

PT J
AU Chang, YJ
   Yan, YJ
   Zhu, CS
   Liu, YJ
AF Chang, Yajing
   Yan, Yingjian
   Zhu, Chunsheng
   Liu, Yanjiang
TI A High-performance Masking Design Approach for Saber against High-order
   Side-channel Attack
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Post-quantum cryptography; high-order masking; Saber; test vector
   leakage assessment; PINI
AB Post-quantum cryptography (PQC) has become the most promising cryptographic scheme against the threat of quantum computing to conventional public-key cryptographic schemes. Saber, as the finalist in the third round of the PQC standardization procedure, presents an appealing option for embedded systems due to its high encryption efficiency and accessibility. However, side-channel attack (SCA) can easily reveal confidential information by analyzing the physical manifestations, and several works demonstrate that Saber is vulnerable to SCAs. In this work, a ciphertext comparison method for masking design based on the bitslicing technique and zerotest is proposed, which balances the tradeoffbetween the performance and security of comparing two arrays. The mathematical description of the proposed ciphertext comparison method is provided, and its correctness and security metrics are analyzed under the concept of PINI. Moreover, a high-order masking approach based on the state of the art, including the hash functions, centered binomial sampling, masking conversions, and proposed ciphertext comparison, is presented, using the bitslicing technique to improve throughput. As a proof of concept, the proposed implementation of Saber is on the ARM Cortex-M4. The performance results show that the runtime overhead factor of 1st-, 2nd-, and 3rd-order masking is 3.01x, 5.58x, and 8.68x, and the dynamic memory used for 1st-, 2nd-, and 3rd-order masking is 17.4kB, 24.0kB, and 30.2kB, respectively. The SCA-resilience evaluation results illustrate that the 1st-order Test Vectors Leakage Assessment (TVLA) result fails to reveal the secret key with 100,000 traces.
C1 [Chang, Yajing; Yan, Yingjian; Zhu, Chunsheng; Liu, Yanjiang] Informat Engn Univ, Shangcheng Rd 12, Zhengzhou 450000, Henan, Peoples R China.
C3 PLA Information Engineering University
RP Yan, YJ (corresponding author), Informat Engn Univ, Shangcheng Rd 12, Zhengzhou 450000, Henan, Peoples R China.
EM changyajingMAG@163.com; yanyingjian@163.com; cszhu01@126.com;
   liuyj_1013@126.com
RI Liu, Yanjiang/GQI-0311-2022
OI Liu, Yanjiang/0000-0003-1806-6748
CR Abdulrahman A., 2021, IACR Trans. Cryptogr. Hardw. Embed. Syst., P127, DOI [10.46586/tches.v2022, DOI 10.46586/TCHES.V2022.I1.127-151]
   Bache Florian, 2020, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2020, P483, DOI [10.13154/tches.v2020.i3.483-507, DOI 10.13154/TCHES.V2020.I3.483-507]
   Barthe G., 2016, P ACM SIGSAC C COMP, P116, DOI DOI 10.1145/2976749
   Bertoni G. V., KECCAK SPECIFICATION
   Bettale L., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., P22, DOI DOI 10.13154/TCHES.V2018.I2.22-45
   Bhasin S., 2021, IACR Trans. Cryptogr. Hardw. Embed. Syst, V2021, P334, DOI [10.46586/tches.v2021.i3.334-359, DOI 10.46586/TCHES.V2021.I3.334-359]
   Bos Joppe W., 2021, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2021, P173, DOI [10.46586/tches.v2021.i4.173-214, DOI 10.46586/TCHES.V2021.I4.173-214]
   Bronchain O., 2022, IACR Trans. Crypt. Hardw. Embed. Syst., P553
   Cassiers G, 2020, IEEE T INF FOREN SEC, V15, P2542, DOI 10.1109/TIFS.2020.2971153
   Chari S., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P398
   Coron J. S., 2021, Report 2021/1615
   Coron JS, 2014, LECT NOTES COMPUT SC, V8731, P188, DOI 10.1007/978-3-662-44709-3_11
   Coron JS, 2003, LECT NOTES COMPUT SC, V2779, P89, DOI 10.1007/978-3-540-45238-6_8
   D'Anvers Jan-Pieter, 2018, Progress in Cryptology - AFRICACRYPT 2018. 10th International Conference on Cryptology in Africa. Proceedings: LNCS 10831, P282, DOI 10.1007/978-3-319-89339-6_16
   DAnvers J., 2020, SABER ALGORITHM SPEC
   DAnvers J.P., 2022, Paper 2022/110
   DAnvers Jan-Pieter, 2022, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2, P115, DOI [10.46586/tches.v2022.i2.115-139, DOI 10.46586/TCHES.V2022.I2.115-139]
   Goodwill B. J. Gilbert, 2011, NIST NON ATT TEST WO, V7, P115
   Goubin L., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P3
   Gross H, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P205, DOI 10.1109/DSD.2017.21
   Hofheinz D, 2017, LECT NOTES COMPUT SC, V10677, P341, DOI 10.1007/978-3-319-70500-2_12
   Ishai Y, 2003, LECT NOTES COMPUT SC, V2729, P463, DOI 10.1007/978-3-540-45146-4_27
   Kiaei P, 2023, IEEE T EMERG TOP COM, V11, P497, DOI 10.1109/TETC.2022.3215480
   Kocher Paul, 1999, LECT NOTES COMPUTER, P388, DOI [DOI 10.1007/3-540-48405-1_25, 10.1007/3-540-48405-1_25]
   Kundu S, 2022, LECT NOTES COMPUT SC, V13409, P93, DOI 10.1007/978-3-031-14791-3_5
   Matthias J. K., PQM4: Post-quantum crypto library for the ARM Cortex-M4
   Ngo Kalle, 2021, ASHES '21: Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security, P51, DOI 10.1145/3474376.3487277
   Ngo Kalle, 2021, IACR Trans. Cryptogr. Hardw. Embed. Syst, V4, P676, DOI [10.46586/tches.v2021.i4.676-707, DOI 10.46586/TCHES.V2021.I4.676-707]
   Oder T., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., P142
   Ravi P., 2020, IACR Transactions on Cryptographic Hardware and Embedded Systems, P307
   Ravi P. V., 2020, IACR Cryptol. ePrint Arch., P549
   Ravi P, 2022, IEEE T INF FOREN SEC, V17, P684, DOI 10.1109/TIFS.2021.3139268
   Razafindraibe A, 2007, LECT NOTES COMPUT SC, V4644, P340
   Reparaz O, 2016, LECT NOTES COMPUT SC, V9606, P233, DOI 10.1007/978-3-319-29360-8_15
   Reparaz O, 2015, LECT NOTES COMPUT SC, V9293, P683, DOI 10.1007/978-3-662-48324-4_34
   Schneider Tobias, 2019, Public-Key Cryptography - PKC 2019. 22nd IACR International Conference on Practice and Theory of Public-Key Cryptography. Proceedings: Lecture Notes in Computer Science (LNCS 11443), P534, DOI 10.1007/978-3-030-17259-6_18
   Sim BY, 2020, IEEE ACCESS, V8, P183175, DOI 10.1109/ACCESS.2020.3029521
   Ueno R., 2022, IACR Tran. on Cryptographic Hardware and Embedded Systems 2022, P296, DOI 10.46586/tches.v2022.i1.296-322
   Van Beirendonck M, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3429983
NR 39
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 91
DI 10.1145/3611670
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600004
DA 2024-07-18
ER

PT J
AU Ding, B
   Huang, JL
   Wang, JP
   Xu, Q
   Chen, S
   Kang, Y
AF Ding, Bo
   Huang, Jinglei
   Wang, Junpeng
   Xu, Qi
   Chen, Song
   Kang, Yi
TI Task Modules Partitioning, Scheduling and Floorplanning for Partially
   Dynamically Reconfigurable Systems with Heterogeneous Resources
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Heterogeneous resources; partition; schedule; Floorplan; RRs; PDRS; ILP
ID SEQUENCE; GRAPHS
AB Some field programmable gate arrays (FPGAs) can be partially dynamically reconfigurable with heterogeneous resources distributed on the chip. FPGA-based partially dynamically reconfigurable system (FPGA-PDRS) can be used to accelerate computing and improve computing flexibility. However, the traditional design of FPGA-PDRS is based on manual design. Implementing the automation of FPGA-PDRS needs to solve the problems of task modules partitioning, scheduling, and floorplanning on heterogeneous resources. Existing works only partly solve problems for the automation process of FPGA-PDRS or model homogeneous resources for FPGA-PDRS. To better solve the problems in the automation process of FPGA-PDRS and narrow the gap between algorithm and application, in this paper, we propose a complete workflow including three parts: pre-processing to generate the lists of task module candidate shapes according to the resource requirements, exploration process to search the solution of task modules partitioning, scheduling, and floorplanning, and post-optimization to improve the floorplan success rate. Experimental results show that, compared with state-of-the-art work, the pre-processing process can reduce the occupied area of task modules by 6% on average; the proposed complete workflow can improve performance by 9.6%, and reduce communication cost by 14.2% with improving the resources reuse rate of the heterogeneous resources on the chip. Based on the solution generated by the exploration process, the post-optimization process can improve the floorplan success rate by 11%.
C1 [Ding, Bo; Huang, Jinglei; Wang, Junpeng; Xu, Qi; Chen, Song; Kang, Yi] Univ Sci & Technol China, Dept Elect Sci & Technol, 96 Jinzhai Rd, Hefei 230026, Peoples R China.
   [Chen, Song; Kang, Yi] Hefei Comprehens Natl Sci Ctr, Inst Artificial Intelligence, 96 Jinzhai Rd, Hefei 230026, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Chen, S (corresponding author), Univ Sci & Technol China, Dept Elect Sci & Technol, 96 Jinzhai Rd, Hefei 230026, Peoples R China.; Chen, S (corresponding author), Hefei Comprehens Natl Sci Ctr, Inst Artificial Intelligence, 96 Jinzhai Rd, Hefei 230026, Peoples R China.
EM dingbo@mail.ustc.edu.cn; huangjl@mail.ustc.edu.cn;
   wjp97@mail.ustc.edu.cn; xuqi@ustc.edu.cn; songch@ustc.edu.cn;
   ykang@ustc.edu.cn
RI Chen, Song/K-3842-2012
OI Chen, Song/0000-0003-0341-3428; Wang, Junpeng/0000-0002-8810-3172; ,
   Yi/0000-0002-5487-6855
FU National Key R&D Program of China [2019YFB2204800]; National Natural
   Science Foundation of China (NSFC) [U19A2074, 61931008, 61874102,
   62141415]; CAS Project for Young Scientists in Basic Research
   [YSBR-029k]; Strategic Priority Research Program of Chinese Academy of
   Sciences [XDB44000000]
FX This work was supported in part by the National Key R&D Program of China
   under grant No. 2019YFB2204800, in part by National Natural Science
   Foundation of China (NSFC) under grant Nos. U19A2074, 61931008,
   61874102, and 62141415, in part by CAS Project for Young Scientists in
   Basic Research under grant No. YSBR-029k, in part by the Strategic
   Priority Research Program of Chinese Academy of Sciences, Grant No.
   XDB44000000. The authors would like to thank Information Science
   Laboratory Center of USTC for the hardware & software services.
CR Amd Xilinx, 2019, VC707 Evaluation Board:User Guide
   AMD-Xilinx, 2022, Vivado design suite user guide-partial reconfiguration
   Banerjee P, 2011, IEEE T COMPUT AID D, V30, P8, DOI 10.1109/TCAD.2010.2079390
   Banerjee P, 2009, IEEE T COMPUT AID D, V28, P651, DOI 10.1109/TCAD.2009.2015738
   Biondi A, 2017, NASA ESA CONF, P172, DOI 10.1109/AHS.2017.8046375
   Biondi A, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P1, DOI [10.1109/RTSS.2016.37, 10.1109/RTSS.2016.010]
   Bolchini C., 2011, 2011 International Conference on Field Programmable Logic and Applications, P532, DOI 10.1109/FPL.2011.104
   Chen S, 2008, IEEE T COMPUT AID D, V27, P858, DOI 10.1109/TCAD.2008.917968
   Chen S, 2020, IEEE T COMPUT AID D, V39, P199, DOI 10.1109/TCAD.2018.2883982
   Cordone R, 2009, IEEE T COMPUT AID D, V28, P662, DOI 10.1109/TCAD.2009.2015739
   Deiana EA, 2015, PROC INT CONF RECON
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Ganesan S., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P320, DOI 10.1109/DATE.2000.840290
   Gary M.R., 1982, SOC IND APPL MATH, V24, P90, DOI [10.1137/1024022, DOI 10.1137/1024022]
   Gurobi Optimization, 2021, Gurobi Optimizer Reference Manual
   Happe Markus, 2015, Applied Reconfigurable Computing. 11th International Symposium, ARC 2015. Proceedings: LNCS 9040, P79, DOI 10.1007/978-3-319-16214-0_7
   Hauck S., 2010, Reconfigurable computing: the theory and practice computation
   Iturbe X, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629639
   Jiang YC, 2007, IEEE T VLSI SYST, V15, P1351, DOI 10.1109/TVLSI.2007.909806
   Koch D., 2012, Partial Reconfiguration on FPGAs : Architectures, Tools and Applications, V153
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Liu LB, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3357375
   Montone A, 2010, ACM T RECONFIG TECHN, V3, DOI 10.1145/1862648.1862654
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Purgato A, 2016, IEEE SYM PARA DISTR, P189, DOI 10.1109/IPDPSW.2016.176
   Rabozzi M, 2017, IEEE T VLSI SYST, V25, P151, DOI 10.1109/TVLSI.2016.2562361
   Rabozzi M, 2015, ANN IEEE SYM FIELD P, P252, DOI 10.1109/FCCM.2015.16
   Rana Vincenzo, 2009, P 7 IEEE ACM INT C H, P325
   Saha S, 2015, IEEE EMBED SYST LETT, V7, P23, DOI 10.1109/LES.2015.2396069
   Seyoum B, 2021, 36TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, SAC 2021, P481, DOI 10.1145/3412841.3441928
   Seyoum BB, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358202
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singhal L, 2006, I C FIELD PROG LOGIC, P605
   Tang Q, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3403702
   Vipin K, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3193827
   Wang C, 2017, Arxiv, DOI arXiv:1712.04771
   Yao R, 2022, IEEE T VLSI SYST, V30, P474, DOI 10.1109/TVLSI.2022.3151402
   Yousuf S, 2016, IEEE COMP SOC ANN, P30, DOI 10.1109/ISVLSI.2016.73
   Yuh PH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P300, DOI 10.1109/ICCAD.2004.1382590
   Yuh PH, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278350
NR 41
TC 0
Z9 0
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 103
DI 10.1145/3625295
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600016
DA 2024-07-18
ER

PT J
AU Aghaeekiasaraee, E
   Tabrizi, AF
   Fontana, TA
   Netto, R
   Almeida, SF
   Gandhi, U
   Güntzel, JL
   Westwick, D
   Behjat, L
AF Aghaeekiasaraee, Erfan
   Tabrizi, Aysa Fakheri
   Fontana, Tiago Augusto
   Netto, Renan
   Almeida, Sheiny Fabre
   Gandhi, Upma
   Guntzel, Jose Luis
   Westwick, David
   Behjat, Laleh
TI CRP2.0: A Fast and Robust Cooperation between Routing and Placement in
   Advanced Technology Nodes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electronic design automation; physical synthesis; placement; routing;
   detailed routing; detailed placement
ID DETAILED PLACEMENT; DRIVEN PLACER; EFFICIENT
AB Traditionally, the placement and routing stages of a physical design are performed separately. Because of the additional complexities arising in advanced technology nodes, they have become more interdependent. Therefore, creating efficient cooperation between the routing and placement steps has become an important topic in Electronic Design Automation (EDA). In this article, a framework that allows cooperation between routing and placement is proposed. The main objective of the proposed framework is to improve the detailed routing solution by combining routing and placement. The core of this framework is the Cooperation between Routing and Placement (CRP2.0)1 engine including techniques to combine routing and placement. The key contributions of CRP2.0 include an Integer Linear Programming (ILP)-based Detailed Placement (ILP-DP), net classification, and two Cost and Net Caching techniques. The efficacy of the proposed framework is evaluated on the official ACM/IEEE International Symposium on Physical Design (ISPD) 2018 and 2019 contest benchmarks. In this article, we show that by using the Cost Caching technique, the global routing runtime compared with state-of-the-art algorithms was reduced by 28.56%, on average. Moreover, numerical results show that when working with advanced technology nodes, the proposed framework can improve the detailed routing score by an average of 0.3% while only moving 0.7% of the cells, on average. The proposed engine can be employed as an add-on to the physical design flow between the global routing and detailed routing steps.
C1 [Aghaeekiasaraee, Erfan; Tabrizi, Aysa Fakheri; Gandhi, Upma; Westwick, David; Behjat, Laleh] Univ Calgary, 2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
   [Tabrizi, Aysa Fakheri; Netto, Renan; Almeida, Sheiny Fabre; Guntzel, Jose Luis] Univ Fed Santa Catarina, BR-88040900 Florianopolis, SC, Brazil.
C3 University of Calgary; Universidade Federal de Santa Catarina (UFSC)
RP Aghaeekiasaraee, E (corresponding author), Univ Calgary, 2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
EM erfan.aghaeekiasarae@ucalgary.ca; afakheri@ucalgary.ca;
   tiagoaugustofontana@gmail.com; renan.o.netto@gmail.com;
   sheiny.fabre@gmail.com; upma.gandhi@ucalgary.ca; j.guntzel@ufsc.br;
   dwestwic@ucalgary.ca; laleh@ucalgary.ca
OI Fakheri Tabrizi, Aysa/0000-0002-6742-8824; Aghaee Kiasaraee,
   Erfan/0000-0002-8478-7335; Behjat, Laleh/0000-0002-8122-0990; Oliveira
   Netto, Renan/0000-0002-2268-3389; Fontana, Tiago
   Augusto/0000-0001-8314-5990; Guntzel, Jose Luis/0000-0002-7712-869X;
   Westwick, David/0000-0002-1470-6800; Almeida, Sheiny/0000-0002-7469-0548
CR Aghaeekiasaraee E, 2022, DES AUT TEST EUROPE, P772, DOI 10.23919/DATE54114.2022.9774530
   Alpert C. J., 2008, Handbook of algorithms for physical design automation.
   [Anonymous], 2009, INT BUSINESS MACHINE, V46, P157
   Chang Yen-Jung, 2008, IEEE ACM INT C COMP
   Chen GJ, 2020, IEEE T COMPUT AID D, V39, P1902, DOI 10.1109/TCAD.2019.2927542
   Chen JL, 2021, IEEE T COMPUT AID D, V40, P2128, DOI 10.1109/TCAD.2020.3032619
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Darav Nima Karimpour, 2016, ACMTrans. Des. Automat. Electron. Syst, V21, P1
   FangzhouWang Lixin Liu, 2021, IEEE ACM INT C COMP, P1
   Fontana TA, 2021, IEEE COMP SOC ANN, P25, DOI 10.1109/ISVLSI51109.2021.00016
   Gessler F, 2020, I CONF VLSI DESIGN, P78, DOI 10.1109/VLSID49098.2020.00031
   Guo Zizheng, 2020, 39 INT C COMP AID DE
   Guttman A., 1984, SIGMOD Record, V14, P47, DOI 10.1145/971697.602266
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   He JY, 2022, ASIA S PACIF DES AUT, P586
   He X, 2013, DES AUT CON
   Hu KS, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643568
   Hu KS, 2020, ICCAD-IEEE ACM INT
   Huang CC, 2018, IEEE T COMPUT AID D, V37, P669, DOI 10.1109/TCAD.2017.2712665
   Huang ZP, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11010051
   Jianli Chen, 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), DOI 10.1145/3061639.3062330
   Kahng AB, 2011, VLSI PHYSICAL DESIGN: FROM GRAPH PARTITIONING TO TIMING CLOSURE, P1, DOI 10.1007/978-90-481-9591-6
   Kahng AB, 2021, IEEE T COMPUT AID D, V40, P547, DOI 10.1109/TCAD.2020.3003234
   Kahng Andrew B., 2021, INT S PHYS DES ISPD, P15
   Lee TH, 2008, IEEE T COMPUT AID D, V27, P1643, DOI 10.1109/TCAD.2008.927733
   Lee TH, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P159
   Lin T, 2015, IEEE T COMPUT AID D, V34, P447, DOI 10.1109/TCAD.2015.2394383
   Lin YB, 2020, IEEE T COMPUT AID D, V39, P5083, DOI 10.1109/TCAD.2020.2971531
   Lin Yibo, 2019, 56 ACM IEEE DES AUT, P1
   Lin Yibo, 2016, IEEE ACM INT C COMP, P1
   Lin Yibo., 2022, DREAMPlace
   Liu JW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218646
   Liu WH, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), P147, DOI 10.1145/3299902.3311067
   Liu WH, 2013, IEEE T COMPUT AID D, V32, P709, DOI 10.1109/TCAD.2012.2235124
   Mantik S, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P140, DOI 10.1145/3177540.3177562
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Pan M, 2007, DES AUT CON, P59, DOI 10.1109/DAC.2007.375125
   Schling B., 2011, The Boost C++ Libraries
   SECHEN C, 1985, IEEE J SOLID-ST CIRC, V20, P510, DOI 10.1109/JSSC.1985.1052337
   Shojaei H., 2013, Proc. ACM International Symposium on Physical Design, P85
   Viswanathan N, 2005, IEEE T COMPUT AID D, V24, P722, DOI 10.1109/TCAD.2005.846365
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
NR 42
TC 1
Z9 1
U1 8
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 79
DI 10.1145/3590962
PG 42
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700012
OA hybrid
DA 2024-07-18
ER

PT J
AU Zhou, ZH
   Pan, YX
   Lemieux, GGF
   Ivanov, A
AF Zhou, Zhonghua
   Pan, Yuxuan
   Lemieux, Guy G. F.
   Ivanov, Andre
TI MEDUSA: A Multi-Resolution Machine Learning Congestion Estimation Method
   for 2D and 3D Global Routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Congestion estimation; global routing; machine learning; convolutional
   neural networks; CNNs
ID EFFICIENT; ROUTER
AB Routing congestion is one of the many factors that need to be minimized during the physical design phase of large integrated circuits. In this article, we propose a novel congestion estimation method, called MEDUSA, that consists of three parts: (1) a feature extraction and "hyper-image" encoding; (2) a congestion estimation method using a fixed-resolution convolutional neural network model that takes a tile of this hyper-image as input and makes accurate congestion predictions for a small region of the circuit; and (3) a sliding-window method for repeatedly applying this convolutional neural network on a layout, thereby producing higher-resolution congestionmaps for arbitrarily large circuits. The proposed congestion estimation approach works with both 2D (collapsed) and 3D global routing. Using both quantitative metrics and qualitative visual inspection, congestion maps produced with MEDUSA show better accuracy than prior estimation techniques.
   Global routers typically use estimation techniques during their first router iteration and then switch to using actual congestion information extracted from the intermediate router solutions. Experimental results within the same global router infrastructure show a significant impact on quality after the first routing iteration; other estimation techniques result in an average of 22% to 54% higher initial overflow counts. This initial quality improvement carries through to the final global routing solution, with other estimation techniques needing up to 5% more routing iterations and up to 3x more runtime, on average. Compared with other global routers, MEDUSA achieves comparable wire length results and lower total overflow counts (more legal global routing solutions) and is typically faster.
C1 [Zhou, Zhonghua; Pan, Yuxuan; Lemieux, Guy G. F.; Ivanov, Andre] Univ British Columbia, KAIS 4030, Vancouver, BC, Canada.
C3 University of British Columbia
RP Zhou, ZH (corresponding author), Univ British Columbia, KAIS 4030, Vancouver, BC, Canada.
EM zhonghuaz@ece.ubc.ca; yuxuanpan@ece.ubc.ca; lemieux@ece.ubc.ca;
   ivanov@ece.ubc.ca
OI Ivanov, Andre/0000-0002-0882-6750; Pan, Yuxuan/0000-0002-4572-362X
FU Natural Sciences and Engineering Research Council of Canada under its
   Alliance program; Huawei (Canada)
FX This work was supported by grants from the Natural Sciences and
   Engineering Research Council of Canada under its Alliance program and by
   Huawei (Canada).
CR Alawieh MB, 2020, ASIA S PACIF DES AUT, P26, DOI 10.1109/ASP-DAC47756.2020.9045178
   Chai ZM, 2022, SCI CHINA INFORM SCI, V65, DOI 10.1007/s11432-022-3571-8
   Chan WTJ, 2017, ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P15, DOI 10.1145/3036669.3036681
   Chen GJ, 2020, IEEE T COMPUT AID D, V39, P1902, DOI 10.1109/TCAD.2019.2927542
   Chen HY, 2009, ASIA S PACIF DES AUT, P582, DOI 10.1109/ASPDAC.2009.4796543
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Dolgov S, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942107
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   He X, 2011, ICCAD-IEEE ACM INT, P74, DOI 10.1109/ICCAD.2011.6105308
   Hsu MK, 2011, ICCAD-IEEE ACM INT, P80, DOI 10.1109/ICCAD.2011.6105309
   Huang YH, 2019, DES AUT TEST EUROPE, P180, DOI [10.23919/date.2019.8715126, 10.23919/DATE.2019.8715126]
   Hung WT, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P57, DOI 10.1145/3372780.3375557
   ISPD, 2008, ISPD 2008 Global Routing Contest
   Kahng AB, 2022, IEEE T COMPUT AID D, V41, P1076, DOI 10.1109/TCAD.2021.3079268
   Kastner R, 2002, IEEE T COMPUT AID D, V21, P777, DOI 10.1109/TCAD.2002.1013891
   Kim MC, 2011, ICCAD-IEEE ACM INT, P67, DOI 10.1109/ICCAD.2011.6105307
   Kirby R, 2019, IEEE INT CONF VLSI, P217, DOI [10.1109/VLSI-SoC.2019.8920342, 10.1109/vlsi-soc.2019.8920342]
   Lee C. Y., 1961, IRE transactions on electronic computers, VEC-10, P346
   Liang RJ, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P135, DOI 10.1145/3372780.3375560
   Liu JW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218646
   Liu WH, 2013, IEEE T COMPUT AID D, V32, P709, DOI 10.1109/TCAD.2012.2235124
   Liu WH, 2012, ICCAD-IEEE ACM INT, P713
   Lou J., 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P112, DOI 10.1145/369691.369749
   Melchert J, 2018, PR GR LAK SYMP VLSI, P273, DOI 10.1145/3194554.3194579
   Spindler P, 2007, DES AUT TEST EUROPE, P1226
   Suh K, 2008, 2008 5TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P338, DOI 10.1109/GROUP4.2008.4638192
   Tabrizi AF, 2020, IEEE T COMPUT AID D, V39, P1177, DOI 10.1109/TCAD.2019.2917130
   Tabrizi AF, 2018, DES AUT CON, DOI 10.1145/3195970.3195975
   Westra J., 2004, Proc. Int. Symp. on Physical Design, P204, DOI DOI 10.1145/981066.981110
   Xie ZY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240843
   Xu Y, 2011, ICCAD-IEEE ACM INT, P250, DOI 10.1109/ICCAD.2011.6105336
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
   Zhou ZH, 2019, 2019 ACM/IEEE 1ST WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), DOI 10.1109/mlcad48534.2019.9142082
NR 33
TC 4
Z9 4
U1 6
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 73
DI 10.1145/3590768
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700006
DA 2024-07-18
ER

PT J
AU He, X
   Wang, Y
   Liu, C
   Wu, Q
   Luo, J
   Guo, Y
AF He, Xu
   Wang, Yao
   Liu, Chang
   Wu, Qiang
   Luo, Juan
   Guo, Yang
TI A Soft-Error Mitigation Approach Using Pulse Quenching Enhancement at
   Detailed Placement for Combinational Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical design; placement; anti-radiation; Single Event Transient;
   pulse quenching effect
AB As technology continuously shrinks, radiation-induced soft errors have become a great threat to the circuit reliability. Among all the causes, the Single-Event Transient (SET) effect is the dominating one for the radiation-induced soft errors. SET-induced soft errors can be mitigated by multiple methods. In terms of area and power overhead, blocking SET propagation is considered to be the most efficient way for soft error reduction. It is found that the SET pulse width can be shrunk by a pulse quenching effect, which can be utilized to mitigate soft errors without introducing any area and power overhead. In this article, we present an effective detailed placer to exploit the pulse quenching effect for soft error reduction in combinational circuits. In our method, the quenching effect enhancement is globally optimized while the cell displacement is minimized. The experimental results demonstrate that our method reduces the soft error vulnerability of the circuits by 29.53% versus 18.38% of the state-of-the-art solution. Meanwhile, our method has a minimal effect on the displacement and half-perimeter wire length (HPWL) compared with the previous solutions, which means a minimum timing influence to the original design.
C1 [He, Xu; Wu, Qiang; Luo, Juan] Hunan Univ, Changsha, Hunan, Peoples R China.
   [Wang, Yao; Liu, Chang; Guo, Yang] Natl Univ Def Technol, Changsha, Hunan, Peoples R China.
C3 Hunan University; National University of Defense Technology - China
RP He, X (corresponding author), Hunan Univ, Changsha, Hunan, Peoples R China.
EM dawn.hx@gmail.com; wangyaobsz@nudt.edu.cn; liuchang@nudt.edu.cn;
   wuqiang@hnu.edu.cn; juanluo@hnu.edu.cn; guoyang@nudt.edu.cn
RI bai, yu/KHU-2608-2024; Wang, Zichao/KHX-4954-2024
OI He, Xu/0000-0002-3516-3171; Wang, Yao/0009-0005-3652-0424; Luo,
   Juan/0000-0002-0858-427X
FU National Natural Science Foundation of China [61872136, U19A2062]
FX This work is supported by the National Natural Science Foundation of
   China under grant nos. 61872136 and U19A2062.
CR Ahlbin JR, 2010, IEEE T NUCL SCI, V57, P3380, DOI 10.1109/TNS.2010.2085449
   Ahlbin JR, 2009, IEEE T NUCL SCI, V56, P3050, DOI 10.1109/TNS.2009.2033689
   Artola L, 2016, SEMICOND SCI TECH, V31, DOI 10.1088/0268-1242/31/12/124002
   Atkinson NM, 2011, IEEE T NUCL SCI, V58, P885, DOI 10.1109/TNS.2010.2097278
   Bai ZZ, 2010, NUMER LINEAR ALGEBR, V17, P917, DOI 10.1002/nla.680
   Bin Liang, 2013, P INT C ASIC, P1
   Briet Michel, 2009, US Patent, Patent No. [7,550,992, 7550992]
   Bryan D, 1985, ISCAS 85 BENCHMARK C
   Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Chen JL, 2017, DES AUT CON, DOI 10.1145/3061639.3062330
   Chen SJ, 2012, J INTERV CARD ELECTR, V34, P153, DOI 10.1007/s10840-011-9659-9
   De Micheli G., 2015, The EPFL Combinational Benchmark Suite
   Du YK, 2014, IEEE T DEVICE MAT RE, V14, P268, DOI 10.1109/TDMR.2013.2291409
   Du YK, 2013, MICROELECTRON J, V44, P65, DOI 10.1016/j.mejo.2012.11.011
   DUSSAULT H, 1994, IEEE T NUCL SCI, V41, P2018, DOI 10.1109/23.340537
   Ebrahimi M, 2016, IEEE T COMPUT AID D, V35, P367, DOI 10.1109/TCAD.2015.2459053
   Entrena L, 2012, IEEE T NUCL SCI, V59, P811, DOI 10.1109/TNS.2012.2191796
   Ferlet-Cavrois V, 2007, IEEE T NUCL SCI, V54, P2338, DOI 10.1109/TNS.2007.910202
   Gao Wu, 2018, DESIGN THEORIES METH
   Kiddie Bradley T., 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P589, DOI 10.1109/ISVLSI.2014.37
   Kiddie BT, 2016, SEMICOND SCI TECH, V31, DOI 10.1088/0268-1242/31/10/104002
   Kiddie BT, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2740962
   Liu C, 2018, INTEGRATION, V62, P182, DOI 10.1016/j.vlsi.2018.02.014
   Mahatme NN, 2013, MICROELECTRON RELIAB, V53, P114, DOI 10.1016/j.microrel.2012.07.030
   MUNKRES J, 1957, J SOC IND APPL MATH, V5, P32, DOI 10.1137/0105003
   Musseau O, 1996, IEEE T NUCL SCI, V43, P603, DOI 10.1109/23.490904
   Narasimham B, 2007, INT RELIAB PHY SYM, P676, DOI 10.1109/RELPHY.2007.369565
   Narasimham B, 2008, IEEE T NUCL SCI, V55, P3456, DOI 10.1109/TNS.2008.2007119
   Nicolaidis M, 1999, IEEE VLSI TEST SYMP, P86, DOI 10.1109/VTEST.1999.766651
   Olson BD, 2007, IEEE T NUCL SCI, V54, P894, DOI 10.1109/TNS.2007.895243
   Pagliarini S, 2011, IEEE T NUCL SCI, V58, P2768, DOI 10.1109/TNS.2011.2168239
   Pagliarini SN, 2014, IEEE INT ON LINE, P69, DOI 10.1109/IOLTS.2014.6873674
   Sayil S, 2010, IEEE T NUCL SCI, V57, P3553, DOI 10.1109/TNS.2010.2086074
   Shambhulingaiah S., 2011, Proceedings of the 2011 12th European Conference on Radiation and Its Effects on Components and Systems (RADECS), P144, DOI 10.1109/RADECS.2011.6131300
   Wu Zhenyu, 2018, IEEE T NUCL SCI, V2018
   Zhou QM, 2004, 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, P310, DOI 10.1109/RELPHY.2004.1315343
NR 37
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 65
DI 10.1145/3595637
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400018
DA 2024-07-18
ER

PT J
AU Rawat, B
   Mittal, P
AF Rawat, Bhawna
   Mittal, Poornima
TI A Switching NMOS Based Single Ended Sense Amplifier for High Density
   SRAM Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Single ended Sensing; sense amplifier; low variability; temperature
   resilient; low power circuit
ID MITIGATION; PERFORMANCE; OPERATION; DESIGN; READ
AB The demand for single ended static random access memory is growing, driven by the decreasing technology node and increasing processing load. This mandates the need for a single ended sense amplifier to be used along with the memory. Consequently, a single ended latch based sense amplifier is proposed in this article for high-speed, low power application. The sense amplifier is designed at a 32 nm technology node and its functioning is analyzed at 1 V supply voltage, while the environment temperature is maintained at 27 degrees C. It is analyzed for its delay, temperature tolerance, variability tolerance, and area occupancy. The delay requirement of 0.2 ns for the proposed scheme is significantly lower in comparison to its other counter parts. While, its false read time is 0.3 mu s. In terms of power consumption, the proposed sensing topology is marginally higher than SPSS, but its leakage power is 1.4 times less than SPSS. The major advantage of the proposed SA is its reduced area footprint of 7.65 mu m(2), which is 1.78 times better than the best pre-existing topology in terms of area.
C1 [Rawat, Bhawna; Mittal, Poornima] Delhi Technol Univ, Dept Elect & Commun Engn, Bawana Rd, Delhi 110042, India.
C3 Delhi Technological University
RP Rawat, B (corresponding author), Delhi Technol Univ, Dept Elect & Commun Engn, Bawana Rd, Delhi 110042, India.
EM bhawnarawat12@gmail.com; poornimamittal@dtu.ac.in
RI Rawat, Bhawna/KBP-9346-2024
OI Rawat, Bhawna/0000-0001-5953-0477
CR Agbo I, 2017, IEEE T VLSI SYST, V25, P1444, DOI 10.1109/TVLSI.2016.2643618
   Aly RE, 2007, IEEE T CIRCUITS-II, V54, P318, DOI 10.1109/TCSII.2006.877276
   Chang L, 2008, IEEE J SOLID-ST CIRC, V43, P956, DOI 10.1109/JSSC.2007.917509
   Chang L, 2007, 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P252, DOI 10.1109/VLSIC.2007.4342739
   Chang MF, 2014, ISSCC DIG TECH PAP I, V57, P332, DOI 10.1109/ISSCC.2014.6757457
   Cho K, 2020, IEEE T CIRCUITS-I, V67, P1551, DOI 10.1109/TCSI.2020.2964903
   Daeyeon Kim, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P145, DOI 10.1109/ISLPED.2011.5993627
   Dounavi HM, 2019, IEEE T DEVICE MAT RE, V19, P64, DOI 10.1109/TDMR.2019.2898862
   Fan ML, 2012, IEEE T CIRCUITS-II, V59, P878, DOI 10.1109/TCSII.2012.2231016
   Houle R, 2007, IEEE CUST INTEGR CIR, P37
   Jeong H, 2015, IEEE T CIRCUITS-I, V62, P1555, DOI 10.1109/TCSI.2015.2415171
   Kraak D, 2017, IEEE T VLSI SYST, V25, P3464, DOI 10.1109/TVLSI.2017.2746798
   Kraak D, 2017, DES AUT TEST EUROPE, P858, DOI 10.23919/DATE.2017.7927107
   Kumar M, 2019, INT J CIRC THEOR APP, V47, P1775, DOI 10.1002/cta.2696
   Lai YC, 2008, IEEE T CIRCUITS-II, V55, P1031, DOI 10.1109/TCSII.2008.926797
   Na T, 2014, IEEE T VLSI SYST, V22, P425, DOI 10.1109/TVLSI.2013.2239320
   Ohbayashi S, 2007, IEEE J SOLID-ST CIRC, V42, P820, DOI 10.1109/JSSC.2007.891648
   Patel D, 2021, IEEE T CIRCUITS-I, V68, P3265, DOI 10.1109/TCSI.2021.3081917
   Patel D, 2018, IEEE SOLID-ST CIRC L, V1, P6, DOI 10.1109/LSSC.2018.2794827
   Qazi M, 2011, IEEE J SOLID-ST CIRC, V46, P85, DOI 10.1109/JSSC.2010.2085970
   Rabaey J., 2002, DIGITAL INTEGRATED C, V2nd, P308
   Rawat B, 2022, CIRC SYST SIGNAL PR, V41, P2779, DOI 10.1007/s00034-021-01912-5
   Rawat B, 2021, SEMICOND SCI TECH, V36, DOI 10.1088/1361-6641/ac07c8
   Rawat Bhawna, 2022, Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences, V478, P2259
   Sharma V, 2018, INT J CIRC THEOR APP, V46, P2314, DOI 10.1002/cta.2555
   Shin JL, 2005, IEEE J SOLID-ST CIRC, V40, P1815, DOI 10.1109/JSSC.2005.852165
   Surana N, 2019, IEEE T CIRCUITS-II, V66, P1023, DOI 10.1109/TCSII.2018.2869945
   Verma N, 2009, IEEE J SOLID-ST CIRC, V44, P163, DOI 10.1109/JSSC.2008.2006428
   Warnock J, 2012, IEEE J SOLID-ST CIRC, V47, P151, DOI 10.1109/JSSC.2011.2169308
   Wong OY, 2015, IET POWER ELECTRON, V8, P1195, DOI 10.1049/iet-pel.2013.0901
   Yang BD, 2005, IEEE J SOLID-ST CIRC, V40, P1366, DOI 10.1109/JSSC.2005.848032
   Zhai JY, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3174866
   Zhang K, 2000, 2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P226, DOI 10.1109/VLSIC.2000.852898
NR 33
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 37
DI 10.1145/3576198
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800008
DA 2024-07-18
ER

PT J
AU Sha, S
   Bankar, AS
   Yang, XK
   Wen, WJ
   Quan, G
AF Sha, Shi
   Bankar, Ajinkya S.
   Yang, Xiaokun
   Wen, Wujie
   Quan, Gang
TI On Fundamental Principles for Thermal-Aware Design on Periodic Real-Time
   Multi-Core Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Thermal-aware design; temperature bound; peak temperature minimization;
   dynamic thermal management (DTM); dynamic voltage frequency scaling
   (DVFS); worst-case execution time (WCET)
ID TASK MIGRATION; MANAGEMENT; ENERGY; POWER; DVFS; PROCESSORS; EFFICIENCY
AB With the exponential rise of the transistor count in one chip, the thermal problem has become a pressing issue in computing system design. While there have been extensive methods and techniques published for design optimization with thermal awareness, there is a need for more rigorous and formal thermal analysis in designing real-time systems and applications that demand a strong exception guarantee. In this article, we analytically prove a series of fundamental properties and principles concerning the RC thermal model, peak temperature identification, and peak temperature reduction for periodic real-time systems, which are general enough to be applied on 2D and 3D multi-core platforms. These findings enhance the worst-case temperature predictability in runtime scenarios, as well as help to develop more effective thermal management policy, which is key to thermal-constrained periodic real-time system design.
C1 [Sha, Shi] Wilkes Univ, 84 West South St, Wilkes Barre, PA 18766 USA.
   [Bankar, Ajinkya S.; Quan, Gang] Florida Int Univ, 10555 West Flagler St,EC3900, Miami, FL 33174 USA.
   [Yang, Xiaokun] Univ Houston Clear Lake, 2700 Bay Area Blvd, Houston, TX 77058 USA.
   [Wen, Wujie] Lehigh Univ, 19 Mem Dr West, Bethlehem, PA 18015 USA.
C3 Wilkes University; State University System of Florida; Florida
   International University; University of Houston System; University of
   Houston; University of Houston Clear Lake; Lehigh University
RP Sha, S (corresponding author), Wilkes Univ, 84 West South St, Wilkes Barre, PA 18766 USA.
EM shi.sha@wilkes.edu; abank013@fiu.edu; yangxia@uhcl.edu;
   wuw219@lehigh.edu; gaquan@fiu.edu
RI Wen, Wujie/GLR-4207-2022; Quan, Gang/JVZ-6756-2024
OI Quan, Gang/0000-0002-1007-4850; /0000-0002-5182-9666
FU Provost Research and Scholarship Grant, Wilkes University, Wilkes-Barre,
   PA
FX This work was supported in part by the Provost Research and Scholarship
   Grant, Wilkes University, Wilkes-Barre, PA.
CR Agrawal A, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P546, DOI 10.1145/3123939.3124547
   Ahmed R, 2014, EUROMICRO, P243, DOI 10.1109/ECRTS.2014.15
   Anton H, 2014, ELEMENTARY LINEAR AL
   Bartolini A, 2013, IEEE T PARALL DISTR, V24, P170, DOI 10.1109/TPDS.2012.117
   Beneventi F, 2016, 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), P690, DOI 10.1109/HPCSim.2016.7568402
   Beneventi F, 2014, IEEE T COMPUT, V63, P1097, DOI 10.1109/TC.2012.293
   Brogan W.L., 1985, MODERN CONTROL THEOR, Vsecond
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Chaturvedi V, 2012, J SYST ARCHITECT, V58, P387, DOI 10.1016/j.sysarc.2012.08.002
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Das A, 2014, DES AUT CON, DOI 10.1145/2593069.2593199
   Fan SC, 2016, ACM SIGPLAN NOTICES, V51, P561, DOI 10.1145/2954679.2872383
   Fisher N, 2011, J SYST ARCHITECT, V57, P547, DOI 10.1016/j.sysarc.2010.09.010
   Ge Y, 2011, DES AUT CON, P95
   Green CE, 2012, INTSOC CONF THERMAL, P853, DOI 10.1109/ITHERM.2012.6231516
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Han QS, 2016, IEEE T COMPUT AID D, V35, P2082, DOI 10.1109/TCAD.2016.2543020
   Hanumaiah V, 2011, DES AUT TEST EUROPE, P137
   Hanumaiah V, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2661430
   Hanumaiah V, 2014, IEEE T COMPUT, V63, P349, DOI 10.1109/TC.2012.213
   Hanumaiah V, 2012, IEEE T COMPUT, V61, P1484, DOI 10.1109/TC.2011.156
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Healy M, 2007, IEEE T COMPUT AID D, V26, P38, DOI 10.1109/TCAD.2006.883925
   Huang H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544390
   Huang K, 2009, IEEE DECIS CONTR P, P6224, DOI 10.1109/CDC.2009.5400034
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Liao CH, 2015, IEEE T VLSI SYST, V23, P2719, DOI 10.1109/TVLSI.2014.2360802
   Marcus M., 1992, A survey of matrix theory and matrix inequalities
   Meng J, 2012, DES AUT CON, P648
   Meyer CD, 2001, Matrix analysis and applied linear algebra
   Minz J, 2005, IEEE INT SOC CONF, P81
   Mulas F, 2009, IEEE T COMPUT AID D, V28, P1870, DOI 10.1109/TCAD.2009.2032372
   Murali S, 2007, IEEE LEOS ANN MTG, P11, DOI 10.1109/LEOS.2007.4382249
   Mutapcic A, 2009, IEEE T CIRCUITS-I, V56, P1994, DOI 10.1109/TCSI.2008.2011589
   Pagani S, 2017, IEEE T COMPUT, V66, P147, DOI 10.1109/TC.2016.2564969
   Pagani S, 2015, IEEE T COMPUT AID D, V34, P1415, DOI 10.1109/TCAD.2015.2406862
   Pagani S, 2015, DES AUT TEST EUROPE, P1515
   Rao R, 2009, IEEE T COMPUT AID D, V28, P1559, DOI 10.1109/TCAD.2009.2026361
   Sabry MM, 2011, IEEE T COMPUT AID D, V30, P1883, DOI 10.1109/TCAD.2011.2164540
   Saha Shivashis, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P41, DOI 10.1109/RTCSA.2012.15
   Schor L, 2012, IEEE REAL TIME, P87, DOI 10.1109/RTAS.2012.14
   Sha S, 2019, PARALLEL COMPUT, V85, P231, DOI 10.1016/j.parco.2019.01.003
   Sha S, 2018, IEEE T PARALL DISTR, V29, P2528, DOI 10.1109/TPDS.2018.2835474
   Sha S, 2016, PROC INT CONF PARAL, P526, DOI 10.1109/ICPP.2016.67
   Sharifi S, 2013, IEEE T COMPUT AID D, V32, P1110, DOI 10.1109/TCAD.2013.2247656
   Sheikh HF, 2012, SUSTAIN COMPUT-INFOR, V2, P151, DOI 10.1016/j.suscom.2011.06.005
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Singh AK, 2016, IEEE T VLSI SYST, V24, P2745, DOI 10.1109/TVLSI.2016.2517025
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Sridhar A, 2014, IEEE T COMPUT, V63, P2576, DOI 10.1109/TC.2013.127
   Ukhov I, 2015, IEEE T VLSI SYST, V23, P2417, DOI 10.1109/TVLSI.2014.2371249
   Wang Z, 2010, PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE 2010, VOL 1, PTS A AND B, P291
   Wang Z, 2011, SHOCK, V35, P141, DOI 10.1097/SHK.0b013e3181ec39cc
   Xie Q, 2013, ICCAD-IEEE ACM INT, P242, DOI 10.1109/ICCAD.2013.6691125
   Yibo Chen, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P397, DOI 10.1109/ISLPED.2011.5993673
   Zhou JL, 2016, IEEE T COMPUT AID D, V35, P1269, DOI 10.1109/TCAD.2015.2501286
   Zhou JL, 2016, J SIGNAL PROCESS SYS, V84, P111, DOI 10.1007/s11265-015-0994-4
   Zhu CY, 2008, IEEE T COMPUT AID D, V27, P1479, DOI 10.1109/TCAD.2008.925793
NR 58
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 23
DI 10.1145/3378063
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800011
DA 2024-07-18
ER

PT J
AU Afacan, E
   Dündar, G
   Baskaya, F
   Pusane, AE
   Yelten, MB
AF Afacan, Engin
   Dundar, Gunhan
   Baskaya, Faik
   Pusane, Ali Emre
   Yelten, Mustafa Berke
TI On Chip Reconfigurable CMOS Analog Circuit Design and Automation Against
   Aging Phenomena: Sense and React
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; aging; sense and react; reconfigurable; design automation;
   CMOS; CAD; analog; signature selection
ID RELIABILITY; YIELD
AB Performance of analog circuits degrades over time due to several time-dependent degradation mechanisms. Due to the increased aging problems in ever-shrinking dimensions, reliability of complementary metal-oxide-semiconductor analog circuits has become a major concern. Overdesign is a popular aging-aware circuit design approach, where circuit operation is guardbanded by choosing the design point beyond the optimal region. For the sake of reliability, power consumption and chip area are sacrificed in this approach, which is undesirable considering strict energy limitations in modern applications. Conversely, Sense and React (S&R) approach serves the same purpose without any additional power consumption, in which degradation of circuit features is detected by online monitoring and recovered immediately. Furthermore, such systems enable remote control and healing of circuits. However, design of an S&R system is quite complicated. In particular, determination of efficient aging signatures and design of recovery strategy are highly challenging problems. This study thoroughly discusses the design process of S&R systems and proposes computer-aided-design-based design strategies that reduce the designer effort considerably. A novel design automation tool for S&R systems was developed, in which signature selection and recovery determination were integrated. To demonstrate proposed design strategies, two different S&R systems are implemented, simulated, and discussed in detail.
C1 [Afacan, Engin] Kocaeli Univ, TR-41380 Kocaeli, Turkey.
   [Dundar, Gunhan; Baskaya, Faik; Pusane, Ali Emre] Bogazici Univ, TR-34342 Istanbul, Turkey.
   [Yelten, Mustafa Berke] Istanbul Tech Univ, TR-34342 Istanbul, Turkey.
C3 Kocaeli University; Bogazici University; Istanbul Technical University
RP Afacan, E (corresponding author), Kocaeli Univ, TR-41380 Kocaeli, Turkey.
EM engin.afacan@kocaeli.edu.tr; dundar@boun.edu.tr;
   faik.baskaya@boun.edu.tr; ali.pusane@boun.edu.tr; yeltenm@itu.edu.tr
RI Afacan, Engin/P-9036-2016; Pusane, Ali E/A-2648-2016; Baskaya,
   Faik/D-8022-2015; Dundar, Gunhan/Q-1648-2015; Yelten,
   Mustafa/P-3247-2018
OI Dundar, Gunhan/0000-0003-2044-2706; Yelten, Mustafa/0000-0001-7482-0536
CR Afacan E., 2015, SYNTH MOD AN SIM MET, P1
   Afacan E, 2016, IEEE INT SYMP DESIGN, P80
   Afacan E, 2016, MICROELECTRON J, V54, P14, DOI 10.1016/j.mejo.2016.05.002
   Afacan E, 2014, MICROELECTRON RELIAB, V54, P397, DOI 10.1016/j.microrel.2013.08.013
   Askari S., 2010, 2010 5th International Design and Test Workshop (IDT), P73, DOI 10.1109/IDT.2010.5724411
   Barragan M. J., 2013, TEST S ETS 2013 18 I, P1
   Barragan MJ, 2015, DES AUT TEST EUROPE, P1229
   Ceperic V, 2012, ASIA-PAC INT SYM ELE, P17, DOI 10.1109/APEMC.2012.6238017
   CHANDRA DR, 2014, IND C INDICON 2014 A, P1
   De Wit P, 2012, IEEE J SOLID-ST CIRC, V47, P1757, DOI 10.1109/JSSC.2012.2191328
   Ferreira Pietro Maris, 2015, COMPUTATIONAL INTELL, P363
   Gielen G, 2008, DES AUT TEST EUROPE, P1164
   Groeseneken G., 2005, ICMTS 2005. Proceedings of the 2005 International Conference on Microelectronic Test Structures (IEEE Cat. No.05CH37622), P81
   Li P, 2008, INT C MANAGE SCI ENG, P284, DOI 10.1109/ICMSE.2008.4668929
   Mahapatra S., 2016, FUNDAMENTALS BIAS TE
   Maricau E, 2011, IEEE J EM SEL TOP C, V1, P50, DOI 10.1109/JETCAS.2011.2135470
   Mishra S, 2002, PROC SPIE, V4755, P10, DOI 10.1117/12.462807
   Mourrain C, 1998, MICROELECTRON RELIAB, V38, P1115, DOI 10.1016/S0026-2714(98)00139-5
   Natarajan V, 2010, IEEE DES TEST COMPUT, V27, P6, DOI 10.1109/MDT.2010.123
   RADOJCIC R, 1984, IEEE T ELECTRON DEV, V31, P1896, DOI 10.1109/T-ED.1984.21807
   Székely GJ, 2009, ANN APPL STAT, V3, P1236, DOI 10.1214/09-AOAS312
   Tschanz J., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P292, DOI 10.1109/ISSCC.2007.373409
   Vattikonda R, 2006, DES AUT CON, P1047, DOI 10.1109/DAC.2006.229436
   Wang Miaomiao, 2015, P IEEE INT REL PHYS, p4A
   Zafar S., 2006, 2006 Symposium on VLSI Technology (IEEE Cat. No. 06CH37743C)
   Zafar S, 2005, IEEE T DEVICE MAT RE, V5, P45, DOI 10.1109/TDMR.2005.845880
   Zhou YY, 2015, NEURODEGENER DIS, V15, P1, DOI 10.1159/000369466
NR 27
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 44
DI 10.1145/3325069
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500007
DA 2024-07-18
ER

PT J
AU Lee, PY
   Jiang, IHR
AF Lee, Pei-Yu
   Jiang, Iris Hui-Ru
TI iTimerM: A Compact and Accurate Timing Macro Model for Efficient
   Hierarchical Timing Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE Hierarchical timing analysis; timing macro modeling; extracted timing
   model; interface logic model
AB As designs continue to grow in size and complexity, EDA paradigm shifts from flat to hierarchical timing analysis. In this article, we present compact and accurate timing macro modeling, which is the key to efficient and accurate hierarchical timing analysis. Our goal is to contain only a minimal amount of interface logic in our timing macro model. The main idea is to separate the interface logic into variant and constant timing regions. Then, the variant timing region is reserved for accuracy, while the constant timing region is reduced for compactness. For reducing the constant timing region, we propose anchor pin insertion and deletion by generalizing existing timing graph reduction techniques. Furthermore, we devise a lookup table index selection technique to achieve high model accuracy over the possible operating condition range. Compared with two common models used in industry, extracted timing model and interface logic model, our model has high model accuracy and small model size. Based on the TAU 2016 and 2017 timing macro modeling contest benchmark suites, our results show that our algorithm delivers superior efficiency and accuracy: Hierarchical timing analysis using our model can significantly reduce runtime and memory compared with flat timing analysis on the original design. Moreover, our algorithm outperforms TAU 2016 and 2017 contest winners in model accuracy, model size, model generation performance, and model usage performance.
C1 [Lee, Pei-Yu] Natl Chiao Tung Univ, Inst Elect, 1001 Univ Rd, Hsinchu 30010, Taiwan.
   [Jiang, Iris Hui-Ru] Natl Taiwan Univ, Dept Elect Engn, 1,Sect 4,Roosevelt Rd, Taipei 10617, Taiwan.
   [Jiang, Iris Hui-Ru] Natl Taiwan Univ, Grad Inst Elect Engn, 1,Sect 4,Roosevelt Rd, Taipei 10617, Taiwan.
C3 National Yang Ming Chiao Tung University; National Taiwan University;
   National Taiwan University
RP Jiang, IHR (corresponding author), Natl Taiwan Univ, Dept Elect Engn, 1,Sect 4,Roosevelt Rd, Taipei 10617, Taiwan.; Jiang, IHR (corresponding author), Natl Taiwan Univ, Grad Inst Elect Engn, 1,Sect 4,Roosevelt Rd, Taipei 10617, Taiwan.
EM palacedeforsaken@gmail.com; huiru.jiang@gmail.com
RI Lee, Pei-Yu/AAN-3470-2020
CR [Anonymous], 2013, Liberty User Guides and Reference Manual Suite
   [Anonymous], 2009, STATIC TIMING ANAL N
   Anunay Babul, 2013, EDN NETWORK
   Chen Song, 2017, P ACM INT WORKSH TIM
   Daga AJ, 2002, DES AUT CON, P146, DOI 10.1109/DAC.2002.1012610
   . Daga Ajay J, 2002, P 39 ANN ACM IEEE DE, P146
   Dartu F, 2013, PROC ACM INT S PHYS, P180
   Hu Jin, 2016, P ACM INT WORKSH TIM
   Huang TW, 2014, ICCAD-IEEE ACM INT, P596, DOI 10.1109/ICCAD.2014.7001413
   Kashyap CV, 2004, IEEE T COMPUT AID D, V23, P509, DOI 10.1109/TCAD.2004.825861
   Lee PY, 2017, ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P83, DOI 10.1145/3036669.3036674
   Lee PY, 2015, ICCAD-IEEE ACM INT, P890, DOI 10.1109/ICCAD.2015.7372665
   Moon CW, 2002, DES AUT CON, P152, DOI 10.1109/DAC.2002.1012611
   Tsung-Wei Huang, 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P895, DOI 10.1109/ICCAD.2015.7372666
   Visweswariah Chandu, 2013, P ACM INT WORKSH TIM
   Walia Sunil, 2011, EE TIMES
   Yang YM, 2014, ICCAD-IEEE ACM INT, P600, DOI 10.1109/ICCAD.2014.7001414
   Zhou S., 2006, P IEEE ACM INT C COM, P415
NR 18
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 48
DI 10.1145/3149818
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300008
DA 2024-07-18
ER

PT J
AU Abolmaali, S
   Kamal, M
   Afzali-Kusha, A
   Pedram, M
AF Abolmaali, Sheis
   Kamal, Mehdi
   Afzali-Kusha, Ali
   Pedram, Massoud
TI An Efficient False Path-Aware Heuristic Critical Path Selection Method
   with High Coverage of the Process Variation Space
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Critical path selection; path sensitization; viability; process
   variation; process space coverage
ID STATISTICAL-TIMING-ANALYSIS; VIABILITY ANALYSIS
AB In this article, we present a critical path selection method that efficiently finds true (sensitizable) critical paths of a circuit in the presence of process variations. The method, which is based on the viability analysis, tries to select the least number of true critical paths that cover all of circuit critical gates. Critical gates are those that make a path critical with a probability higher than a predefined threshold value. Selecting fewer critical paths leads to less computation time for the algorithm and shorter test time of fabricated chips. For this purpose, an efficient Statistical Static Timing Analysis- (SSTA) based technique is suggested. This technique tries to find circuit-critical gates whose process parameter variations cover a major part of the process space. Improving the process space coverage using fewer paths is achieved by considering both spatial (proximity of gates) and structural (having common gates) correlations in the analysis of choosing the critical paths. In the selection process, paths with low similarities in their characteristics are preferred. In addition, only true paths whose delays affect the maximum delay of the circuit are included. The selected paths can be used in the test process of the fabricated chips to determine if the chip meets its timing requirements. Also, a modified viability analysis that incorporates statistical computations is used in the SSTA. The efficacy of the proposed method is evaluated by comparing its results for combinational and sequential ISCAS benchmarks with those obtained by exhaustive search. Results indicate although, on average, only 4.38% of all the critical paths found by the exhaustive search are selected by the proposed method, the maximum probability of criticality for the paths that are not considered in our method is, on average, less than 4%.
C1 [Abolmaali, Sheis; Kamal, Mehdi; Afzali-Kusha, Ali] Univ Tehran, Sch Elect & Comp Engn, Tehran 1996715433, Iran.
   [Pedram, Massoud] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
C3 University of Tehran; University of Southern California
RP Abolmaali, S (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Tehran 1996715433, Iran.
EM sh.abolmaali@ut.ac.ir; medhikamal@ut.ac.ir; afzali@ut.ac.ir;
   pedram@usc.edu
RI Pedram, Massoud/M-9584-2017; Abolmaali, Sheis/JDW-0794-2023; Abolmaali,
   Sheis/AAZ-1009-2021
OI Pedram, Massoud/0000-0002-2677-7307; 
CR Abbaspour S, 2007, IEEE T COMPUT AID D, V26, P1495, DOI 10.1109/TCAD.2007.893552
   Abolmaali S, 2017, IEEE T VLSI SYST, V25, P2668, DOI 10.1109/TVLSI.2017.2703623
   Agarwal A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P900
   Benkoski J., 1987, P IEEE INT C COMP AI
   Blaauw D, 2008, IEEE T COMPUT AID D, V27, P589, DOI 10.1109/TCAD.2007.907047
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   Chen H.-C., 1991, 1991 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (91CH3026-2), P208, DOI 10.1109/ICCAD.1991.185233
   Chung JY, 2012, IEEE T COMPUT AID D, V31, P1275, DOI 10.1109/TCAD.2012.2190067
   CLARK CE, 1961, OPER RES, V9, P145, DOI 10.1287/opre.9.2.145
   Das P, 2015, INT SYM QUAL ELECT, P115, DOI 10.1109/ISQED.2014.6783314
   DesignCompiler, 2010, DES COMP SYN
   Flanigan E, 2010, IEEE T VLSI SYST, V18, P1011, DOI 10.1109/TVLSI.2009.2017541
   Foroutan P, 2014, INT SYM DEFEC FAU TO, P252, DOI 10.1109/DFT.2014.6962082
   Goel SK, 2010, ASIAN TEST SYMPOSIUM, P307, DOI 10.1109/ATS.2010.59
   He ZJ, 2013, IEEE T VLSI SYST, V21, P1210, DOI 10.1109/TVLSI.2012.2208661
   Huang TW, 2014, ICCAD-IEEE ACM INT, P758, DOI 10.1109/ICCAD.2014.7001436
   Jung J, 2013, IEEE T COMPUT AID D, V32, P111, DOI 10.1109/TCAD.2012.2211102
   Lai LZ, 2013, DES AUT TEST EUROPE, P282
   Li M, 2012, DES AUT TEST EUROPE, P1591
   Lin HR, 1999, IEEE T COMPUT AID D, V18, P231, DOI 10.1109/43.743742
   Liou JJ, 2002, DES AUT CON, P566, DOI 10.1109/DAC.2002.1012689
   Liu B, 2015, IEEE T VLSI SYST, V23, P1577, DOI 10.1109/TVLSI.2014.2352937
   McGeer P.C., 1991, Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications
   MCGEER PC, 1989, ACM IEEE D, P561, DOI 10.1145/74382.74476
   Morrison DF., 1976, MULTIVARIATE STAT ME
   NanGate, 2016, NANG STAND CELL LIB
   Nourani M, 2006, IEEE DES TEST COMPUT, V23, P438, DOI 10.1109/MDT.2006.157
   Pei SW, 2012, IEEE T VLSI SYST, V20, P1565, DOI 10.1109/TVLSI.2011.2161353
   Peng K, 2010, DES AUT TEST EUROPE, P1426
   Peng K, 2013, IEEE T VLSI SYST, V21, P1129, DOI 10.1109/TVLSI.2012.2205026
   Pitman J., 1993, Probability
   Shintani M, 2014, IEEE T COMPUT AID D, V33, P1056, DOI 10.1109/TCAD.2014.2305835
   Sindia S., 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P95, DOI 10.1109/ATS.2012.78
   Somashekar AM, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P629, DOI 10.1109/ICCD.2015.7357174
   TAU, 2015, CONT INCR TIM AN INC
   TAU, 2014, CONT PESS REM TIM AN
   Tsung-Wei Huang, 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P895, DOI 10.1109/ICCAD.2015.7372666
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Xie L, 2011, IEEE T COMPUT AID D, V30, P59, DOI 10.1109/TCAD.2010.2072670
   Zhan YP, 2005, IEEE IC CAD, P699, DOI 10.1109/ICCAD.2005.1560156
   Zhang XC, 2013, ADV MATER RES-SWITZ, V627, P288, DOI 10.4028/www.scientific.net/AMR.627.288
   Zijian He, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P499, DOI 10.1109/ASPDAC.2010.5419831
NR 42
TC 3
Z9 3
U1 2
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 32
DI 10.1145/3177866
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200006
DA 2024-07-18
ER

PT J
AU Arcaro, LF
   Silva, KP
   de Oliveira, RS
AF Arcaro, Luis Fernando
   Silva, Karila Palma
   de Oliveira, Romulo Silva
TI On the Reliability and Tightness of GP and Exponential Models for
   Probabilistic WCET Estimation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Probabilistic worst-case execution time; extreme value theory
AB As computer architectures evolve, guaranteeing that Real-Time Systems' (RTSs') timing requirements are met through Worst Case Execution Time (WCET) upper bounds becomes increasingly difficult. Techniques such as Measurement-Based Probabilistic Timing Analysis (MBPTA) have emerged that estimate WCET bounds exceeded only with arbitrarily low probabilities (i.e., pWCETs) through Extreme Value Theory (EVT). The Peaks Over Threshold (POT) approach for applying EVT involves adjusting a tail-shaped distribution, e.g., Generalized Pareto (GP) or Exponential, to the values that exceed a carefully selected high threshold. Several works suggest that GP should be used within POT for best representing different tail shapes, while others consider the Exponential model more adequate for providing upper bounds with increased reliability. This work presents empirical reliability and tightness evaluations of the pWCET estimates yielded by the GP and Exponential models while applying MBPTA through the POT approach. It mainly provides counter-evidence to the GP model reliability and evidence of the Exponential model adequacy in this context.
C1 [Arcaro, Luis Fernando; Silva, Karila Palma; de Oliveira, Romulo Silva] Univ Fed Santa Catarina, Dept Automat & Syst, Campus Reitor Joao David Ferreira Lima, Florianopolis, SC, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC)
RP Arcaro, LF (corresponding author), Univ Fed Santa Catarina, Dept Automat & Syst, Campus Reitor Joao David Ferreira Lima, Florianopolis, SC, Brazil.
EM luis.arcaro@posgrad.ufsc.br; karila.palma@posgrad.ufsc.br;
   romulo.deoliveira@ufsc.br
RI de Oliveira, Rômulo/AAM-3694-2021; de Oliveira, Romulo S/C-3544-2013
OI de Oliveira, Romulo S/0000-0002-8853-9021
FU CAPES (Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior);
   CNPq (Conselho Nacional de Desenvolvimento Cientifico e Tecnologico)
FX This research was partially funded by CAPES (Coordenacao de
   Aperfeicoamento de Pessoal de Nivel Superior) and CNPq (Conselho
   Nacional de Desenvolvimento Cientifico e Tecnologico).
CR Abella J, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3065924
   Abella J, 2014, EUROMICRO, P266, DOI 10.1109/ECRTS.2014.16
   Abella J, 2014, EUROMICRO, P255, DOI 10.1109/ECRTS.2014.33
   Abella Jaume, 2015, P INT S IND EMBEDDED, P1, DOI [10.1109/SIES., DOI 10.1109/SIES]
   [Anonymous], P INT S OBJ COMP SER
   [Anonymous], SCHLOSS DAGSTUHL LEI
   [Anonymous], R LANG ENV STAT COMP
   [Anonymous], THESIS
   [Anonymous], 2014, P DES AUT TEST EUR C
   [Anonymous], P EUR C EMB REAL TIM
   [Anonymous], STOCHASTIC MODELLING
   Beirlant J., 2004, Statistics of Extremes: Theory and Applications, V558
   Burns A, 2000, EUROMICRO, P89, DOI 10.1109/EMRTS.2000.853996
   Cazorla FJ, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P276, DOI 10.1109/DSD.2016.22
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Cazorla FranciscoJ., 2013, WCET, P64
   Coles S., 2001, INTRO STAT MODELING, V208, DOI DOI 10.1007/978-1-4471-3675-0
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   de Haan L., 2006, SPRING S OPERAT RES, DOI 10.1007/0-387-34471-3
   Edgar S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P215, DOI 10.1109/REAL.2001.990614
   Fernandez M, 2017, DES AUT TEST EUROPE, P738, DOI 10.23919/DATE.2017.7927087
   Gilleland E, 2016, J STAT SOFTW, V72, P1, DOI 10.18637/jss.v072.i08
   Griffin David., 2010, WCET, P44, DOI DOI 10.4230/OASICS.WCET.2010.44
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Hansen J., 2009, INT WORKSHOP WORST C, P1, DOI DOI 10.4230/OASICS.WCET.2009.2291
   HOSKING JRM, 1990, J ROY STAT SOC B MET, V52, P105
   Knuth D. E., ART COMPUTER PROGRAM, V2
   Kosmidis L, 2016, MICROPROCESS MICROSY, V47, P287, DOI 10.1016/j.micpro.2016.07.014
   Kosmidis L, 2013, DES AUT TEST EUROPE, P513
   Laio F, 2004, WATER RESOUR RES, V40, DOI 10.1029/2004WR003204
   Law S, 2016, PROC EUROMICR, P189, DOI 10.1109/ECRTS.2016.21
   Leadbetter M. R., 1983, EXTREMES RELATED PRO, DOI 10.1007/978-1-4612-5449-2
   Lima G, 2016, PROC EUROMICR, P200, DOI 10.1109/ECRTS.2016.20
   Liu J., 2000, Real-Time Systems
   Liu M, 2013, IEEE INT CONF EMBED, P22, DOI 10.1109/RTCSA.2013.6732200
   LJUNG GM, 1978, BIOMETRIKA, V65, P297, DOI 10.2307/2335207
   Marsaglia G., 2002, J. Stat. Software, V7, P1, DOI DOI 10.18637/JSS.V007.I03
   Martins ES, 2000, WATER RESOUR RES, V36, P737, DOI 10.1029/1999WR900330
   Santinelli L., 2014, 14th International Workshop on Worst-Case Execution Time Analysis
   Santinelli L, 2017, IEEE REAL TIME, P199, DOI 10.1109/RTAS.2017.16
   SCHOLZ FW, 1987, J AM STAT ASSOC, V82, P918, DOI 10.2307/2288805
   Slijepcevic M, 2014, DES AUT CON, DOI 10.1145/2593069.2593235
   SMITH RL, 1985, BIOMETRIKA, V72, P67, DOI 10.1093/biomet/72.1.67
   Tkacik TE, 2002, LECT NOTES COMPUT SC, V2523, P450
   Wartel F, 2015, DES AUT TEST EUROPE, P397
   Wartel F, 2013, INT SYM IND EMBED, P241, DOI 10.1109/SIES.2013.6601497
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Willmott CJ, 2005, CLIMATE RES, V30, P79, DOI 10.3354/cr030079
NR 48
TC 8
Z9 8
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 39
DI 10.1145/3185154
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200013
DA 2024-07-18
ER

PT J
AU Schafer, BC
AF Schafer, Benjamin Carrion
TI Parallel High-Level Synthesis Design Space Exploration for Behavioral
   IPs of Exact Latencies
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Behavioral IP (BIP); high-level synthesis; design space exploration
   (DSE); parallel; multi-threaded; exact latency
ID OPTIMIZATION; FRAMEWORK
AB This works presents a Design Space Exploration (DSE) method for Behavioral IPs (BIPs) given in ANSI-C or SystemC to find the smallest micro-architecture for a specific target latency. Previous work on High-Level Synthesis (HLS) DSE mainly focused on finding a tradeoff curve with Pareto-optimal designs. HLS is, however, a single process (component) synthesis method. Very often, the latency of the components requires a specific fixed latency when inserted within a larger system. This work presents a fast multi-threaded method to find the smallest micro-architecture for a given BIP and target latency by discriminating between all different exploration knobs and exploring these concurrently. Experimental results show that our proposed method is very effective and comprehensive results compare the quality of results vs. the speedup of your proposed explorer.
C1 [Schafer, Benjamin Carrion] Univ Texas Dallas, Dept Elect & Comp Engn, 800W Campbell Rd,EC 33, Richardson, TX 75080 USA.
C3 University of Texas System; University of Texas Dallas
RP Schafer, BC (corresponding author), Univ Texas Dallas, Dept Elect & Comp Engn, 800W Campbell Rd,EC 33, Richardson, TX 75080 USA.
EM schaferb@utdallas.edu
OI Carrion Schafer, Benjamin/0000-0002-4755-6503
CR Ascia G, 2007, J SYST ARCHITECT, V53, P733, DOI 10.1016/j.sysarc.2007.01.004
   Cadence Status, 2016, CADENCE STATUS
   Catanzaro B, 2008, DES AUT CON, P12
   Cilardo A, 2015, DES AUT TEST EUROPE, P163
   Cong J, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P107
   Coussy P, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, P711
   Ferrandi Fabrizio, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P417, DOI 10.1109/ISVLSI.2008.73
   Hadjis S, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P111
   Kapre N, 2015, ANN IEEE SYM FIELD P, P119, DOI 10.1109/FCCM.2015.36
   Kianzad V, 2004, IEEE INT CONF ASAP, P28, DOI 10.1109/ASAP.2004.1342456
   Liu H., 2013, IEEE Power and Energy Society General Meeting (PES), P1, DOI DOI 10.1109/PTC.2013.6652443
   Mahapatra Anushree, 2014, Proceedings of the 2014 Electronic System Level Synthesis Conference, P1, DOI [10.1109/ESLsyn.2014.6850383, DOI 10.1109/ESLSYN.2014.6850383]
   Mariani G, 2015, IEEE T COMPUT AID D, V34, P293, DOI 10.1109/TCAD.2014.2379634
   Mariani G, 2012, IEEE T COMPUT AID D, V31, P740, DOI 10.1109/TCAD.2011.2177457
   Mariani G, 2010, DES AUT CON, P120
   Mariani G, 2009, 2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009), P21, DOI 10.1109/SASP.2009.5226331
   Meng PF, 2016, DES AUT TEST EUROPE, P918
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Pham N. K., 2015, P 2015 DES AUT TEST, P4
   Piscitelli R, 2012, DES AUT TEST EUROPE, P781
   Rice Oliver, 2013, PARALLEL MULTI OBJEC, P217
   Schafer BC, 2012, IET COMPUT DIGIT TEC, V6, P153, DOI 10.1049/iet-cdt.2011.0115
   Schafer B. Carrion, 2015, IEEE T COMPUT AID IN, V99, P1
   Schafer BC, 2014, IEEE EMBED SYST LETT, V6, P53, DOI 10.1109/LES.2014.2320556
   Schafer BC, 2014, ASIA S PACIF DES AUT, P616, DOI 10.1109/ASPDAC.2014.6742959
   Schafer BC, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P106, DOI 10.1109/VDAT.2009.5158106
   Sinha R, 2012, ASIA S PACIF DES AUT, P455, DOI 10.1109/ASPDAC.2012.6164991
   Stok L, 2013, IEEE DES TEST, V30, P65, DOI 10.1109/MDAT.2012.2237140
   Xydis S, 2015, IEEE T COMPUT AID D, V34, P155, DOI 10.1109/TCAD.2014.2363392
   Xydis S, 2010, IEEE COMP SOC ANN, P104, DOI 10.1109/ISVLSI.2010.56
   Yang LW, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P172, DOI 10.1109/FPT.2015.7393144
NR 31
TC 18
Z9 20
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 65
DI 10.1145/3041219
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900008
DA 2024-07-18
ER

PT J
AU Shi, GY
   Hu, HB
   Deng, SW
AF Shi, Guoyong
   Hu, Hanbin
   Deng, Shuwen
TI Topological Approach to Automatic Symbolic Macromodel Generation for
   Analog Integrated Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog integrated circuit (IC); automatic model generation; graph-pair
   decision diagram (GPDD); operational amplifier (opamp); symbolic
   analysis
ID MODEL ORDER REDUCTION; EFFICIENT APPROXIMATION; OPERATIONAL-AMPLIFIERS;
   COMPENSATION STRATEGY; DECISION DIAGRAM; DESIGN PROCEDURE; CURRENT
   BUFFER; COMPUTATION; SIMPLIFICATION; ALGORITHMS
AB In the field of analog integrated circuit (IC) design, small-signal macromodels play indispensable roles for developing design insight and sizing reference. However, the subject of automatically generating symbolic low-order macromodels in human readable circuit form has not been well studied. Traditionally, work has been published on reducing full-scale symbolic transfer functions to simpler forms but without the guarantee of interpretability. On the other hand, methodologies developed for interconnect circuits (mainly resistorcapacitor-inductor (RCL) networks) are not suitable for analog ICs. In this work, a topological reduction method is introduced that is able to automatically generate interpretable macromodel circuits in symbolic form; that is, the circuit elements in the compact model maintain analytical relations of the parameters of the original full circuit. This type of symbolic macromodel has several benefits that other traditional modeling methods do not offer: First, reusability, namely that designer need not repeatedly generate macromodels for the same circuit even it is re-sized or re-biased; second, interpretability, namely a designer may directly identify circuit parameters (in the original circuit) that are closely related to the dominant frequency characteristics, such as dc gain, gain/phase margins, and dominant poles/zeros. The effectiveness and computational efficiency of the proposed method have been validated by several operational amplifier (opamp) circuit examples.
C1 [Shi, Guoyong; Hu, Hanbin; Deng, Shuwen] Shanghai Jiao Tong Univ, Dept Micro Nanoelect, Shanghai, Peoples R China.
C3 Shanghai Jiao Tong University
RP Shi, GY (corresponding author), Shanghai Jiao Tong Univ, Dept Micro Nanoelect, Shanghai, Peoples R China.
EM shiguoyong@sjtu.edu.cn; hanbinhu2016@gmail.com; swdeng.betty@outlook.com
OI Hu, Hanbin/0000-0003-4223-5898
FU National Natural Science Foundation of China (NSFC) [61176129, 61474145]
FX This research is supported by the National Natural Science Foundation of
   China (NSFC) under grant 61176129 and grant 61474145.
CR ALDERSON GE, 1973, IEEE T CIRCUITS SYST, VCT20, P48, DOI 10.1109/TCT.1973.1083610
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   CARLIN HJ, 1964, IEEE T CIRCUITS SYST, VCT11, P67, DOI 10.1109/TCT.1964.1082264
   Daems W, 2002, IEEE T COMPUT AID D, V21, P395, DOI 10.1109/43.992763
   Fernandez FV, 1998, IEEE T CIRCUITS-II, V45, P1351, DOI 10.1109/82.728848
   FERNANDEZ FV, 1998, SYMBOLIC ANAL TECHNI
   GIELEN GGE, 1990, IEEE J SOLID-ST CIRC, V25, P707, DOI 10.1109/4.102664
   GIELEN GGE, 1989, IEEE J SOLID-ST CIRC, V24, P1587, DOI 10.1109/4.44994
   Gray PR, 2009, ANAL DESIGN ANALOG I
   Gu CJ, 2011, IEEE T COMPUT AID D, V30, P1307, DOI 10.1109/TCAD.2011.2142184
   Hao ZG, 2013, IEEE T VLSI SYST, V21, P944, DOI 10.1109/TVLSI.2012.2197835
   HO CW, 1975, IEEE T CIRCUITS SYST, VCA22, P504, DOI 10.1109/TCS.1975.1084079
   Hu HB, 2015, IEEE INT SYMP CIRC S, P2644, DOI 10.1109/ISCAS.2015.7169229
   Huang XL, 2003, IEEE T COMPUT AID D, V22, P895, DOI 10.1109/TCAD.2003.814256
   Katzenelson J, 1999, IEEE T CIRCUITS-I, V46, P197, DOI 10.1109/81.739266
   Leung KN, 2001, IEEE T CIRCUITS-I, V48, P1041, DOI 10.1109/81.948432
   Li P, 2005, IEEE T COMPUT AID D, V24, P184, DOI 10.1109/TCAD.2004.837722
   Li XP, 2011, IEEE INT SYMP CIRC S, P2733
   Liu HT, 2015, IEEE T COMPUT AID D, V34, P1059, DOI 10.1109/TCAD.2015.2409272
   Mahattanakul J, 2005, IEEE T CIRCUITS-II, V52, P766, DOI 10.1109/TCSII.2005.852530
   Mayeda W., 1972, GRAPH THEORY
   Ni LB, 2016, IEEE T COMPUT AID D, V35, P1040, DOI 10.1109/TCAD.2015.2481873
   PALMISANO G, 1995, IEEE T CIRCUITS-I, V42, P178, DOI 10.1109/81.376869
   Palmisano G, 1999, IEEE T CIRCUITS-I, V46, P864, DOI 10.1109/81.774235
   Palmisano G, 1997, IEEE T CIRCUITS-I, V44, P257, DOI 10.1109/81.557376
   Palmisano G, 2001, ANALOG INTEGR CIRC S, V27, P179, DOI 10.1023/A:1011229119071
   Palumbo G, 2002, IEEE T CIRCUITS-I, V49, P893, DOI 10.1109/TCSI.2002.800463
   Sanchez-López C, 2011, IEEE T CIRCUITS-I, V58, P1382, DOI 10.1109/TCSI.2010.2097696
   Shi CJR, 2000, IEEE T COMPUT AID D, V19, P1, DOI 10.1109/43.822616
   Shi GY, 2006, IEEE T COMPUT AID D, V25, P1257, DOI 10.1109/TCAD.2005.855887
   Shi GY, 2013, IEEE T COMPUT AID D, V32, P275, DOI 10.1109/TCAD.2012.2217963
   Shi GY, 2010, IEEE T CIRCUITS-II, V57, P828, DOI 10.1109/TCSII.2010.2067791
   Tan S. X. D., 2014, ADV SYMBOLIC ANAL VL
   Tan SXD, 2004, IEEE T COMPUT AID D, V23, P907, DOI 10.1109/TCAD.2004.828135
   Vlach J., 1994, Computer Methods for Circuit Analysis and Design
   Wambacq P, 1998, IEEE T CIRCUITS-II, V45, P1342, DOI 10.1109/82.728847
   WAMBACQ P, 1995, IEEE J SOLID-ST CIRC, V30, P327, DOI 10.1109/4.364450
   Wambacq P, 1996, ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, P806, DOI 10.1109/ISCAS.1996.542147
   Yu QC, 1997, IEEE T COMPUT AID D, V16, P1073, DOI 10.1109/43.662671
   Zuochang Ye, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P736, DOI 10.1109/ICCAD.2008.4681658
   [No title captured]
NR 41
TC 10
Z9 10
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 47
DI 10.1145/3015782
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200008
DA 2024-07-18
ER

PT J
AU Ali, HI
   Stuijk, S
   Akesson, B
   Pinho, LM
AF Ali, Hazem Ismail
   Stuijk, Sander
   Akesson, Benny
   Pinho, Luis Miguel
TI Reducing the Complexity of Dataflow Graphs Using Slack-Based Merging
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Synchronous dataflow model; merging algorithms
ID SOFTWARE
AB There exist many dataflow applications with timing constraints that require real-time guarantees on safe execution without violating their deadlines. Extraction of timing parameters (offsets, deadlines, periods) from these applications enables the use of real-time scheduling and analysis techniques, and provides guarantees on satisfying timing constraints. However, existing extraction techniques require the transformation of the dataflow application from highly expressive dataflow computational models, for example, Synchronous Dataflow (SDF) and Cyclo-Static Dataflow (CSDF) to Homogeneous Synchronous Dataflow (HSDF). This transformation can lead to an exponential increase in the size of the application graph that significantly increases the runtime of the analysis.
   In this article, we address this problem by proposing an offline heuristic algorithm called slack-based merging. The algorithm is a novel graph reduction technique that helps in speeding up the process of timing parameter extraction and finding a feasible real-time schedule, thereby reducing the overall design time of the real-time system. It uses two main concepts: (a) the difference between the worst-case execution time of the SDF graph's firings and its timing constraints (slack) to merge firings together and generate a reducedsize HSDF graph, and (b) the novel concept of merging called safe merge, which is a merge operation that we formally prove cannot cause a live HSDF graph to deadlock. The results show that the reduced graph (1) respects the throughput and latency constraints of the original application graph and (2) typically speeds up the process of extracting timing parameters and finding a feasible real-time schedule for real-time dataflow applications. They also show that when the throughput constraint is relaxed with respect to the maximal throughput of the graph, the merging algorithm is able to achieve a larger reduction in graph size, which in turn results in a larger speedup of the real-time scheduling algorithms.
C1 [Ali, Hazem Ismail; Pinho, Luis Miguel] CISTER Res Ctr INESC TEC, Eindhoven, Netherlands.
   [Stuijk, Sander] Eindhoven Univ Technol, Eindhoven, Netherlands.
   [Akesson, Benny] Czech Tech Univ, INESC TEC, CISTER Res Centre, Prague, Czech Republic.
C3 Instituto Politecnico do Porto; Eindhoven University of Technology;
   Czech Technical University Prague
RP Ali, HI (corresponding author), CISTER Res Ctr INESC TEC, Eindhoven, Netherlands.
RI Akesson, Benny/D-6528-2013; Stuijk, Sander/S-8565-2019; Ali,
   Hazem/KPY-3399-2024; Pinho, Luis Miguel/M-3416-2013
OI Akesson, Benny/0000-0003-2949-2080; Stuijk, Sander/0000-0002-2518-6847;
   Ali, Hazem/0000-0002-7418-408X; Pinho, Luis Miguel/0000-0001-6888-1340;
   Ali, Hazem/0000-0003-1342-4227
FU Portuguese National Funds through FCT (Portuguese Foundation for Science
   and Technology); ERDF (European Regional Development Fund) through
   COMPETE (Operational Programme Thematic Factors of Competitiveness)
   [FCOMP-01-0124-FEDER037281]; FCT; EU ARTEMIS JU [ARTEMIS/0001/2013,
   621429, SFRH/BD/79872/2011, CATRENE CA703 OpenES]; European social fund
   within realizing the project "Support of inter-sectoral mobility and
   quality enhancement of research teams at Czech Technical University in
   Prague" [CZ.1.07/2.3.00/30.0034]
FX This work was partially supported by Portuguese National Funds through
   FCT (Portuguese Foundation for Science and Technology) and by ERDF
   (European Regional Development Fund) through COMPETE (Operational
   Programme Thematic Factors of Competitiveness), within project
   FCOMP-01-0124-FEDER037281 (CISTER) and by FCT and EU ARTEMIS JU, within
   project ARTEMIS/0001/2013, JU grant no. 621429 (EMC<SUP>2</SUP>), under
   PhD grant SFRH/BD/79872/2011, and project CATRENE CA703 OpenES. Also by
   the European social fund within the framework of realizing the project
   "Support of inter-sectoral mobility and quality enhancement of research
   teams at Czech Technical University in Prague," CZ.1.07/2.3.00/30.0034.
CR Ali HIAA, 2013, IEEE INT CONF EMBED, P201, DOI 10.1109/RTCSA.2013.6732220
   Ali HI, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P701, DOI 10.1109/PDP.2015.57
   [Anonymous], 2013, P 16 INT WORKSHOP SO, DOI DOI 10.1145/2463596.2463603
   [Anonymous], 2014, 2014 IEEE 79 VEHICUL
   Bamakhrama M., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P195
   Bamakhrama MA, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P83
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Bouakaz A., 2012, 2012 12th International Conference on Application of Concurrency to System Design (ACSD), P183, DOI 10.1109/ACSD.2012.16
   Damavandpeyma M, 2012, PR IEEE COMP DESIGN, P219, DOI 10.1109/ICCD.2012.6378644
   de Dinechin Benoit Dupont, 2013, 2013 IEEE 6th International Workshop on Multi-/Many-core Computing Systems (MuCoCoS), DOI 10.1109/MuCoCoS.2013.6633597
   Geilen M, 2009, DES AUT CON, P911
   Ghamarian AH, 2008, DES AUT TEST EUROPE, P114
   Ghamarian AH, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P189, DOI 10.1109/DSD.2007.4341468
   Ghamarian AH, 2006, PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, P68
   Kim M, 2010, IEEE IMAGE PROC, P3749, DOI 10.1109/ICIP.2010.5653439
   LEE EA, 1991, IEEE T PARALL DISTR, V2, P223, DOI 10.1109/71.89067
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lipari Giuseppe, 2011, P 2011 4 WORKSH COMP
   Lynch N. A., 1996, DISTRIBUTED ALGORITH
   Pinho LM, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P214, DOI 10.1109/DSD.2014.94
   Moreira O., 2007, Proceedings of the 7th ACM/IEEE international conference on Embedded software, P57
   Pankratius V, 2009, IEEE SOFTWARE, V26, P70, DOI 10.1109/MS.2009.183
   Poplavko P., 2003, P 2003 INT C COMPILE, P63
   Qamhieh M, 2013, P 21 INT C REAL TIM, P287
   Saifullah A., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P217, DOI 10.1109/RTSS.2011.27
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 28
TC 3
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 24
DI 10.1145/2956232
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800005
DA 2024-07-18
ER

PT J
AU Bouakaz, A
   Fradet, P
   Girault, A
AF Bouakaz, Adnan
   Fradet, Pascal
   Girault, Alain
TI A Survey of Parametric Dataflow Models of Computation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dataflow graphs; reconfiguration; parameterization; static analysis
AB Dataflow models of computation (MoCs) are widely used to design embedded signal processing and streaming systems. Dozens of dataflow MoCs have been proposed in the past few decades. More recently, several parametric dataflow MoCs have been presented as an interesting tradeoff between analyzability and expressiveness. They offer a controlled form of dynamism under the form of parameters (e. g., parametric rates), along with runtime parameter configuration. This survey provides a comprehensive description of the existing parametric dataflow MoCs (constructs, constraints, properties, static analyses) and compares them using a common example. The main objectives are to help designers of streaming applications choose the most suitable model for their needs and pave the way for the design of new parametric MoCs.
C1 [Bouakaz, Adnan; Fradet, Pascal; Girault, Alain] Inria, Rocquencourt, France.
   [Bouakaz, Adnan; Fradet, Pascal; Girault, Alain] Univ Grenoble Alpes, Lab LIG, Grenoble, France.
   [Bouakaz, Adnan; Fradet, Pascal; Girault, Alain] CNRS, Lab LIG, F-38000 Grenoble, France.
C3 Inria; Communaute Universite Grenoble Alpes; Institut National
   Polytechnique de Grenoble; Universite Grenoble Alpes (UGA); Centre
   National de la Recherche Scientifique (CNRS); Communaute Universite
   Grenoble Alpes; Institut National Polytechnique de Grenoble; Universite
   Grenoble Alpes (UGA); Centre National de la Recherche Scientifique
   (CNRS)
RP Bouakaz, A (corresponding author), Inria, Rocquencourt, France.; Bouakaz, A (corresponding author), Univ Grenoble Alpes, Lab LIG, Grenoble, France.; Bouakaz, A (corresponding author), CNRS, Lab LIG, F-38000 Grenoble, France.
EM adnan.bouakazl@inria.fr; pascal.fradetl@inria.fr; alain.giraul@inria.fr
CR [Anonymous], 1974, PROC IFIP C 74
   Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   Bebelis V, 2014, ACM SIGPLAN NOTICES, V49, P125, DOI [10.1145/2666357.2597819, 10.1145/2597809.2597819]
   Bebelis Vagelis, 2013, INT C EMB SOFTW EMSO, P1
   Bempelis Evangelos, 2015, THESIS
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bhattacharyya Shuvra S., 2012, HDB SIGNAL PROCESSIN
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Bouakaz Adnan, 2016, P 2016 IEEE 22 REAL, P199
   Buck Joseph Tobin, 1993, THESIS
   Desnos K, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P41, DOI 10.1109/SAMOS.2013.6621104
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Eker Johan, 2003, UCBERLM0348 EECS DEP
   Fradet P, 2012, DES AUT TEST EUROPE, P769
   Geilen Marc, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P125
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Ha Soonhoi, 2012, HDB SIGNAL PROCESSIN
   Hsu C.-J., 2005, P 2005 WORKSHOP SOFT, P37, DOI DOI 10.1145/1140389.1140394
   Kee H, 2012, J SIGNAL PROCESS SYS, V66, P285, DOI 10.1007/s11265-011-0599-5
   Lee EA, 2001, IEEE IMTC P, P1830
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lee EdwardA., 2002, READINGS HARDWARESOF, P59
   Lin SX, 2015, J SIGNAL PROCESS SYS, V80, P3, DOI 10.1007/s11265-014-0938-4
   Piat J, 2009, IEEE WRK SIG PRO SYS, P145, DOI 10.1109/SIPS.2009.5336240
   Plishker W, 2008, P IEEE RAP SYST PROT, P17, DOI 10.1109/RSP.2008.32
   Skelin M, 2014, ELECTRON P THEOR COM, P65, DOI 10.4204/EPTCS.145.7
   Skelin M, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P95, DOI 10.1109/EMSOFT.2015.7318264
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk S., 2007, THESIS
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Tripakis S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442133
   Wang LH, 2013, IEEE WORKSHOP SIG, P1, DOI [10.1109/SiPS.2013.6674471, 10.1109/CLEOE-IQEC.2013.6801491]
   Wiggers MH, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P183, DOI 10.1109/RTAS.2008.10
   Wiggers MH, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880053
NR 34
TC 3
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 38
DI 10.1145/2999539
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800019
DA 2024-07-18
ER

PT J
AU Mao, FB
   Chen, YC
   Zhang, W
   Li, H
   He, BS
AF Mao, Fubing
   Chen, Yi-Chung
   Zhang, Wei
   Li, Hai (Helen)
   He, Bingsheng
TI Library-Based Placement and Routing in FPGAs with Support of Partial
   Reconfiguration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA; partial reconfiguration; B*-tree; placement; routing
ID SYSTEMS
AB While traditional Field-Programmable Gate Array design flow usually employs fine-grained tile-based placement, modular placement is increasingly required to speed up the large-scale placement and save the synthesis time. Moreover, the commonly used modules can be pre-synthesized and stored in the library for design reuse to significantly save the design, verification time, and development cost. Previous work mainly focuses on modular floorplanning without module placement information. In this article, we propose a library-based placement and routing flow that best utilizes the pre-placed and routed modules from the library to significantly save the execution time while achieving the minimal area-delay product. The flow supports the static and reconfigurable modules at the same time. The modular information is represented in the B*-Tree structure, and the B*-Tree operations are amended together with Simulated Annealing to enable a fast search of the placement space. Different width-height ratios of the modules are exploited to achieve areadelay product optimization. Partial reconfiguration-aware routing using pin-to-wire abutment is proposed to connect the modules after placement. Our placer can reduce the compilation time by 65% on average with 17% area and 8.2% delay overhead compared with the fine-grained results of Versatile Place and Route through the reuse of module information in the library for the base architecture. For other architectures, the area increase ranges from 8.32% to 25.79%, the delay varies from -13.66% to 19.79%, and the runtime improves by 43.31% to 77.2%.
C1 [Mao, Fubing; He, Bingsheng] Nanyang Technol Univ, Sch Comp Sci & Engn, HESL Lab, N4-B2b-05,50 Nanyang Ave, Singapore 639798, Singapore.
   [Chen, Yi-Chung] Univ Manchester, Sch Comp Sci, Oxford Rd, Manchester M13 9PL, Lancs, England.
   [Zhang, Wei] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Room 2419, Kowloon, Hong Kong, Peoples R China.
   [Li, Hai (Helen)] Univ Pittsburgh, Dept Elect & Comp Engn, Benedum Hall,3700 OHara St, Pittsburgh, PA USA.
C3 Nanyang Technological University; University of Manchester; Hong Kong
   University of Science & Technology; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); University of Pittsburgh
RP Mao, FB (corresponding author), Nanyang Technol Univ, Sch Comp Sci & Engn, HESL Lab, N4-B2b-05,50 Nanyang Ave, Singapore 639798, Singapore.
EM fmao001@e.ntu.edu.sg; yi-chung.chen@manchester.ac.uk; wei.zhang@ust.hk;
   hal66@pitt.edu; bshe@ntu.edu.sg
RI Zhang, Wei/A-3678-2011; Li, Hai/L-8558-2017
OI Li, Hai/0000-0003-3228-6544; He, Bingsheng/0000-0001-8618-4581; Zhang,
   Wei/0000-0002-7622-6714
FU MoE AcRF Tier 2 Grant in Singapore [MOE2012-T2-1-126]; Hong Kong SAR
   [R9336]
FX This work was partly supported by a MoE AcRF Tier 2 Grant No.
   MOE2012-T2-1-126 in Singapore and by Grant No. R9336 from Hong Kong SAR.
CR [Anonymous], 2010, INCR DES FUNCT PART
   [Anonymous], 2011 INT C FIELD PRO
   [Anonymous], P ACM SIGDA INT S FI
   Areibi S, 2007, CAN J ELECT COMPUT E, V32, P53, DOI 10.1109/CJECE.2007.364333
   Athanas P, 2007, I C FIELD PROG LOGIC, P513, DOI 10.1109/FPL.2007.4380705
   Banerjee P, 2009, IEEE T COMPUT AID D, V28, P651, DOI 10.1109/TCAD.2009.2015738
   Banerjee Pritha, 2011, TCAD, V30, P1
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Beckhoff C, 2013, LECT NOTES COMPUT SC, V7767, P303, DOI 10.1007/978-3-642-36424-2_26
   Castro-lpez R., 2006, RETOS DIAGNOSTICO TR, P27
   Chen TC, 2006, IEEE T COMPUT AID D, V25, P637, DOI 10.1109/TCAD.2006.870076
   Chen YC, 2014, ICCAD-IEEE ACM INT, P647, DOI 10.1109/ICCAD.2014.7001421
   Cheng L, 2006, IEEE T COMPUT AID D, V25, P2795, DOI 10.1109/TCAD.2006.882481
   CLAUS C, 2007, WORKS RECONFIGURABLE
   Cong J, 2011, IEEE DES TEST COMPUT, V28, P6, DOI 10.1109/MDT.2010.141
   Gajski D. D., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), DOI 10.1109/DAC.1999.781228
   Gort M., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P143, DOI 10.1109/FPL.2012.6339278
   Gort M, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P4, DOI 10.1109/FPT.2014.7082746
   Hekmatpour A, 2005, IEEE INT SOC CONF, P322
   Hu Bo, 2006, ICCAD 2006, V2006, P383
   Hung Eddie, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P96, DOI 10.1109/FPT.2009.5377673
   Jamieson P, 2013, 2013 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), P253
   Kennings A., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P179, DOI 10.1109/ASPDAC.2000.835093
   Koch D, 2010, SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P103
   Koch D, 2008, I C FIELD PROG LOGIC, P119, DOI 10.1109/FPL.2008.4629918
   Lavin C, 2011, ANN IEEE SYM FIELD P, P117, DOI 10.1109/FCCM.2011.17
   Liu N., 2011, P 2011 IEEE WORKSHOP, P1
   Mak TST, 2007, ELECTRON LETT, V43, P918, DOI 10.1049/el:20071342
   Minkovich K., 2007, MCNC BENCHMARKS
   Montone A., 2010, TRETS, V3, P24
   Nayak A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P862, DOI 10.1109/DATE.2002.998400
   Rose J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P77
   Ruining He, 2012, Reconfigurable Computing: Architectures, Tools and Applications. Proceedings of the 8th International Symposium, ARC 2012, P350, DOI 10.1007/978-3-642-28365-9_31
   Samaranayake M, 2009, 2009 3 INT C SIGN CI, P1, DOI [DOI 10.1109/ICSCS.2009.5414200, 10.1109/icscs.2009.5414200]
   Sankar Y., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P157, DOI 10.1145/296399.296449
   Selvakkumaran Navaratnasothie, 2004, FPGA FPGA 04, P253
   Shah N., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P83, DOI 10.1109/FPL.2012.6339245
   Singhal L., 2006, FPL 06 IEEE INT C FI, P1, DOI DOI 10.1109/FPL.2006.311273
   Sklyarov V, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P255, DOI 10.1109/DSD.2003.1231939
   Stitt G., 2004, A C M Transaction Embedded Computer System, V3, P218
   Telle N, 2004, LECT NOTES COMPUT SC, V3133, P274
   VEREEN L, 2004, SOFT FPGA CORES ATTR
   Wang Ting-Chi, 1991, DAC, P180
   Wang X. J., 2010, J INEQUAL APPL, V2010, P1
   Xilinx, 2012, PART REC XIL FPGAS U
   Xilinx, 2011, EARL ACC PR US GUID
   Xilinx, 2011, XIL PART REC US GUID
   Xiu Liming, 2007, VLSI CIRCUIT DESIGN, P200
   Xu C, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P36, DOI 10.1109/FPT.2014.7082750
   Yousuf S., 2010, Engineering of Reconfigurable Systems and Algorithms (ERSA), P97
   Yuan J, 2005, ASIA S PACIF DES AUT, P1123
   Zergainoh NE, 2005, ASIA S PACIF DES AUT, P612, DOI 10.1145/1120725.1120976
NR 52
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 71
DI 10.1145/2901295
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500017
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Teman, A
   Rossi, D
   Meinerzhagen, P
   Benini, L
   Burg, A
AF Teman, Adam
   Rossi, Davide
   Meinerzhagen, Pascal
   Benini, Luca
   Burg, Andreas
TI Power, Area, and Performance Optimization of Standard Cell Memory Arrays
   Through Controlled Placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Standard cell memories; controlled placement; low power; subthreshold
   operation; power-area-performance trade-off
ID SRAM DESIGN; NM; REDUCTION
AB Embedded memory remains a major bottleneck in current integrated circuit design in terms of silicon area, power dissipation, and performance; however, static random access memories (SRAMs) are almost exclusively supplied by a small number of vendors through memory generators, targeted at rather generic design specifications. As an alternative, standard cell memories (SCMs) can be defined, synthesized, and placed and routed as an integral part of a given digital system, providing complete design flexibility, good energy efficiency, low-voltage operation, and even area efficiency for small memory blocks. Yet implementing an SCM block with a standard digital flow often fails to exploit the distinct and regular structure of such an array, leaving room for optimization. In this article, we present a design methodology for optimizing the physical implementation of SCM macros as part of the standard design flow. This methodology introduces controlled placement, leading to a structured, noncongested layout with close to 100% placement utilization, resulting in a smaller silicon footprint, reduced wire length, and lower power consumption compared to SCMs without controlled placement. This methodology is demonstrated on SCM macros of various sizes and aspect ratios in a state-of-the-art 28nm fully depleted silicon-on-insulator technology, and compared with equivalent macros designed with the noncontrolled, standard flow, as well as with foundry-supplied SRAM macros. The controlled SCMs provide an average 25% reduction in area as compared to noncontrolled implementations while achieving a smaller size than SRAM macros of up to 1Kbyte. Power and performance comparisons of controlled SCM blocks of a commonly found 256 x 32 (1 Kbyte) memory with foundry-provided SRAMs show greater than 65% and 10% reduction in read and write power, respectively, while providing faster access than their SRAM counterparts, despite being of an aspect ratio that is typically unfavorable for SCMs. In addition, the SCM blocks function correctly with a supply voltage as low as 0.3V, well below the lower limit of even the SRAM macros optimized for low-voltage operation. The controlled placement methodology is applied within a full-chip physical implementation flow of an OpenRISC-based test chip, providing more than 50% power reduction compared to equivalently sized compiled SRAMs under a benchmark application.
C1 [Teman, Adam; Burg, Andreas] Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland.
   [Teman, Adam; Meinerzhagen, Pascal] Bar Ilan Univ, Fac Engn, Emerging Nanoscaled Integrated Circuits EnICS Lab, Ramat Gan, Israel.
   [Rossi, Davide; Benini, Luca] Univ Bologna, Dept Elect Elect & Informat Engn, I-40126 Bologna, Italy.
   [Benini, Luca] Swiss Fed Inst Technol, Zurich, Switzerland.
   [Teman, Adam; Burg, Andreas] Swiss Fed Inst Technol Lausanne EPFL, TCL, Lausanne, Switzerland.
   [Benini, Luca] Swiss Fed Inst Technol Zurich ETH, Dept Informat Technol & Elect Engn, Zurich, Switzerland.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Bar Ilan University; University of Bologna; Swiss
   Federal Institutes of Technology Domain; ETH Zurich; Swiss Federal
   Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne; Swiss Federal Institutes of Technology Domain; ETH Zurich
RP Teman, A (corresponding author), Ecole Polytech Fed Lausanne, CH-1015 Lausanne, Switzerland.; Teman, A (corresponding author), Bar Ilan Univ, Fac Engn, Emerging Nanoscaled Integrated Circuits EnICS Lab, Ramat Gan, Israel.; Teman, A (corresponding author), Swiss Fed Inst Technol Lausanne EPFL, TCL, Lausanne, Switzerland.
EM adam.teman@biu.ac.il; davide.rossi@unibo.it;
   pascal.a.meinerzhagen@intel.com; luca.benini@iis.ee.ethz.ch;
   andreas.burg@epfl.ch
RI Teman, Adam/P-2034-2019; Burg, Andreas/Q-8704-2016
OI Teman, Adam/0000-0002-8233-4711; ROSSI, DAVIDE/0000-0002-0651-5393;
   Burg, Andreas/0000-0002-7270-5558; BENINI, LUCA/0000-0001-8068-3806
FU HiPer Consortium under the "Magnet" program of the office of the chief
   scientist in the Israeli Ministry of Economy; Nano-Tera.ch; Swiss
   Confederation under the IcySoC project.; FP7 project PHIDIAS [318013];
   Swiss Government Excellence Scholarship
FX A. Teman is currently supported by the HiPer Consortium under the
   "Magnet" program of the office of the chief scientist in the Israeli
   Ministry of Economy.; This project was supported by Nano-Tera.ch with
   Swiss Confederation financing under the IcySoC project. D. Rossi was
   supported by the FP7 project PHIDIAS (g.a. 318013). A. Teman was
   supported by a Swiss Government Excellence Scholarship.
CR Andersson Oskar, 2013, 2013 Proceedings of the ESSCIRC. 39th European Solid State Circuits Conference (ESSCIRC), P197, DOI 10.1109/ESSCIRC.2013.6649106
   Benini Luca., 2003, ACM T EMBED COMPUT S, V2, P5
   Calhoun BH, 2007, IEEE J SOLID-ST CIRC, V42, P680, DOI 10.1109/JSSC.2006.891726
   Flatresse P, 2014, I SYMPOS LOW POWER E, P127, DOI 10.1145/2627369.2631640
   Meinerzhagen P., 2012, ESSCIRC 2012 - 38th European Solid State Circuits Conference, P321, DOI 10.1109/ESSCIRC.2012.6341319
   Meinerzhagen P, 2010, MIDWEST SYMP CIRCUIT, P129, DOI 10.1109/MWSCAS.2010.5548579
   Meinerzhagen P, 2011, IEEE J EM SEL TOP C, V1, P173, DOI 10.1109/JETCAS.2011.2162159
   Meinerzhagen Pascal Andreas, 2015, P IEEE INT S CIRC SY
   Planes N., 2012, 2012 IEEE Symposium on VLSI Technology, P133, DOI 10.1109/VLSIT.2012.6242497
   Senning C, 2014, IEEE T CIRCUITS-I, V61, P1860, DOI 10.1109/TCSI.2013.2295027
   Sinangil ME, 2009, IEEE J SOLID-ST CIRC, V44, P3163, DOI 10.1109/JSSC.2009.2032493
   Sutherland I., 1999, Logical effort: designing fast CMOS circuits
   Tae-Hyoung Kim, 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P330
   Teman A., 2014, IEEE T VERY LARGE SC, V99, P1
   Teman A, 2015, ASIA S PACIF DES AUT, P81, DOI 10.1109/ASPDAC.2015.7058985
   Teman A, 2011, IEEE J SOLID-ST CIRC, V46, P2713, DOI 10.1109/JSSC.2011.2164009
   Verma N, 2008, IEEE J SOLID-ST CIRC, V43, P141, DOI 10.1109/JSSC.2007.908005
   Wang Y, 2008, IEEE J SOLID-ST CIRC, V43, P172, DOI 10.1109/JSSC.2007.907996
   Zhai B, 2008, IEEE J SOLID-ST CIRC, V43, P2338, DOI 10.1109/JSSC.2008.2001903
NR 19
TC 34
Z9 34
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 59
DI 10.1145/2890498
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500005
DA 2024-07-18
ER

PT J
AU Lee, JC
   Lysecky, R
AF Lee, Jong Chul
   Lysecky, Roman
TI System-Level Observation Framework for Non-Intrusive Runtime Monitoring
   of Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Performance;
   Reliability; Verification; Observability; online system monitoring;
   testing; validation; verification
ID DESIGN; DEBUG
AB As the complexity of embedded systems rapidly increases, the use of traditional analysis and debug methods encounters significant challenges in monitoring, analyzing, and debugging the complex interactions of various software and hardware components. This situation is further exacerbated for in-situ debugging and verification in which traditional debug and trace interfaces that require physical access are unavailable, infeasible, or cost prohibitive. In this article, we present a system-level observation framework that provides minimally intrusive methods for dynamically monitoring and analyzing deeply integrated hardware and software components within embedded systems. The system-level observation framework monitors hardware and software events by inserting additional logic for detecting designer-specified events within hardware cores to observe complex interaction across hardware and software boundaries at runtime, and provides visibility for monitoring complex execution behavior of software applications without affecting the system execution.
C1 [Lee, Jong Chul; Lysecky, Roman] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Lee, JC (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
EM jongchul@email.arizona.edu
FU National Science Foundation [CNS-0844565]
FX This research was supported in part by the National Science Foundation
   under grant CNS-0844565.
CR Abramovici M, 2006, DES AUT CON, P7, DOI 10.1109/DAC.2006.238683
   [Anonymous], EMB TRAC MACR ETMV1
   [Anonymous], FAST SIMPL LINK FSL
   [Anonymous], OS LIB DOC COLL
   [Anonymous], MICROBLAZE PROC REF
   [Anonymous], SNU REAL TIME BENCHM
   [Anonymous], INTEGRATING CHIP DEB
   [Anonymous], CORESIGHT ARCH SPEC
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], 2008, P IEEE INT TEST C IT
   AUDSLEY N, 1993, SOFTWARE ENG J, V8, P284, DOI 10.1049/sej.1993.0034
   Backasch R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442089
   Camera K., 2005, International Symposium on Automated Analysis-Driven Debugging (AADEBUG), P111, DOI DOI 10.1145/1085130.1085145
   El Shobaki M, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P56, DOI 10.1109/ISQED.2001.915206
   Hochberger C, 2008, PR IEEE COMP DESIGN, P356, DOI 10.1109/ICCD.2008.4751885
   Ko HF, 2009, PROC EUR TEST SYMP, P17, DOI 10.1109/ETS.2009.35
   Leatherman R, 2005, IEEE POTENTIALS, V24, P12, DOI 10.1109/MP.2005.1405795
   Lee J, 2014, INT WATER LAW SER, V2, P1, DOI [10.1163/9789004268395, 10.1109/NSSMIC.2014.7430758]
   Lee JC, 2013, 2013 20TH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOPS ON THE ENGINEERING OF COMPUTER BASED SYSTEMS (ECBS 2013), P49, DOI 10.1109/ECBS.2013.8
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Liu X., 2007, Design Automation Conference (DAC), P352
   Peterson K, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, P685
   Shultz M., 2005, Conference on Computing Frontiers (CF), P116
   Sidwell N., 2008, Proceedings of the GCC Developers' Summit, P117
   Vermeulen B, 2002, IEEE DES TEST COMPUT, V19, P37
   Watterson C, 2007, IET SOFTW, V1, P172, DOI 10.1049/iet-sen:20060076
   Yang SJ, 2004, PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, P180, DOI 10.1109/APASIC.2004.1349442
NR 27
TC 8
Z9 11
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 42
DI 10.1145/2717310
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900009
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Basiri, MMA
   Mahammad, SKN
AF Basiri, Mohamed Asan M.
   Mahammad, Noor S. K.
TI An Efficient Hardware-Based Higher Radix Floating Point MAC Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Carry-lookahead adder; carry-save
   adder; digital signal processing; floating point arithmetic; fused
   multiply add; high-performance circuits; multiply-accumulate circuit;
   Wallace tree multiplier
ID HIGH-SPEED; MULTIPLIER-ACCUMULATOR; ENERGY; ADDER
AB This article proposes an effective way of implementing a multiply accumulate circuit (MAC) for high-speed floating point arithmetic operations. The real-world applications related to digital signal processing and the like demand high-performance computation with greater accuracy. In general, digital signals are represented as a sequence of signed/unsigned fixed/floating point numbers. The final result of a MAC operation can be computed by feeding the mantissa of the previous MAC result as one of the partial products to a Wallace tree multiplier or Braun multiplier. Thus, the separate accumulation circuit can be avoided by keeping the circuit depth still within the bounds of the Wallace tree multiplier, namely O(log(2) n), or Braun multiplier, namely O(n). In this article, three kinds of floating point MACs are proposed. The experimental results show 48.54% of improvement in worst path delay achieved by the proposed floating point MAC using a radix-2 Wallace structure compared with a conventional floating point MAC without a pipeline using a 45nm technology library. The same proposed design gives 39.92% of improvement in worst path delay without a pipeline using a radix-4 Braun structure as compared with a conventional design. In this article, a radix-32 Q(32.32)-format-based floating point MAC is proposed using a Wallace tree/Braun multiplier. Also this article discusses the msb prediction problem and its solution in floating point arithmetic that is not available in modern fused multiply-add designs. The performance results show comparisons between the proposed floating point MAC with various floating point MAC designs for radix-2,-4,-8, and -16. The proposed design has lesser depth than a conventional floating point MAC as well as a lower area requirement than other ways of floating point MAC implementation, both with/without a pipeline.
C1 [Basiri, Mohamed Asan M.; Mahammad, Noor S. K.] Indian Inst Informat Technol Design & Mfg, Dept Comp Sci & Engn, Madras, Tamil Nadu, India.
C3 Indian Institute of Information Technology, Design & Manufacturing,
   Kancheepuram
RP Mahammad, SKN (corresponding author), Indian Inst Informat Technol Design & Mfg, Dept Comp Sci & Engn, Madras, Tamil Nadu, India.
EM noor@iiitdm.ac.in
RI Mahammad Sk, Noor/C-8197-2017
OI Mahammad Sk, Noor/0000-0003-4708-4769
CR Aksoy L, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071359
   [Anonymous], 2012, IEEE INT C SIGN PROC
   Bol D, 2008, PR IEEE COMP DESIGN, P294, DOI 10.1109/ICCD.2008.4751876
   Cherkauer BS, 1996, ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, P53, DOI 10.1109/ISCAS.1996.541899
   Constantinides GA, 2003, ACM T DES AUTOMAT EL, V8, P334, DOI 10.1145/785411.785415
   Elguibaly F, 2000, IEEE T CIRCUITS-II, V47, P902, DOI 10.1109/82.868458
   Fayed AA, 2002, INT CONF ACOUST SPEE, P3212
   Fort A, 2003, INT CONF ACOUST SPEE, P341
   Gonzalez R, 1997, IEEE J SOLID-ST CIRC, V32, P1210, DOI 10.1109/4.604077
   Hoang TT, 2010, IEEE T CIRCUITS-I, V57, P3073, DOI 10.1109/TCSI.2010.2091191
   Huang LB, 2012, IEEE T COMPUT, V61, P745, DOI 10.1109/TC.2011.77
   Jessani RM, 1998, IEEE T COMPUT, V47, P927, DOI 10.1109/12.713312
   Johansson K, 2011, IEEE INT SYMP CIRC S, P1439, DOI 10.1109/ISCAS.2011.5937844
   Jones CM, 1996, ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, P81, DOI 10.1109/ICECS.1996.582691
   MADRID PE, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P118, DOI 10.1109/ICCD.1992.276194
   Meher PK, 2009, IEEE T VLSI SYST, V17, P541, DOI 10.1109/TVLSI.2008.2005288
   NAGANATHAN S, 1990, 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4, P2316, DOI 10.1109/ISCAS.1990.112473
   Quinnell E, 2008, IEEE T VLSI SYST, V16, P1726, DOI 10.1109/TVLSI.2008.2001944
   Robinson BW, 2010, INT CONF ACOUST SPEE, P578, DOI 10.1109/ICASSP.2010.5495574
   Sengupta D, 2005, 6th International Symposium on Quality Electronic Design, Proceedings, P291, DOI 10.1109/ISQED.2005.98
   Seo YH, 2010, IEEE T VLSI SYST, V18, P201, DOI 10.1109/TVLSI.2008.2009113
   Singh M, 2007, IEEE T VLSI SYST, V15, P684, DOI 10.1109/TVLSI.2007.898732
   Själander M, 2009, IEEE T VLSI SYST, V17, P1233, DOI 10.1109/TVLSI.2008.2002107
   Vangal SR, 2006, IEEE J SOLID-ST CIRC, V41, P2314, DOI 10.1109/JSSC.2006.881557
   WALLACE CS, 1964, IEEE T COMPUT, VEC13, P14, DOI 10.1109/PGEC.1964.263830
   Xu J, 2011, IEEE INT SYMP CIRC S, P1427, DOI 10.1109/ISCAS.2011.5937841
   Zicari P., 2005, 2005 6th International Conference on ASIC Proceedings (IEEE Cat. No.05TH8820C), P757
NR 27
TC 16
Z9 16
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 15
DI 10.1145/2667224
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400015
DA 2024-07-18
ER

PT J
AU Panerati, J
   Beltrame, G
AF Panerati, Jacopo
   Beltrame, Giovanni
TI A Comparative Evaluation of Multi-Objective Exploration Algorithms for
   High-Level Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Performance; Design
   automation; computer-aided manufacturing; Pareto optimization;
   guidelines
ID SPACE EXPLORATION; EVOLUTIONARY ALGORITHMS; SEARCH
AB This article presents a detailed overview and the experimental comparison of 15 multi-objective design-space exploration (DSE) algorithms for high-level design. These algorithms are collected from recent literature and include heuristic, evolutionary, and statistical methods. To provide a fair comparison, the algorithms are classified according to the approach used and examined against a large set of metrics. In particular, the effectiveness of each algorithm was evaluated for the optimization of a multiprocessor platform, considering initial setup effort, rate of convergence, scalability, and quality of the resulting optimization. Our experiments are performed with statistical rigor, using a set of very diverse benchmark applications (a video converter, a parallel compression algorithm, and a fast Fourier transformation algorithm) to take a large spectrum of realistic workloads into account. Our results provide insights on the effort required to apply each algorithm to a target design space, the number of simulations it requires, its accuracy, and its precision. These insights are used to draw guidelines for the choice of DSE algorithms according to the type and size of design space to be optimized.
C1 [Panerati, Jacopo; Beltrame, Giovanni] Ecole Polytech Montreal, Dept Genie Informat & Genie Logiciel, Montreal, PQ, Canada.
C3 Universite de Montreal; Polytechnique Montreal
RP Panerati, J (corresponding author), Ecole Polytech Montreal, Dept Genie Informat & Genie Logiciel, Montreal, PQ, Canada.
EM jacopo.panerati@polymtl.ca
OI Panerati, Jacopo/0000-0003-2994-5422
FU Regroupement Strategique en Microsystemes du Quebec (ReSMiQ)
FX This work was partially supported by the Regroupement Strategique en
   Microsystemes du Quebec (ReSMiQ)
CR [Anonymous], Introduction to genetic algorithms
   [Anonymous], 1994, Multi-criteria Decis Anal, DOI DOI 10.1002/MCDA.4020030204
   Beltrame G., 2011, P DES AUT TEST EUR D
   Beltrame G, 2010, IEEE T COMPUT AID D, V29, P1083, DOI 10.1109/TCAD.2010.2049053
   Beltrame G, 2009, IEEE T COMPUT AID D, V28, P1857, DOI 10.1109/TCAD.2009.2030268
   Coello CAC, 2000, ACM COMPUT SURV, V32, P109, DOI 10.1145/358923.358929
   Coello Coello C., 1999, KNOWL INF SYST, V1, P269, DOI DOI 10.1007/BF03325101
   Czyzak P., 1998, J. Multi-Criteria Decis. Anal., V7, P34, DOI [DOI 10.1002/(SICI)1099-1360(199801)7:13.0.CO;2-6, 10.1002/(SICI)1099-1360(199801)7:13.0.CO;2-6]
   Deb K, 2001, LECT NOTES COMPUT SC, V1993, P67
   ERBAS C., 2006, System-level Modelling and Design Space Exploration for Multipro-cessor Embedded System-on-chip Architectures
   Fonseca CM, 1995, EVOL COMPUT, V3, P1, DOI 10.1162/evco.1995.3.1.1
   Fornaciari W, 2002, DES AUTOM EMBED SYST, V7, P7, DOI 10.1023/A:1019791213967
   Givargis T, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P25, DOI 10.1109/ICCAD.2001.968593
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Ishibuchi H, 1998, IEEE T SYST MAN CY C, V28, P392, DOI 10.1109/5326.704576
   Ishibuchi H, 1996, IEEE C EVOL COMPUTAT, P119, DOI 10.1109/ICEC.1996.542345
   Jaddoe S, 2008, LECT NOTES COMPUT SC, V5114, P268, DOI 10.1007/978-3-540-70550-5_30
   Jaszkiewicz A, 2004, ANN OPER RES, V131, P135, DOI 10.1023/B:ANOR.0000039516.50069.5b
   JASZKIEWICZ A., 2005, MOMH: Multiple Objective Meta Heuristics
   Kaelbling LP, 1996, J ARTIF INTELL RES, V4, P237, DOI 10.1613/jair.301
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Lukasiewycz M, 2008, ASIA S PACIF DES AUT, P661
   Mariani G, 2010, DES AUT CON, P120
   Marler RT, 2004, STRUCT MULTIDISCIP O, V26, P369, DOI 10.1007/s00158-003-0368-6
   Martin G, 2006, DES AUT CON, P274, DOI 10.1109/DAC.2006.229245
   Miettinen K, 2002, OR SPECTRUM, V24, P193, DOI 10.1007/s00291-001-0092-9
   Mohanty S, 2002, ACM SIGPLAN NOTICES, V37, P18, DOI 10.1145/566225.513835
   Okabe T, 2003, IEEE C EVOL COMPUTAT, P878
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Palermo G, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P641, DOI 10.1109/DSD.2008.21
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   PAULIN PG, 1989, IEEE DES TEST COMPUT, V6, P18, DOI 10.1109/54.41671
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Russell S., 1995, Prentice Hall series in artificial intelligence, V25, P27
   Serafini P., 1994, Multiple Criteria Decision Making, P283, DOI [DOI 10.1007/978-1-4612-2666-629, 10.1007/978-1-4612-2666-6_29]
   Sheldon D, 2007, DES AUT TEST EUROPE, P821
   Srinivas N., 1994, Evolutionary Computation, V2, P221, DOI 10.1162/evco.1994.2.3.221
   Taghavi T., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P67, DOI 10.1109/SAMOS.2011.6045446
   Ulungu E.L., 1999, J MULTICRITERIA DECI, V8, P221, DOI DOI 10.1002/(SICI)1099-1360(199907)8:4{
   Zaccaria Vittorio, 2010, P WORKSH PAR PROGR R
   Zitzler E, 1999, IEEE T EVOLUT COMPUT, V3, P257, DOI 10.1109/4235.797969
   Zitzler E., 1999, COMP MULTIOBJECTIVE
   Zitzler E., 1999, 70 TIK ETH ZUR
NR 43
TC 11
Z9 13
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 15
DI 10.1145/2566669
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400006
DA 2024-07-18
ER

PT J
AU Ayoub, R
   Nath, R
   Rosing, TS
AF Ayoub, Raid
   Nath, Rajib
   Rosing, Tajana Simunic
TI CoMETC: Coordinated Management of Energy/Thermal/Cooling in Servers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Measurement; Performance
ID DYNAMIC THERMAL MANAGEMENT; TEMPERATURE
AB We introduce a Coordinated Management of Energy, Thermal, and Cooling (CoMETC) technique to minimize cooling and memory energy of server machines. State-of-the-art solutions decouple the optimization of cooling energy costs and energy consumption of CPU and memory subsystems. This results in suboptimal solutions due to thermal dependencies between CPU and memory and the nonlinearity in energy costs of cooling. In contrast, we develop a unified solution that integrates energy, thermal, and cooling management for CPU and memory subsystems to maximize energy savings. CoMETC reduces the operational energy of the memory by clustering active memory pages to a subset of memory modules while accounting for thermal and cooling aspects. At the same time, CoMETC removes hotspots between and within the CPU sockets and reduces the effects of thermal coupling with memory in order to minimize cooling energy costs. We design CoMETC using a control-theoretic approach to guarantee meeting these objectives. We introduce a formal thermal and cooling model to be used for online decisions inside CoMETC. Our experimental results show that CoMETC achieves average cooling and memory energy savings of 58% compared to state-of-the-art techniques at a performance overhead of less than 0.3%.
C1 [Ayoub, Raid] Intel Corp, Strateg CAD Labs, Santa Clara, CA 95051 USA.
   [Nath, Rajib; Rosing, Tajana Simunic] Univ Calif San Diego, Dept Comp Sci, San Diego, CA 92103 USA.
C3 Intel Corporation; University of California System; University of
   California San Diego
RP Ayoub, R (corresponding author), Intel Corp, Strateg CAD Labs, Santa Clara, CA 95051 USA.
EM raid.ayoub@intel.com
FU NSF [0916127, 1218666, 1029783, 812072]; CNS; Oracle; Google; Microsoft;
   MuSyC; UC [08-039]; Cisco; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [0916127, 1218666]
   Funding Source: National Science Foundation
FX This work has been funded by NSF grant numbers 0916127, 1218666,
   1029783, and 812072; CNS, Oracle, Google, Microsoft, MuSyC, UC Micro
   grant 08-039, and Cisco.
CR Ajami AH, 2005, IEEE T COMPUT AID D, V24, P849, DOI 10.1109/TCAD.2005.847944
   [Anonymous], P 12 ACM IEEE INT S
   [Anonymous], IGCC 11
   [Anonymous], P 34 INT S COMP ARCH
   [Anonymous], P 13 ACM IEEE INT S
   [Anonymous], P ASME INTERPACK C C
   [Anonymous], P INT S COMP AID DES
   AYOUB R., 2012, P IEEE 18 INT S HIGH, P1
   Ayoub R, 2011, IEEE T COMPUT AID D, V30, P1359, DOI 10.1109/TCAD.2011.2153852
   Ayoub R, 2009, I SYMPOS LOW POWER E, P99
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Chiueh H., 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390), P191, DOI 10.1109/SSMSD.2000.836472
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Fan XB, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P129, DOI 10.1109/LPE.2001.945388
   Franklin GF, 1997, DIGITAL CONTROL DYNA
   Heath T, 2006, ACM SIGPLAN NOTICES, V41, P106, DOI 10.1145/1168918.1168872
   Heo S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P217
   Huang H, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393, DOI 10.1109/LPE.2005.195553
   Lin CH, 2009, I SYMPOS LOW POWER E, P93
   Lin J, 2008, PERF E R SI, V36, P337, DOI 10.1145/1384529.1375496
   Liu S, 2011, INT S HIGH PERF COMP, P515, DOI 10.1109/HPCA.2011.5749756
   Patterson MK, 2008, INTERSOC C THERMAL T, P1167, DOI 10.1109/ITHERM.2008.4544393
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Schmidt RR, 2005, IBM J RES DEV, V49, P709, DOI 10.1147/rd.494.0709
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Tang QH, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING, P129, DOI 10.1109/CLUSTR.2007.4629225
   Wang Z., 2009, IPAC, P1
   Yeo I, 2008, DES AUT CON, P734
NR 31
TC 6
Z9 9
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 1
DI 10.1145/2534381
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400001
DA 2024-07-18
ER

PT J
AU Guan, XA
   Fei, YS
AF Guan, Xuan
   Fei, Yunsi
TI Register File Partitioning and Recompilation for Register File Power
   Reduction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Low-power design; compilers; register file
   partitioning; processor architectures
AB Register files in modern embedded processors contribute a substantial budget in the energy consumption due to their large switching capacitance and long working time. For some embedded processors, on average 25% of registers account for 83% of register file accessing time. This motivates us to partition the register file into hot and cold regions, with the most frequently used registers placed in the hot region, and the rarely accessed ones in the cold region. We employ the bit-line splitting and drowsy register cell techniques to reduce the overall register file accessing power. We propose a novel approach to partition the register in a way that can achieve the largest power saving. We formulate the register file partitioning process into a graph partitioning problem, and apply an effective algorithm to obtain the optimal result. We evaluate our algorithm for MiBench and SPEC2000 applications on the SimpleScalar PISA system, and an average saving of 58.3% and 54.4% over the nonpartitioned register file accessing power is achieved. The area overhead is negligible, and the execution time overhead is acceptable (5.5% for MiBench 2.4% for SPEC2000). Further evaluation for MiBench applications is performed on Alpha and X86 system.
C1 [Guan, Xuan; Fei, Yunsi] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
C3 University of Connecticut
RP Guan, XA (corresponding author), Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
EM xug06002@engr.uconn.edu; Y.fei@engr.uconn.edu
OI Fei, Yunsi/0000-0002-9930-0868
FU National Science Foundation [0541102]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [0541102] Funding Source: National Science Foundation
FX The authors would like to acknowledge the support of the National
   Science Foundation for this work under grant number 0541102.
CR Acquaviva A, 2003, COMPILERS AND OPERATING SYSTEMS FOR LOW POWER, P53
   *ARM10, ARM10 PROC
   *ARM7, ARM7 PROC
   Ayala JL, 2003, INT J PARALLEL PROG, V31, P451, DOI 10.1023/B:IJPP.0000004510.66751.2e
   AYALA JL, 2002, P WORKSH APPL SPEC P
   Borkar S., 2003, QUEUE, V1, P26
   Chinnery D., 2007, CLOSING POWER GAP AS
   Chung SW, 2006, LECT NOTES COMPUT SC, V4330, P63
   *DIOPSIS, 740 DIOPSIS
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Gomez M., 2002, P INT S PERF EV COMP, P76
   Guan X, 2008, IEEE INT CONF ASAP, P269, DOI 10.1109/ASAP.2008.4580190
   HU Z, 2000, P WORKSH COMPL EFF D
   JAIN MK, 2002, P INT C COMP ARCH SY, P252
   Lambrechts A, 2005, IEEE INT CONF ASAP, P179
   Lin TJ, 2008, J SIGNAL PROCESS SYS, V51, P209, DOI 10.1007/s11265-007-0061-x
   *MIBENCH, MIBENCH APPL
   Park J, 2001, ACM SIGPLAN NOTICES, V36, P39, DOI 10.1145/384196.384205
   Park S, 2008, IEEE T COMPUT AID D, V27, P1155, DOI 10.1109/TCAD.2008.923254
   POUWELSE J, 2001, P 7 ANN INT C MOB CO, P251, DOI DOI 10.1145/381677.381701
   Rabaey J.M., 1996, LOW POWER DESIGN MET
   Ravindran RA, 2005, IEEE T COMPUT, V54, P998, DOI 10.1109/TC.2005.132
   Sait S. M., 1999, VLSI PHYS DESIGN AUT
   SCHUSTER T, 2007, P INT C EMB COMP SYS, P322
   SEARLES M, 2006, P INT C LANG COMP TO, P252
   Shrivastava A, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P194
   Su HH, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78
   Tseng JH, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P377, DOI 10.1109/SBCCI.2000.876058
   Vieri C., 1995, THESIS MIT
   Zhao XM, 2002, 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, P41, DOI 10.1109/APASIC.2002.1031527
NR 30
TC 8
Z9 8
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2010
VL 15
IS 3
AR 24
DI 10.1145/1754405.1754409
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 618NC
UT WOS:000279361400004
DA 2024-07-18
ER

PT J
AU Reviriego, P
   Maestro, JA
   Bleakley, CJ
AF Reviriego, Pedro
   Maestro, Juan Antonio
   Bleakley, Chris J.
TI Reliability Analysis of Memories Protected with BICS and a per-Word
   Parity Bit
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; Fault-tolerant memory; Error correcting codes;
   high-level protection technique; built-in current sensors
ID UPSETS
AB This article presents an analysis of the reliability of memories protected with Built-in Current Sensors (BICS) and a per-word parity bit when exposed to Single Event Upsets (SEUs). Reliability is characterized by Mean Time to Failure (MTTF) for which two analytic models are proposed. A simple model, similar to the one traditionally used for memories protected with scrubbing, is proposed for the low error rate case. A more complex Markov model is proposed for the high error rate case. The accuracy of the models is checked using a wide set of simulations. The results presented in this article allow fast estimation of MTTF enabling design of optimal memory configurations to meet specified MTTF goals at minimum cost. Additionally the power consumption of memories protected with BICS is compared to that of memories using scrubbing in terms of the number of read cycles needed in both configurations.
C1 [Reviriego, Pedro; Maestro, Juan Antonio] Univ Antonio Nebrija, Dept Ingn Informat, Madrid 28040, Spain.
   [Bleakley, Chris J.] Natl Univ Ireland Univ Coll Dublin, Dublin 4, Ireland.
C3 Universidad Antonio de Nebrija; University College Dublin
RP Reviriego, P (corresponding author), Univ Antonio Nebrija, Dept Ingn Informat, Calle Pirineos 55, Madrid 28040, Spain.
EM previrie@nebrija.es; jmaestro@nebrija.es; chris.bleakley@ucd.ie
RI Reviriego, Pedro/ABE-4167-2020; Reviriego, Pedro/B-8353-2009; Bleakley,
   Chris/H-4056-2019; Maestro, Juan Antonio/L-6091-2014
OI Reviriego, Pedro/0000-0003-2540-5234; Bleakley,
   Chris/0000-0001-8149-9015; Maestro, Juan Antonio/0000-0001-7133-9026
CR ARGYRIDES C, 2008, P 14 IEEE INT ONL TE, P155
   BLAUM M, 1988, IEEE T COMPUT, V37, P114, DOI 10.1109/12.75143
   Calin T, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P45, DOI 10.1109/TEST.1995.529816
   Chugg AM, 2004, IEEE T NUCL SCI, V51, P3701, DOI 10.1109/TNS.2004.839248
   Gill B, 2005, DES AUT TEST EUROPE, P592
   GOODMAN RM, 1991, IEEE T INFORM THEORY, V37, P884, DOI 10.1109/18.79957
   GOODMAN RMF, 1982, P 20 ALL C COMM CONT, P672
   GOSSETT CA, 1993, IEEE T NUCL SCI, V40, P1845, DOI 10.1109/23.273471
   MAIZ J, 2003, P IEEE INT EL DEV M
   Mavis DG, 2002, INT REL PHY, P216, DOI 10.1109/RELPHY.2002.996639
   May T.C., 1978, PROC 16 INT RELIABIL, P33
   Neto EH, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P62
   Nicolaidis M, 2005, IEEE T DEVICE MAT RE, V5, P405, DOI 10.1109/TDMR.2005.855790
   Normand E, 1996, IEEE T NUCL SCI, V43, P2742, DOI 10.1109/23.556861
   Papachristou C, 2005, 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, P266
   Radaelli D, 2005, IEEE T NUCL SCI, V52, P2433, DOI 10.1109/TNS.2005.860675
   Reviriego P, 2007, IEEE T DEVICE MAT RE, V7, P592, DOI 10.1109/TDMR.2007.910443
   Reviriego P, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455247
   RUBIO A, 1990, ELECTRON LETT, V26, P1204, DOI 10.1049/el:19900779
   SALEH AM, 1990, IEEE T RELIAB, V39, P114, DOI 10.1109/24.52622
   Satoh S, 2000, IEEE ELECTR DEVICE L, V21, P310, DOI 10.1109/55.843160
   Schrimpf R.D., 2004, RAD EFFECTS SOFT ERR
   Tipton AD, 2006, IEEE T NUCL SCI, V53, P3259, DOI 10.1109/TNS.2006.884789
   Tosaka Y, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P941
   Vargas F., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P596, DOI 10.1109/ICCD.1993.393307
   VARGAS F, 1994, P 24 INT S FAULT TOL, P106
   YANG GC, 1995, IEE P-COMPUT DIG T, V142, P337, DOI 10.1049/ip-cdt:19952162
NR 27
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 18
DI 10.1145/1698759.1698768
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yuan, MX
   Gu, ZH
   He, XQ
   Liu, X
   Jiang, L
AF Yuan, Mingxuan
   Gu, Zonghua
   He, Xiuqiang
   Liu, Xue
   Jiang, Lei
TI Hardware/Software Partitioning and Pipelined Scheduling on Runtime
   Reconfigurable FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; HW/SW partitioning; scheduling; runtime
   reconfigurable FPGA
AB FPGAs are widely used in today's embedded systems design due to their low cost, high performance, and reconfigurability. Partially RunTime-Reconfigurable (PRTR) FPGAs, such as Virtex-2 Pro and Virtex-4 from Xilinx, allow part of the FPGA area to be reconfigured while the remainder continues to operate without interruption, so that HW tasks can be placed and removed dynamically at runtime. We address two problems related to HW task scheduling on PRTR FPGAs: (1) HW/SW partitioning. Given an application in the form of a task graph with known execution times on the HW (FPGA) and SW (CPU), and known area sizes on the FPGA, find an valid allocation of tasks to either HW or SW and a static schedule with the optimization objective of minimizing the total schedule length (makespan). (2) Pipelined scheduling. Given an input task graph, construct a pipelined schedule on a PRTR FPGA with the goal of maximizing system throughput while meeting a given end-to-end deadline. Both problems are NP-hard. Satisfiability Modulo Theories (SMT) is an extension to SAT by adding the ability to handle arithmetic and other decidable theories. We use the SMT solver Yices with Linear Integer Arithmetic (LIA) theory as the optimization engine for solving the two scheduling problems. In addition, we present an efficient heuristic algorithm based on kernel recognition for the pipelined scheduling problem, a technique pipelining, to overcome the scalability problem of the SMT-based optimal solution technique.
C1 [Yuan, Mingxuan; Gu, Zonghua; He, Xiuqiang] Zhejiang Univ, Hangzhou 310058, Zhejiang, Peoples R China.
   [Liu, Xue] McGill Univ, Sch Comp Sci, Montreal, PQ, Canada.
   [Jiang, Lei] Univ Pittsburgh, Pittsburgh, PA 15260 USA.
   [Yuan, Mingxuan; He, Xiuqiang] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China.
C3 Zhejiang University; McGill University; Pennsylvania Commonwealth System
   of Higher Education (PCSHE); University of Pittsburgh; Hong Kong
   University of Science & Technology
RP Gu, ZH (corresponding author), Zhejiang Univ, 388 Yuhangtang Rd, Hangzhou 310058, Zhejiang, Peoples R China.
EM zonghua@gmail.com
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
CR Ahn M, 2006, DES AUT TEST EUROPE, P361
   Aiken A, 1995, IEEE T PARALL DISTR, V6, P1248, DOI 10.1109/71.476167
   Allan VH, 1995, ACM COMPUT SURV, V27, P367, DOI 10.1145/212094.212131
   [Anonymous], P 8 INT S FIELD PROG
   Banerjee S, 2005, DES AUT CON, P335
   Banerjee S, 2006, IEEE T VLSI SYST, V14, P1189, DOI 10.1109/TVLSI.2006.886411
   Cabodi G., 2005, International Journal on Software Tools for Technology Transfer, V7, P102, DOI 10.1007/s10009-004-0170-9
   Carpenter J., 2004, A categorization of real-time multiprocessor scheduling problems and algorithms
   Claus C., 2007, P 14 REC ARCH WORKSH
   Cuoccio A, 2008, DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, P279, DOI 10.1109/DELTA.2008.35
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   Dehon A, 2006, MICROPROCESS MICROSY, V30, P334, DOI 10.1016/j.micpro.2006.02.009
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   DITTMANN F, 2007, THESIS U PADERBORN G
   Dutertre B, 2006, LECT NOTES COMPUT SC, V4144, P81, DOI 10.1007/11817963_11
   Fekete SP, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P658, DOI 10.1109/DATE.2001.915093
   Goldstein SC, 2000, COMPUTER, V33, P70, DOI 10.1109/2.839324
   Jin YJ, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P273
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Klein M.H., 1993, PRACTITIONERS HDB RE
   Kudlur M, 2008, PLDI'08: PROCEEDINGS OF THE 2008 SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN & IMPLEMENTATION, P114, DOI 10.1145/1375581.1375596
   Lin Y., 2007, P 2007 INT C COMPILE, P115
   Liu Ming, 2009, P INT C FIELD PROGR
   Memik SO, 2002, PR IEEE COMP DESIGN, P395, DOI 10.1109/ICCD.2002.1106801
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Noguera J., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P563
   Noguera J, 2006, IEEE T VLSI SYST, V14, P730, DOI 10.1109/TVLSI.2006.878343
   Papadimitriou C.H., 1998, COMBINATORIAL OPTIMI
   SHANG L, 2007, IEEE T VLSI SYST, V26, P3
   Suhendra V., 2006, CASES, P401
   *XIL INC, 2005, XIL VIRT 4 FAM OV PR
   Yuan MX, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P295
NR 32
TC 13
Z9 15
U1 3
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 13
DI 10.1145/1698759.1698763
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500005
DA 2024-07-18
ER

PT J
AU Hong, YR
   Huang, JD
AF Hong, Yu-Ru
   Huang, Juinn-Dar
TI Reducing Fault Dictionary Size for Million-Gate Large Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Fault dictionary; fault diagnosis; diagnostic
   resolution
AB In general, fault dictionary is prevented from practical applications in fault diagnosis due to its extremely large size. Several previous works are proposed for the fault dictionary size reduction. However, some of them fail to bring down the size to an acceptable level, and others might not be able to handle today's million-gate circuits due to their high time and space complexity. In this article, an algorithm is presented to reduce the size of pass-fail dictionary while still preserving high diagnostic resolution. The proposed algorithm possesses low time and space complexity by avoiding constructing the huge distinguishability table, which inevitably boosts up the required computation complexity. Experimental results demonstrate that the proposed algorithm is capable of handling industrial million-gate large circuits in a reasonable amount of runtime and memory.
C1 [Hong, Yu-Ru] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Huang, Juinn-Dar] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
C3 Purdue University System; Purdue University; National Yang Ming Chiao
   Tung University
RP Hong, YR (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM yujuhong@purdue.edu; jdhuang@mail.nctu.edu.tw
CR [Anonymous], 2003, Introduction to Algorithms
   [Anonymous], 1995, FUNDAMENTALS DATA ST
   [Anonymous], 1989, SYSTEMS ISCAS
   Arslan B, 2002, PR IEEE COMP DESIGN, P480, DOI 10.1109/ICCD.2002.1106817
   BOPPANA V, 1994, P INT C COMP AID DES, P576
   BRGLEZ F, 1985, P IEEE INT S CIRC SY, P695
   Chakravarty S, 1996, IEEE T COMPUT, V45, P1131, DOI 10.1109/12.543707
   Chakravarty S., 1992, Journal of Electronic Testing: Theory and Applications, V3, P377, DOI 10.1007/BF00135341
   Kocan F., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P691, DOI 10.1109/DAC.1999.782037
   Lee H. K., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P336, DOI 10.1109/DAC.1992.227782
   LEE HK, 1993, 1293 VIRG POL I STAT
   LI R, 1990, P IEEE INT S INT CON, V2, P1169
   POMERANZ I, 1992, P INT C COMP AID DES, P272, DOI DOI 10.1109/ICCAD.1992.279361
   RYAN PG, 1993, P INT C COMP AID DES, P508
   THADIKARAN P, 1997, T DES AUTOMAT ELECT, V2, P281
   Venkataraman S, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P198, DOI 10.1109/VTEST.1996.510858
NR 16
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 27
DI 10.1145/1497561.1497570
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400009
DA 2024-07-18
ER

PT J
AU Joo, Y
   Cho, Y
   Shin, D
   Park, J
   Chang, N
AF Joo, Yongsoo
   Cho, Youngjin
   Shin, Donghwa
   Park, Jaehyun
   Chang, Naehyuck
TI An energy characterization platform for memory devices and energy-aware
   data compression for multilevel-cell flash memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; measurement; performance; MLC; compression; flash memory
AB Memory devices often consume more energy than microprocessors in current portable embedded systems, but their energy consumption changes significantly with the type of transaction, data values, and access timing, as well as depending on the total number of transactions. These variabilities mean that an innovative tool and framework are required to characterize modern memory devices running in embedded system architectures.
   We introduce an energy measurement and characterization platform for memory devices, and demonstrate an application to multilevel-cell (MLC) flash memories, in which we discover significant value-dependent programming energy variations. We introduce an energy-aware data compression method that minimizes the flash programming energy, rather than the size of the compressed data, which is formulated as an entropy coding with unequal bit-pattern costs. Deploying a probabilistic approach, we derive energy-optimal bit-pattern probabilities and expected values of the bit-pattern costs which are applicable to the large amounts of compressed data typically found in multimedia applications. Then we develop an energy-optimal prefix coding that uses integer linear programming, and construct a prefix-code table. From a consideration of Pareto-optimal energy consumption, we can make tradeoffs between data size and programming energy, such as a 41% energy savings for a 52% area overhead.
C1 [Joo, Yongsoo] Seoul Natl Univ, Sch Engn & Comp Sci, Seoul 151742, South Korea.
C3 Seoul National University (SNU)
RP Joo, Y (corresponding author), Seoul Natl Univ, Sch Engn & Comp Sci, 599 Kwanak Rd, Seoul 151742, South Korea.
EM naehyuck@elpl.snu.ac.kr
RI Chang, Naehyuck/J-3203-2014; Shin, Donghwa/AAA-5851-2019; Park,
   Jaehyun/JXN-7813-2024
OI Park, Jaehyun/0000-0002-2276-4998; Joo, Yongsoo/0000-0001-8192-5029
CR ATWOOD G, 1997, INTEL TECH J, V1, P2
   Barr K, 2003, PROCEEDINGS OF MOBISYS 2003, P231, DOI 10.1145/1066116.1066123
   BENINI L, 2001, P 44 IEEE 2001 MIDW, V2, P552
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   BURGER D, 1997, 1342 U WISC DEP COMP
   BYEON DS, 2005, P INT SOL STAT CIRC, P46
   CAPPELLETTI P, 2002, FLASH MEMORIES
   Chang N, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P185, DOI 10.1109/LPE.2000.876779
   CHEN R, 1998, P POW DRIV MICR WORK, P87
   Du YH, 2005, 11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P311
   EVANS RJ, 1995, IEEE J SOLID-ST CIRC, V30, P571, DOI 10.1109/4.384170
   Farkas KI, 2000, PERF E R SI, V28, P252, DOI 10.1145/345063.339421
   FAZIO A, 1997, INTEL TECH J, V1, P2
   Flinn J, 1999, WMCSA '99, SECOND IEEE WORKSHOP ON MOBILE COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P2, DOI 10.1109/MCSA.1999.749272
   Golin M. J., 2002, P 34 ANN ACM S THEOR, P785
   Golin MJ, 1998, IEEE T INFORM THEORY, V44, P1770, DOI 10.1109/18.705558
   Hara T., 2005, P ISSCC JUN, P44
   *INT, 2006, INT NOR FLASH MEM SM
   Intel, 2008, INT STRATAFLASH CELL
   Joo YS, 2007, DES AUT CON, P716, DOI 10.1109/DAC.2007.375257
   *JPEG, 1992, 109181 JPEG ISOIEC
   Kamble MB, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P143, DOI 10.1109/LPE.1997.621264
   KARP RM, 1961, IRE T INFORM THEOR, V7, P27, DOI 10.1109/TIT.1961.1057615
   Lee HG, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P420
   Leon-Garcia A., 1994, Probability and random processes for electrical engineering
   Ogawa K, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P15, DOI 10.1109/DATE.1998.655831
   Paleologo GA, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P182, DOI 10.1109/DAC.1998.724463
   Park CI, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P338, DOI 10.1145/1013235.1013317
   Park JH, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P873
   Russell JT, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P328, DOI 10.1109/ICCD.1998.727070
   Sadler C.M., 2006, P 4 INT C EMB NETW S, P265, DOI [10.1145/1182807.1182834, DOI 10.1145/1182807.1182834]
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Shim H., 2003, ACM Transactions on Embedded Computing Systems, V2, P98, DOI 10.1145/513918.514138
   Shivakumar P., 2001, Technical report
   Simunic T., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P867, DOI 10.1109/DAC.1999.782199
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   *STMICROELECTRONIC, 2002, COD SHAD APPR CHOOS
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Vollrath J, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P334, DOI 10.1109/ATS.1998.741635
   WELLS S, 1993, P ISSCC C SAN FRANC, P52
   Yim KS, 2004, IEEE T CONSUM ELECTR, V50, P192, DOI 10.1109/TCE.2004.1277861
NR 41
TC 6
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 43
DI 10.1145/1367045.1367052
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900007
DA 2024-07-18
ER

PT J
AU Abbasian, A
   Hatami, S
   Afzali-Kusha, A
   Pedram, M
AF Abbasian, A.
   Hatami, S.
   Afzali-Kusha, A.
   Pedram, M.
TI Wavelet-based dynamic power management for nonstationary service
   requests
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; dynamic power management; wavelet-based prediction;
   non-stationary service request; low-power system design
AB In this article, a wavelet-based dynamic power management policy (WBDPM) is proposed. In this approach, the workload source (service requester) is modeled by a nonstationary time series which, in turn, represented by a nondecimated Haar wavelet as its basis. The proposed approach is robust and has the ability to minimize energy dissipation under different performance constraints. To assess the accuracy of the model, the algorithm was implemented for data extracted from the hard disks of computers. Prediction results of this approach for the case of a nonstationary service requester exhibit accuracies of more than 95%.
C1 [Abbasian, A.] Jundi Shapur Univ Technol, VLSI Design Lab, Dept Elect & Comp Engn, Dezfoul, Iran.
   [Hatami, S.; Pedram, M.] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA.
   [Afzali-Kusha, A.] Univ Tehran, Sch Excellence & Comp Engn, Nanoelect Ctr Excellence, Tehran, Iran.
C3 University of Southern California; University of Tehran
RP Abbasian, A (corresponding author), Jundi Shapur Univ Technol, VLSI Design Lab, Dept Elect & Comp Engn, POB 334-64615, Dezfoul, Iran.
EM afzali@ut.ac.ir
RI Pedram, Massoud/M-9584-2017
OI Pedram, Massoud/0000-0002-2677-7307
CR [Anonymous], 1998, STATIST COMP
   Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   BOWNAM AW, 1987, APPL SMOOTHING TECHN
   Burrus C., 1988, INTRO WAVELETS WAVEL
   Chung EY, 2002, IEEE T COMPUT, V51, P1345, DOI 10.1109/TC.2002.1047758
   Chung EY, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P77, DOI 10.1109/DATE.1999.761100
   CHUNG EY, 1999, P INT C COMP AID DES, P274
   Fryzlewicz P, 2003, ANN I STAT MATH, V55, P737, DOI 10.1007/BF02523391
   Hwang CH, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P28, DOI 10.1109/ICCAD.1997.643266
   Lu YH, 2001, IEEE DES TEST COMPUT, V18, P10, DOI 10.1109/54.914592
   LU YH, 2000, DESIGN AUTOMATION TE, P20
   Qiu Q., 1999, P 36 ANN ACMIEEE DES, P555
   Quinlan J. R., 1986, Machine Learning, V1, P81, DOI 10.1007/BF00116251
   Ramanathan D., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P606, DOI 10.1109/DATE.2000.840847
   Ren ZY, 2005, IEEE T COMPUT, V54, P409, DOI 10.1109/TC.2005.66
   RENAUD O, 2002, 200204 U GEN DEP EC
   *SAMS, 2007, DESKT COMP HARDD SPE
   Simunic T, 2001, IEEE T COMPUT AID D, V20, P840, DOI 10.1109/43.931003
   SIMUNIC T, 2000, P 6 ANN INT C MOB CO, P11, DOI DOI 10.1145/345910.345914
   *TOSH, 2007, LAPT COMP HARD DRIV
   Van Bellegem S, 2003, INST PHYS CONF SER, V173, P955
   VANBELLEGEM S, 2003, THESIS U CATHOLICS L
   von Sachs R., 1997, 516 STANF U DEP STAT
   Zhu QB, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P118
   [No title captured]
NR 25
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 13
DI 10.1145/1297666.1297679
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hu, Y
   Lin, Y
   He, L
   Tuan, T
AF Hu, Yu
   Lin, Yan
   He, Lei
   Tuan, Tim
TI Physical synthesis for FPGA interconnect power reduction by dual-vdd
   budgeting and retiming
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design
AB Field programmable dual-Vdd interconnects are effective in reducing FPGA power. We formulate the dual-Vdd- aware slack budgeting problem as a linear program ( LP) and a min-cost network flow problem, respectively. Both algorithms reduce interconnect power by 50% on average compared to single-Vdd interconnects, but the network-flow-based algorithm runs 11x faster on MCNC benchmarks. Furthermore, we develop simultaneous retiming and slack budgeting ( SRSB) with flip- flop layout constraints in dual-Vdd FPGAs based on mixed integer linear programming, and speed-up the algorithm by LP relaxation and local legalization. Compared to retiming followed by slack budgeting, SRSB reduces interconnect power by up to 28.8%.
C1 [Hu, Yu; Lin, Yan; He, Lei] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
   Xilinx Res Labs, San Jose, CA 95124 USA.
C3 University of California System; University of California Los Angeles;
   Xilinx
RP Hu, Y (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
CR *ALTERA, 2006, STRAT 3 DEV
   ANAN UN, 1998, P INT S LOW POW EL D
   ANDERSON JH, 2004, P IEEE INT C COMP AI
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   *BPTM, 2002, BERK PRED TECHN MOD
   CHABINI N, 2003, P GREAT LAK S VLSI G
   CHEN D, 2004, P IEEE INT C COMP AI
   CONG J, 2003, P IEEE ACM DES AUT C
   CONG J, 2000, P IEEE INT C COMP AI
   CONG J, 1998, IEEE T COMPUT AID D, V17, P489
   CONG J, 1996, P IEEE INT C COMP AI
   CONG J, 1999, P IEEE ACM DES AUT C
   CONG J, 1997, P IEEE ACM DES AUT C
   CONG J, 1998, P IEEE ACM DES AUT C
   FISCHER R, 2005, P 12 IEEE C WORKSH E
   GAYASEN A, 2004, P INT C FIELD PROGR
   GHIASI S, 2004, P IEEE INT C COMP AI
   GOLDBERG AV, 1997, J ALGOR, V22
   HAMADA M, 1998, P IEEE CUST INT CIRC
   Hsu Y., 2002, P INT S LOW POW EL D
   LEWIS D, 2005, P ACM SIGDA INT S FI
   LEWIS D, 2003, P ACM SIGDA INT S FI
   LI F, 2004, P ACM SIGDA INT S FI
   LI F, 2004, P IEEE ACM DES AUT C
   LI F, 2004, P IEEE INT C COMP AI
   LIN C, 2004, P IEEE INT C COMP AI
   Lin Y, 2005, IEEE T VLSI SYST, V13, P1035, DOI 10.1109/TVLSI.2005.857180
   LIN Y, 2006, IEEE T COMPUT AIDED
   LIN Y, 2005, P ACM SIGDA INT S FI
   MONTERIRO J, 1993, P IEEE INT C COMP AI
   *MOSEK, 2006, MOSEK OPT TOOLB
   PAN P, 1998, IEEE T COMPUT AIDED
   Rivest R., 1990, INTRO ALGORITHMS
   TIEN TC, 1998, P IEEE INT C COMP AI
   WIRTH GI, 2005, P 18 ANN S INT CIRC
   *XILINX, 2006, XIL ISE SOFTW MAN HE
   *XILINX, 2005, XIL PROD DAT
   YANG S, 1991, LOGIC SNYTHESIS OPTI
   YEH CY, 2003, P IEEE INT C COMP AI
   YEH CY, 2003, P IEEE ACM DES AUT C
   [No title captured]
NR 41
TC 8
Z9 12
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 30
DI 10.1145/1344418.1344426
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500008
DA 2024-07-18
ER

PT J
AU Ogras, UY
   Marculescu, R
AF Ogras, Umit Y.
   Marculescu, Radu
TI Analysis and optimization of prediction-based flow control in
   networks-on-chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; design; multi-processor systems;
   networks-on-chip; flow control; congestion; control
AB Networks-on-Chip (NoC) communication architectures have emerged recently as a scalable solution to on-chip communication problems. While the NoC architectures may offer higher bandwidth compared to traditional bus-based communication, their performance can degrade significantly in the absence of effective flow control algorithms. Unfortunately, flow control algorithms developed for macronetworks, either rely on local information, or suffer from large communication overhead and unpredictable delays. Hence, using them in the NoC context is problematic at best. For this reason, we propose a predictive closed-loop flow control mechanism and make the following contributions: First, we develop traffic source and router models specifically targeted to NoCs. Then, we utilize these models to predict the possible congestion in the network. Based on this information, the proposed scheme controls the packet injection rate at traffic sources in order to regulate the. total number of packets in the network. We also illustrate the proposed traffic source model and the applicability of the proposed flow controller to actual designs using real NoC implementations. Finally, simulations and experimental study using our FPGA prototype show that the proposed controller delivers a better performance compared to the traditional switch-to-switch flow control algorithms under various real and synthetic traffic patterns.
C1 [Ogras, Umit Y.; Marculescu, Radu] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Ogras, UY (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM uogras@ece.cmu.edu; radum@ece.cmu.edu
RI Marculescu, Radu/AAR-5320-2021; Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; Marculescu, Radu/0000-0003-1826-7646
CR ALRADULESCU ET, 2005, IEEE T COMPUT AID DE, V24, P1
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P 21 INT C COMP DES
   [Anonymous], 1992, Data networks
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], 2004, P DES AUT TEST EUR C
   [Anonymous], 2000, SELF SIMILAR NETWORK, DOI DOI 10.1002/047120644X
   ASCIA G, 2004, P INT C HARDW SOFTW
   BAYDAL E, 2005, IEEE T PARALL DISTR, V16, P9
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   BJERREGAARD T, 2005, P DES AUT TEST EUR C
   Bolotin E, 2004, INTEGRATION, V38, P19, DOI 10.1016/j.vlsi.2004.03.006
   BOLOTIN E, 2004, EUROMICRO J, V50, P2
   CHIEN AA, 1998, IEEE T PARALL DISTR, V9, P2
   Dally W., 2001, P DES AUT C
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P2
   DIELISSEN J, 2003, P IP BAS SOC DES
   Duato J., 2002, INTERCONNECTION NETW
   GERLA M, 1980, IEEE T COMMUN, V28, P553, DOI 10.1109/TCOM.1980.1094691
   HARMANCI M, 2004, P INT S SYST CHIP
   HARMANCI M, 2005, P INT S CIRC SYST IS
   HEDETNIEMI SM, 1988, NETWORKS, V18, P319, DOI 10.1002/net.3230180406
   Hemani A., 2000, Proceedings of the IEEE NorChip Conference, V31
   HU J, 2005, IEEE T COMPUT AID D, V24, P4
   HYATT C, 1997, P PAR COMP ROUT COMM
   JALABERT MS, 2000, P DES AUT TEST EUR C
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Lee HG, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255460
   LIANG L, 2004, IEEE T VLSI SYST, V12, P1
   Lopez P, 1998, PROC INT CONF PARAL, P535, DOI 10.1109/ICPP.1998.708527
   Mendel J. M., 1995, LESSONS ESTIMATION T
   MURALI S, 2005, P AS S PAC DES AUT C
   NILSSON E, 2003, P DES AUT TEST EUR C
   OGRAS UY, 2007, P DES AUT TEST EUR C
   OGRAS UY, 2005, P DES AUT TEST EUR C
   OGRAS UY, 2006, IEEE T VLSIS SPECIAL, V14, P7
   PAGANINI F, 2001, P IEEE C DEC CONTR
   PEH LS, 2001, IEEE MICRO
   PULLINI A, 2005, P S INT CIRC SYST DE
   QIU D, 2004, IEEE T NETWORK, V12, P1
   *SEM IND ASS, 2006, INT TECHN ROADM SEM
   SGROI M, 2001, P DES AUT C
   Smai A., 1998, P 5 INT C HIGH PERF
   SRINIVASAN K, 2004, P IEEE INT C COMP DE
   THOTTETHODI M, 2001, P 7 INT S HIGH PERF
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   ZEFERINO CA, 2004, P S INT CIRC SYST DE
NR 48
TC 13
Z9 16
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 11
DI 10.1145/1297666.1297677
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500010
DA 2024-07-18
ER

PT J
AU Zhou, XR
   Yu, CJ
   Dash, A
   Petrov, P
AF Zhou, Xiangrong
   Yu, Chenjie
   Dash, Alokika
   Petrov, Peter
TI Application-aware snoop filtering for low-power cache coherence in
   embedded multiprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE desnig; experimentation; Cache coherence; embedded multiprocessors;
   snoop filtering; low-power embedded systems
AB Maintaining local caches coherently in shared-memory multiprocessors results in significant power consumption. The customization methodology we propose exploits the fact that in embedded systems, important knowledge is available to the system designers regarding memory sharing between tasks. We demonstrate how the snoop-induced cache probings can be significantly reduced by identifying and exploiting in a deterministic way the shared memory regions between the processors. Snoop activity is enabled only for the accesses referring to known shared regions. The hardware support is not only cost efficient, but also software programmable, which allows for reprogrammability and customization across different tasks and applications.
C1 [Zhou, Xiangrong; Yu, Chenjie; Dash, Alokika; Petrov, Peter] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Zhou, XR (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM ppetrov@ece.umd.edu
RI Petrov, Peter/HGT-9584-2022
CR [Anonymous], PLDI 03
   [Anonymous], 1992, ACM LETT PROGRAM LAN
   Barroso LA, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P282, DOI [10.1145/342001.339696, 10.1109/ISCA.2000.854398]
   Bashirullah R, 2003, DES AUT CON, P628
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Cantin JF, 2005, CONF PROC INT SYMP C, P246, DOI 10.1109/ISCA.2005.31
   Cekleov M, 1997, IEEE MICRO, V17, P64, DOI 10.1109/40.621215
   Cumming P, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P97
   DAS M, 2000, P ACM SIGPLAN C PROG, P35
   Ekman M, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P243, DOI 10.1109/LPE.2002.1029612
   Furber S.B., 2000, ARM SYSTEM ON CHIP A
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Hind Michael., 2001, ACM SIGPLAN SIGSOFT
   *INT CORP, 2007, INT XSCALE MICR
   Kathail V, 2002, COMPUTER, V35, P39, DOI 10.1109/MC.2002.1033026
   Lenoski D., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P148, DOI 10.1109/ISCA.1990.134520
   Li ML, 2005, I S WORKL CHAR PROC, P34
   Loghi M., 2005, GLSVLSI, P276
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   Martin MMK, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P251
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   Moshovos A, 2005, CONF PROC INT SYMP C, P234, DOI 10.1109/ISCA.2005.42
   Moshovos A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P85, DOI 10.1109/HPCA.2001.903254
   NILSSON J, 2003, P INT S PAR DISTR PR, P10
   RAMALINGAM G, 1994, ACM T PROGR LANG SYS, V16, P1467, DOI 10.1145/186025.186041
   ROWEN C, 2004, ENG COMPL SOC FAST F
   Rugina R, 1999, ACM SIGPLAN NOTICES, V34, P77, DOI 10.1145/301631.301645
   SALCIANU A, 2001, P 8 ACM SIGPLAN S PR, P12
   SALDANHA C, 2001, WORKSH MEM PERF ISS
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   SINGH JP, 1992, COMPUTER ARCHITECTUR, V20, P5
   TARJAN D, 2006, CACTI 4 0 INTEGRATED
   Wenisch TF, 2005, CONF PROC INT SYMP C, P222, DOI 10.1109/ISCA.2005.50
   Wolf W, 2004, DES AUT CON, P681, DOI 10.1145/996566.996753
   WOLF W, 2001, COMPUTER COMPONENTS
NR 35
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 16
DI 10.1145/1297666.1297682
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500015
DA 2024-07-18
ER

PT J
AU Dastidar, TR
   Chakrabarti, PP
AF Dastidar, Tathagato Rai
   Chakrabarti, P. P.
TI A verification system for transient response of analog circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE analog circuits; transient response; model checking; Ana CTL; query
   language; equivalence checking
AB We present a method for application of formal techniques like model checking and equivalence checking for validation of the transient response of nonlinear analog circuits. We propose a temporal logic called Ana CTL (computational tree logic for analog circuit verification) which is suitable for specifying properties specific to analog circuits. The application of Ana CTL for validation of transient behavior of arbitrarily nonlinear analog circuits is presented. The transient response of a circuit under all possible input waveforms is represented as a finite state machine (FSM), by bounding and discretizing the continuous state space of an analog circuit. We have developed algorithms to run Ana CTL queries on this discretized model using search-based methods which reduce the runtime considerably by avoiding creation of the whole FSM. The application of these methods on several real-life analog circuits is presented and we show that this system is a useful aid for detecting and debugging early design errors.
   We also present methods for checking the equivalence of transient response of two analog circuits. The behavior of two different analog circuits can rarely be exactly similar. Hence, we introduce a notion of approximate equivalence. A query language for checking different notions of user-definable approximate equivalence is presented which extends the syntax of the Ana CTL model checking language. In its extended form, Ana CTL can be used combining model checking with equivalence checking.
C1 Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
EM tatha@xaneda.com; ppchak@cse.iitkgp.ernet.in
CR Allen P.E., 1987, CMOS analog circuit design
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Alur R, 1996, IEEE T SOFTWARE ENG, V22, P181, DOI 10.1109/32.489079
   Balivada A., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P42, DOI 10.1109/VTEST.1995.512615
   Banerjee A, 2005, ACM T DES AUTOMAT EL, V10, P492, DOI 10.1145/1080334.1080337
   Behrmann G, 2001, IEEE DECIS CONTR P, P2881, DOI 10.1109/CDC.2001.980713
   BURCH JR, 1994, IEEE T COMPUT AID D, V13, P401, DOI 10.1109/43.275352
   Chutinan A, 2003, IEEE T AUTOMAT CONTR, V48, P64, DOI 10.1109/TAC.2002.806655
   Clarke Edmund M., 2001, Model Checking
   Cormen T.H., 1990, Introduction to Algorithms
   Dasgupta P, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P735, DOI 10.1109/ASPDAC.2002.995021
   FREHSE G., 2006, PROC DESIGN, P257
   Ghosh A., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P40, DOI 10.1109/ICCD.1999.808362
   Hartong W, 2002, DES AUT CON, P542, DOI 10.1109/DAC.2002.1012684
   Hennig E., 2000, SYMBOLIC APPROXIMATI
   Shi CJR, 2001, IEEE T COMPUT AID D, V20, P813, DOI 10.1109/43.930996
   Silva BI, 2001, IEEE DECIS CONTR P, P2867, DOI 10.1109/CDC.2001.980711
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 30
TC 14
Z9 21
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 31
DI 10.1145/1255456.1255468
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700012
DA 2024-07-18
ER

PT J
AU Mohanty, SR
   Ranganathan, N
AF Mohanty, SR
   Ranganathan, N
TI Energy-efficient datapath scheduling using multiple voltages and dynamic
   clocking
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE high-level synthesis; low-power datapath synthesis; multiple voltage
   scheduling; time-constrained scheduling; resource-constrained
   scheduling; dynamic frequency clocking
ID TELESCOPIC UNITS
AB Recently, dynamic frequency scaling has been explored at the CPU and system levels for power optimization. Low-power datapath scheduling using multiple supply voltages has been well researched. In this work, we develop new datapath scheduling algorithms that use multiple supply voltages and dynamic frequency clocking in a coordinated manner in order to reduce the energy consumption of datapath circuits. In dynamic frequency clocking, the functional units can be operated at different frequencies depending on the computations occurring within the datapath during a given clock cycle. The strategy is to schedule high-energy units, such as multipliers at lower frequencies, so that they can be operated at lower voltages to reduce energy consumption and the low-energy units, such as adders at higher frequencies, to compensate for speed. The proposed time- and resource-constrained algorithms have been applied to various high-level synthesis benchmark circuits under different time and resource constraints. The experimental results show significant reduction in energy for both the algorithms.
C1 Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
   Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA.
C3 University of North Texas System; University of North Texas Denton;
   State University System of Florida; University of South Florida
RP Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
EM smohanty@cs.unt.edu; ranganat@csee.usf.edu
OI Mohanty, Saraju/0000-0003-2959-6541
CR [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   Antola A, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P266, DOI 10.1109/DATE.1998.655866
   Benini L, 1998, IEEE T COMPUT AID D, V17, P220, DOI 10.1109/43.700720
   Benini L, 1999, IEEE T COMPUT, V48, P769, DOI 10.1109/12.795120
   Brynjolfson I, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P139, DOI 10.1109/CICC.2000.852635
   Brynjolfson I., 2000, P INT S FPGAS, P219
   Burd T. D., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P288, DOI 10.1109/HICSS.1995.375385
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Chang JM, 1997, IEEE T VLSI SYST, V5, P436, DOI 10.1109/92.645070
   FETWEIS G, 1993, P IEEE INT C COMM, P217
   GRUNWALD D, 2000, P 2000 OP SYST DES I
   Hsu C.H., 2000, P WORKSHOP POWER AWA, P65
   Johnson M. C., 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P227, DOI 10.1145/264995.264997
   Kim JM, 1996, ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, P253, DOI 10.1109/ISCAS.1996.541950
   Kollig P, 1997, ELECTRON LETT, V33, P1516, DOI 10.1049/el:19971039
   Kumar A, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, P371, DOI 10.1109/ISCAS.1999.777880
   LIN YR, 1997, ACM T DES AUTOMAT EL, V2, P81
   Manzak A, 2002, IEEE T VLSI SYST, V10, P6, DOI 10.1109/92.988725
   Martin JA, 2001, ANZ J SURG, V71, P1, DOI 10.1046/j.1440-1622.2001.02072.x
   Mohanty SP, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P446, DOI 10.1109/ICVD.2003.1183175
   Mohanty SP, 2002, IEEE COMP SOC ANN, P65, DOI 10.1109/ISVLSI.2002.1016876
   MOHANTY SP, 2003, P INT S CIRC SYST, V5, P313
   MONTEIROMJ, 1996, P ACM IEEE DES AUT C, P349
   Musoll E., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P104, DOI 10.1109/ISSS.1995.520620
   PARACHRISTOU CA, 1990, P 27 ACM IEEE DES AU, P77
   PEDRAM M, 1996, ACM T DES AUTOMAT EL, V1, P1
   Pering T, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P96, DOI 10.1109/LPE.2000.876764
   Pouwelse J, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P28, DOI 10.1109/LPE.2001.945367
   POUWELSE J, 2001, P 7 INT C MOB COMP N
   Ranganathan N, 1998, IEEE T CIRC SYST VID, V8, P435, DOI 10.1109/76.709410
   SARRAFZADEH M, 1999, P IEEE S CIRC SYST, V1, P350
   Shiue WT, 2000, IEEE T CIRCUITS-II, V47, P536, DOI 10.1109/82.847069
NR 32
TC 12
Z9 13
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 330
EP 353
DI 10.1145/1059876.1059883
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800007
DA 2024-07-18
ER

PT J
AU Lee, CR
   Lee, JK
   Hwang, TT
   Tsai, SC
AF Lee, CR
   Lee, JK
   Hwang, TT
   Tsai, SC
TI Compiler optimization on VLIW instruction scheduling for low power
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; languages; compilers; instruction bus optimizations;
   low-power optimization; VLIW instruction scheduling
ID DESIGN
AB In this article, we investigate compiler transformation techniques regarding the problem of scheduling VLIW instructions aimed at reducing power consumption of VLIW architectures in the instruction bus. The problem can be categorized into two types: horizontal scheduling and vertical scheduling. For the case of horizontal scheduling, we propose a bipartite-matching scheme for instruction scheduling. We prove that our greedy bipartite-matching scheme always gives the optimal switching activities of the instruction bus for given VLIW instruction scheduling policies. For the case of vertical scheduling, we prove that the problem is NP-hard, and we further propose a heuristic algorithm to solve the problem. Our experiment is performed on Alpha-based VLIW architectures and an ATOM simulator, and the compiler incorporated in our proposed schemes is implemented based on SUIF and MachSUIF. Experimental results of horizontal scheduling optimization show an average 13.30% reduction with four-way issue architecture and an average 20.15% reduction with eight-way issue architecture for transitional activities of the instruction bus as compared with conventional list scheduling for an extensive set of benchmarks. The additional reduction for transitional activities of the instruction bus from horizontal to vertical scheduling with window size four is around 4.57 to 10.42%, and the average is 7.66%. Similarly, the additional reduction with window size eight is from 6.99 to 15.25%, and the average is 10.55%.
C1 Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
   Natl Chi Nan Univ, Dept Informat Management, Puli, Nan Tou, Taiwan.
C3 National Tsing Hua University; National Chi Nan University
RP Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
EM tingting@cs.nthu.edu.tw
CR ABURTO A, 1997, COMP BENCHMARKS FAQ
   Alidina M., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P426, DOI 10.1109/92.335011
   Bellas N, 2000, IEEE T VLSI SYST, V8, P317, DOI 10.1109/92.845897
   BENINI L, 1995, IEEE J SOLID-ST CIRC, V30, P258, DOI 10.1109/4.364440
   BERNSTEIN D, 1991, P C PROGR LANG DES I, P11
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   *DIG EQ CORP, 1994, ATOM US MAN
   Fisher J.A., 1984, P 1984 SIGPLAN S COM, P37
   Fisher JosephA., 1983, ISCA 83, P140
   FREDMAN ML, 1987, J ACM, V34, P596, DOI 10.1145/28869.28874
   HACHTEL G, 1994, P INT C COMP AID DES, P70
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Hong I, 1999, IEEE T COMPUT AID D, V18, P1702, DOI 10.1109/43.811318
   IRWIN MJ, 1999, IEEE INT ASIC SOC C
   Lee KH, 2000, ASIAN AUSTRAL J ANIM, V13, P55
   Lee MTC, 1997, IEEE T VLSI SYST, V5, P123, DOI 10.1109/92.555992
   Papadimitriou C. H., 1995, Computational Complexity
   PRASAD SC, 1993, P EDAC 93 EURO ASIC, P368
   ROY K, 1992, P INT C COMP DES OCT, P464
   SMITH MD, 1998, SUIF MACHINE LIB
   SU CL, 1994, P IEEE COMPCON, P489
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   TIWARI V, 1994, P 1994 IEEE S LOW PO, P38
   TSUI CY, 1993, P 30 DES AUT C JUN, P68
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 30
TC 34
Z9 40
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2003
VL 8
IS 2
BP 252
EP 268
DI 10.1145/762488.762494
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 665NA
UT WOS:000182126100006
DA 2024-07-18
ER

PT J
AU Hougardy, S
   Neuwohner, M
   Schorr, U
AF Hougardy, Stefan
   Neuwohner, Meike
   Schorr, Ulrike
TI A Fast Optimal Double-row Legalization Algorithm
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Placement; legalization; double-row-height cells
ID PLACEMENT
AB In Placement Legalization, it is often assumed that (almost) all standard cells possess the same height and can therefore be aligned in cell rows, which can then be treated independently. However, this is no longer true for recent technologies, where a substantial number of cells of double- or even arbitrary multiple-row height is to be expected. Due to interdependencies between the cell placements within several rows, the legalization task becomes considerably harder. In this article, we show how to optimize squared cell movement for pairs of adjacent rows comprising cells of single- as well as double-row height with a fixed left-to-right ordering in time O(n center dot log (n)), where ndenotes the number of cells involved. Opposed to prior works, we do not artificially bound the maximum cell movement and can guarantee to find an optimum solution. Our approach also allows us to include gridding and movebound constraints for the cells. Experimental results show an average percental decrease of over 26% in the total squared movement when compared to a legalization approach that fixes cells of more than single-row height after Global Placement.
C1 [Hougardy, Stefan; Neuwohner, Meike] Univ Bonn, Res Inst Discrete Math, Lennestr 2, D-53113 Bonn, Germany.
   [Schorr, Ulrike] Cadence Design Syst Inc, Mozartstr 2, D-85622 Munich, Germany.
C3 University of Bonn
RP Hougardy, S (corresponding author), Univ Bonn, Res Inst Discrete Math, Lennestr 2, D-53113 Bonn, Germany.
EM hougardy@or.uni-bonn.de; neuwohner@or.uni-bonn.de; uschorr@cadence.com
OI Neuwohner, Meike/0000-0002-3664-3687
CR [Anonymous], 1983, Data Structures and Network Algorithms
   Brenner U., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P117, DOI 10.1109/DATE.2000.840026
   Brenner U, 2004, IEEE T COMPUT AID D, V23, P1597, DOI 10.1109/TCAD.2004.836733
   Brenner U, 2013, IEEE T COMPUT AID D, V32, P1215, DOI 10.1109/TCAD.2013.2253834
   Bustany I. S., 2015, ISPD 15, P157
   Chen JL, 2017, DES AUT CON, DOI 10.1145/3061639.3062330
   Chow WK, 2016, DES AUT CON, DOI 10.1145/2897937.2898038
   Darav NK, 2017, ICCAD-IEEE ACM INT, P867, DOI 10.1109/ICCAD.2017.8203870
   GAREY MR, 1988, MATH OPER RES, V13, P330, DOI 10.1287/moor.13.2.330
   GAREY MR, 1978, J ACM, V25, P499, DOI 10.1145/322077.322090
   Han CH, 2019, IEEE T COMPUT AID D, V38, P1703, DOI 10.1109/TCAD.2018.2859266
   Han C, 2017, ICCAD-IEEE ACM INT, P667, DOI 10.1109/ICCAD.2017.8203841
   Hill D., 2002, U.S. Patent, Patent No. 6370673
   Hougardy Stefan, 2021, P INT S PHYS DES ISP, P2330, DOI [10.1145/3439706.3447044, DOI 10.1145/3439706.3447044]
   Hung CY, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P149, DOI 10.1145/3060403.3060473
   Kahng AB, 1999, PROCEEDINGS OF ASP-DAC '99, P241, DOI 10.1109/ASPDAC.1999.760005
   Korte B, 2007, P IEEE, V95, P555, DOI 10.1109/JPROC.2006.889373
   Li HC, 2022, IEEE T COMPUT AID D, V41, P143, DOI 10.1109/TCAD.2021.3053223
   Li HC, 2018, DES AUT CON, DOI 10.1145/3195970.3196107
   Li XQ, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), P27, DOI 10.1145/3299902.3309750
   Lin Y., 2016, P IEEE ACM INT C COM
   Spindler P, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P47
   Suhl U., 2010, Diploma thesis
   Wang CH, 2017, ASIA S PACIF DES AUT, P450, DOI 10.1109/ASPDAC.2017.7858364
   Wu G, 2016, IEEE T COMPUT AID D, V35, P1569, DOI 10.1109/TCAD.2015.2511141
   Yu-Hsiang Cheng, 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), DOI 10.1145/3240765.3240772
   Zhu ZR, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240826
NR 27
TC 0
Z9 0
U1 8
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 71
DI 10.1145/3579844
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, PW
   Chang, YW
AF Huang, Ping-Wei
   Chang, Yao-Wen
TI Routability-driven Power/Ground Network Optimization Based on Machine
   Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical design; power grid design; power estimation and optimization;
   machine learning; neural networks
AB The dynamic IR drop of a power/ground (PG) network is a critical problem in modern circuit designs. Excessive IR drop slows down circuit performance and causes potential functional failures. Most industrial practices tend to over-design the PG network for the dynamic IR drop constraints, reducing routing resources and incurring routing congestion. Existing machine learning-based approaches target only dynamic IR drop prediction without considering the routability affected by the P/G network. This article develops a machine learning-based method to solve the dynamic IR drop and routing resources tradeoffs. Our model can predict the two targets accurately by adopting a multi-task learning scheme, achieving a 0.99 high correlation coefficient. We show that our trained model is generalizable by testing different placement results. Our algorithm also achieves significant speedups of up to 29x compared to the time-consuming dynamic IR drop simulation by a leading commercial tool. Experimental results show that our algorithm can save about 13% routing resources without worsening the dynamic IR drop peak value.
C1 [Huang, Ping-Wei; Chang, Yao-Wen] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan.
   [Chang, Yao-Wen] Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan.
C3 National Taiwan University; National Taiwan University
RP Huang, PW (corresponding author), Natl Taiwan Univ, Grad Inst Elect Engn, Taipei, Taiwan.
EM pwhuang@eda.ee.ntu.edu.tw; ywchang@ntu.edu.tw
FU AnaGlobe; MediaTek; Synopsys; TSMC; MOST of Taiwan [MOST
   104-2221-E-002-132-MY3, MOST 105-2221-E-002-190-MY3, MOST
   106-2911-I-002-511]; NTU [NTU-ERP-104R8951]
FX This work was partially supported by AnaGlobe, MediaTek, Synopsys, TSMC,
   MOST of Taiwan under Grant No,s MOST 104-2221-E-002-132-MY3, MOST
   105-2221-E-002-190-MY3, MOST 106-2911-I-002-511, and NTU under Grant No.
   NTU-ERP-104R8951.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   ANSYS, 2022, REDHAWK US MAN
   Chang WH, 2017, IEEE T COMPUT AID D, V36, P1237, DOI 10.1109/TCAD.2017.2648842
   Chang WH, 2014, IEEE T VLSI SYST, V22, P1069, DOI 10.1109/TVLSI.2013.2264686
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chollet F., 2015, KERAS
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Fang YC, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240823
   Goldman R, 2013, 2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), P284, DOI 10.1109/PrimeAsia.2013.6731222
   Ho CT, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942110
   Huang XS, 2020, 2020 IEEE ELECTRIC POWER AND ENERGY CONFERENCE (EPEC), DOI 10.1109/EPEC48502.2020.9319916
   Kingma D. P., 2014, arXiv
   Köse S, 2011, DES AUT CON, P996
   Lin J, 2018, PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON CROWD SCIENCE AND ENGINEERING (ICCSE 2018), DOI 10.1145/3265689.3265692
   Lin S, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P651, DOI 10.1109/ICCAD.2001.968730
   lowRISC org, 2022, IB RISC V COR
   Nithin SK, 2010, INT SYM QUAL ELECT, P611, DOI 10.1109/ISQED.2010.5450515
   OpenCores, 2018, JPEG ENC
   OpenCores, 2018, AES RIJND IP COR
   Pan SJ, 2010, IEEE T KNOWL DATA EN, V22, P1345, DOI 10.1109/TKDE.2009.191
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Princeton University, 2021, PRINCETONUNIVERSITY
   Ruder S, 2017, Arxiv, DOI [arXiv:1706.05098, 10.48550/arXiv.1706.05098]
   Synopsys, 2022, IC COMP 2 US MAN
   Synopsys, 2022, Design Compiler
   Tan MX, 2020, Arxiv, DOI arXiv:1905.11946
   Wang SH, 2019, DES AUT TEST EUROPE, P72, DOI [10.23919/date.2019.8715166, 10.23919/DATE.2019.8715166]
   Xie ZD, 2020, PEDIATR INVEST, V4, P1, DOI 10.1002/ped4.12178
   Xie ZY, 2020, ASIA S PACIF DES AUT, P13, DOI 10.1109/ASP-DAC47756.2020.9045574
   Yamato Y, 2012, INT TEST CONF P
   Ye FM, 2014, IEEE VLSI TEST SYMP
NR 31
TC 1
Z9 1
U1 7
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 53
DI 10.1145/3587817
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400006
DA 2024-07-18
ER

PT J
AU Ibrahim, AA
   Ibrahim, AMY
   El-Kharashi, MW
   Safar, M
AF Ibrahim, Abrar A.
   Ibrahim, Ahmed M. Y.
   El-Kharashi, M. Watheq
   Safar, Mona
TI Optimal Pattern Retargeting in IEEE 1687 Networks: A SAT-based
   Upper-Bound Computation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Access time minimization; Boolean Satisfiability (SAT); embedded
   instruments; IEEE 1687 (IJTAG); reconfigurable scan networks; testing;
   upper-bound calculation
AB A growing number of embedded instruments is being integrated into System-on-Chips for testing, monitoring, and several other purposes. To standardize their access protocols, the IEEE 1687 (IJTAG) standard has defined a flexible network infrastructure. Finding the shortest path in such networks requires a comprehensive search over a solution space, bounded by a limited number of time frames. This bound must be selected carefully, as it can neither be too large (to avoid unnecessary long execution time) nor too small (to avoid missing the optimal solution). Previous work was not efficiently applicable to all segments of IJTAG networks, with some providing unrealistic bounds and others having scope limitations or scalability issues. In this work, we present a new methodology for computing the upper-bound on the number of time frames using the Boolean Satisfiability Problem (SAT). Our proposed technique can also be customized to perfectly adapt to instruments access procedures, which in turn increases efficiency by reducing the time spent searching for required configurations. Results show the effectiveness of our work in computing the upper-bound for irregular benchmarks that are not constrained by a specific network design. This is achieved with a controlled increase in execution time, in contrast to previous work.
C1 [Ibrahim, Abrar A.; El-Kharashi, M. Watheq; Safar, Mona] Ain Shams Univ, Dept Comp & Syst Engn, 1 El Sarayat St,Abdo Pasha Sq, Cairo 11517, Egypt.
   [Ibrahim, Ahmed M. Y.] Univ Twente, Drienerlolaan 5, NL-7522 NB Enschede, Netherlands.
   [El-Kharashi, M. Watheq] Univ Victoria, Dept Elect & Comp Engn, 3800 Finnerty Rd, Victoria, BC V8P 5C2, Canada.
C3 Egyptian Knowledge Bank (EKB); Ain Shams University; University of
   Twente; University of Victoria
RP Ibrahim, AA (corresponding author), Ain Shams Univ, Dept Comp & Syst Engn, 1 El Sarayat St,Abdo Pasha Sq, Cairo 11517, Egypt.
EM abrar.ibrahim@eng.asu.edu.eg; a.m.y.ibrahim@utwente.nl;
   watheq.elkharashi@eng.asu.edu.eg; mona.safa@eng.asu.edu.eg
OI Ibrahim, Ahmed/0000-0002-7520-2171; Ibrahim, Abrar/0000-0002-1595-2309
CR Ali G, 2016, IEEE I C ELECT CIRC, P776, DOI 10.1109/ICECS.2016.7841317
   [Anonymous], 2013, IEEE Std 1149.1TM-2013, DOI [10.1109/IEEESTD.2013.6515989, DOI 10.1109/IEEESTD.2013.6515989]
   [Anonymous], 2014, IEEE Std 1361-2014, P1, DOI [DOI 10.1109/IEEESTD.2014.6804630, 10.1109/IEEESTD.2014.6755433, DOI 10.1109/IEEESTD.2014.6837414, 10.1109/IEEESTD.2014.6837414]
   Baranowski R, 2013, PROC EUR TEST SYMP
   Baranowski R, 2012, INT TEST CONF P
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Een N., 2006, J SATISFIABILITY BOO, V2, P1, DOI DOI 10.3233/SAT190014
   Een N., 2003, ELECT NOTES THEORETI, V89, P543, DOI 10.1016/s1571-0661(05)82542-3
   Ibrahim A, 2016, PROC EUR TEST SYMP
   Ibrahim A, 2014, INT DES TEST SYMP, P18, DOI 10.1109/IDT.2014.7038580
   Ibrahim AMY, 2019, 2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), P109, DOI 10.1109/ITC-Asia.2019.00032
   Ibrahim AMY, 2019, IEEE VLSI TEST SYMP
   JeffRearick Bill Eklow, 2005, P IEEE INT C TEST NO, P815, DOI [10.1109/test.2005.1584044, DOI 10.1109/TEST.2005.1584044]
   Jutman A, 2013, IEEE DES TEST, V30, P26, DOI 10.1109/MDAT.2013.2278535
   Krenz-Baath Rene, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342408
   Malik Sharad, 2012, NATO SCI PEACE SEC D, V33, P205, DOI [10.3233/978-1-61499-028-4-205, DOI 10.3233/978-1-61499-028-4-205]
   Marinissen EJ, 2002, INT TEST CONF P, P519, DOI 10.1109/TEST.2002.1041802
   Milano M, 2000, LECT NOTES ARTIF INT, V1792, P72
   Tsertov A, 2016, INT TEST CONF P
   Zadegan F. G., 2016, IEEE INT TEST C ITC, P1
   Zadegan FG, 2014, ASIAN TEST SYMPOSIUM, P93, DOI 10.1109/ATS.2014.28
   Zadegan FG, 2011, DES AUT TEST EUROPE, P1412
NR 22
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 62
DI 10.1145/3585074
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400015
DA 2024-07-18
ER

PT J
AU Chen, ZS
   Guo, WZ
   Liu, GG
   Huang, X
AF Chen, Zhisheng
   Guo, Wenzhong
   Liu, Genggeng
   Huang, Xing
TI Application Mapping and Control-system Design for Microfluidic Biochips
   with Distributed Channel Storage
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microfluidic biochips; distributed channel storage; application mapping;
   valve synchronization; control-system design
ID FLOW
AB Continuous-flow microfluidic biochips have emerged as a potential low-cost and fast-responsive lab-on-chip platform. They have attracted much attention due to their capability of performing various biochemical applications concurrently and automatically within a coin-sized chip area. To improve execution efficiency and reduce fabrication cost, a distributed channel-storage architecture can be implemented in which the same channels can be switched between the roles of transportation and storage. Accordingly, fluid transportation, caching, and fetch can be performed simultaneously through different flow paths. Such a flow-path planning needs to be considered carefully in the mapping procedure from a biochemical application to a given biochip architecture. Moreover, all the on-chip valves should be actuated correctly and promptly to temporally block the fluid transportation in unwanted directions and seal the fluids in caching channels. Such an exact control of the valves needs to be considered systematically in control-system design to support the mapping scheme for bioassay execution. In this article, we formulate the practical mapping-control co-design problem for microfluidic biochips with distributed channel storage, considering application mapping, valve synchronization, and control-system design simultaneously, and present an efficient synthesis flow to solve this problem systematically. Given the protocol of a biochemical application and the corresponding chip layout in the flow layer, our goal is to map the biochemical application onto the chip with short execution time. Meanwhile, a practical control system considering the real valve-switching requirements can be constructed efficiently with low fabrication cost. Experimental results on multiple real-life bioassays and synthetic benchmarks demonstrate the effectiveness of the proposed design flow.
C1 [Chen, Zhisheng; Guo, Wenzhong; Liu, Genggeng] Fuzhou Univ, Fuzhou 350116, Peoples R China.
   [Huang, Xing] Northwestern Polytech Univ, Xian 710072, Peoples R China.
C3 Fuzhou University; Northwestern Polytechnical University
RP Huang, X (corresponding author), Northwestern Polytech Univ, Xian 710072, Peoples R China.
EM fzu0515czs@gmail.com; guowenzhong@fzu.edu.cn; liugenggeng@fzu.edu.cn;
   xing.huang1010@gmail.com
OI Liu, Genggeng/0000-0002-3099-4371; Huang, Xing/0000-0002-5396-110X
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   BRELAZ D, 1979, COMMUN ACM, V22, P251, DOI 10.1145/359094.359101
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Chen ZS, 2019, DES AUT TEST EUROPE, P1525, DOI [10.23919/DATE.2019.8715269, 10.23919/date.2019.8715269]
   Chin CD, 2011, NAT MED, V17, P1015, DOI 10.1038/nm.2408
   Dijkstra EW., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   Gross J. L., 2005, GRAPH THEORY ITS APP
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   He HY, 2009, BIOMICROFLUIDICS, V3, DOI 10.1063/1.3116665
   Hu K, 2017, IEEE T COMPUT AID D, V36, P55, DOI 10.1109/TCAD.2016.2568198
   Hu K, 2016, IEEE T COMPUT AID D, V35, P559, DOI 10.1109/TCAD.2015.2488485
   Hu K, 2014, INT CONF COMPIL ARCH, DOI 10.1145/2656106.2656118
   Huang HP, 2007, ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P1225, DOI 10.1109/ICASIC.2007.4415856
   Huang X, 2023, IEEE T COMPUT AID D, V42, P327, DOI 10.1109/TCAD.2022.3166105
   Huang X, 2022, IEEE T COMPUT AID D, V41, P5449, DOI 10.1109/TCAD.2022.3157691
   Huang X, 2022, IEEE T COMPUT AID D, V41, P2185, DOI 10.1109/TCAD.2021.3103832
   Huang X, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643576
   Huang X, 2022, IEEE T COMPUT, V71, P464, DOI 10.1109/TC.2021.3054689
   Huang X, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3450504
   Huang X, 2020, IEEE T COMPUT AID D, V39, P1314, DOI 10.1109/TCAD.2019.2912936
   Huang X, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317864
   Huang Xing, 2020, P INT C COMPUTER AID, P1
   Liu CF, 2021, IEEE T COMPUT AID D, V40, P115, DOI 10.1109/TCAD.2020.2994267
   Liu Chunfeng, 2017, P DESIGN AUTOMATION, V49, P1
   Liu GG, 2022, INTEGRATION, V82, P48, DOI 10.1016/j.vlsi.2021.09.002
   Melin J, 2007, ANNU REV BIOPH BIOM, V36, P213, DOI 10.1146/annurev.biophys.36.040306.132646
   Minhass WH, 2018, IEEE T COMPUT AID D, V37, P615, DOI 10.1109/TCAD.2017.2729463
   Minhass WH, 2013, ASIA S PACIF DES AUT, P205, DOI 10.1109/ASPDAC.2013.6509597
   Minhass WH, 2012, 2012 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), P37
   Minhass WH, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P225
   Schneider A, 2018, MICROSYST TECHNOL, V24, P483, DOI 10.1007/s00542-017-3401-1
   Thorsen T, 2002, SCIENCE, V298, P580, DOI 10.1126/science.1076996
   Dinh TA, 2013, ASIA S PACIF DES AUT, P199, DOI 10.1109/ASPDAC.2013.6509596
   Unger MA, 2000, SCIENCE, V288, P113, DOI 10.1126/science.288.5463.113
   Urbanski JP, 2006, LAB CHIP, V6, P96, DOI 10.1039/b510127a
   Wang Q, 2018, IEEE T COMPUT AID D, V37, P1157, DOI 10.1109/TCAD.2017.2748003
   Wu JL, 2018, INT SYMPOS VLSI DES
   Xu T, 2008, DES AUT CON, P173
   Yao HL, 2015, DES AUT CON, DOI 10.1145/2744769.2744887
   Zheng B, 2003, J AM CHEM SOC, V125, P11170, DOI 10.1021/ja037166v
   Zhu Y, 2020, IEEE T COMPUT AID D, V39, P2489, DOI 10.1109/TCAD.2019.2940688
   Zhu Y, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240830
NR 42
TC 0
Z9 0
U1 4
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 29
DI 10.1145/3564288
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C8BO2
UT WOS:000964108900010
DA 2024-07-18
ER

PT J
AU Shi, X
   Yan, H
   Huang, QC
   Xuan, CZ
   He, L
   Shi, LX
AF Shi, Xiao
   Yan, Hao
   Huang, Qiancun
   Xuan, Chengzhen
   He, Lei
   Shi, Longxing
TI A Compact High-Dimensional Yield Analysis Method using Low-Rank Tensor
   Approximation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Process variation; failure probability; meta-model; low-rank tensor
   approximation; global sensitivity analysis
ID POLYNOMIAL CHAOS; UNCERTAINTY QUANTIFICATION; SENSITIVITY-ANALYSIS;
   REGRESSION; CIRCUITS; DESIGN; MODELS
AB "Curse of dimensionality" has become the major challenge for existing high-sigma yield analysis methods. In this article, we develop a meta-model using Low-Rank Tensor Approximation (LRTA) to substitute expensive SPICE simulation. The polynomial degree of our LRTA model grows linearly with the circuit dimension. This makes it especially promising for high-dimensional circuit problems. Our LRTA meta-model is solved efficiently with a robust greedy algorithm and calibrated iteratively with a bootstrap-assisted adaptive sampling method. We also develop a novel global sensitivity analysis approach to generate a reduced LRTA meta-model which is more compact. It further accelerates the procedure of model calibration and yield estimation. Experiments on memory and analog circuits validate that the proposed LRTA method outperforms other state-of-the-art approaches in terms of accuracy and efficiency.
C1 [Shi, Xiao; Yan, Hao; Huang, Qiancun; Xuan, Chengzhen; Shi, Longxing] Southeast Univ, 2 Sipailou, Nanjing, Peoples R China.
   [He, Lei] Univ Calif Los Angeles, 405 Hilgard Ave, Los Angeles, CA USA.
C3 Southeast University - China; University of California System;
   University of California Los Angeles
RP Shi, X (corresponding author), Southeast Univ, 2 Sipailou, Nanjing, Peoples R China.
EM xshi@seu.edu.cn; yanhao@seu.edu.cn; qc_huang@seu.edu.cn;
   xuancz@seu.edu.cn; lhe@ee.ucla.edu; lxshi@seu.edu.cn
FU National Key R&D Program of China [2018YFB2202702]
FX This work is supported by the National Key R&D Program of China (Grant
   No. 2018YFB2202702).
CR Chevreuil M, 2015, SIAM-ASA J UNCERTAIN, V3, P897, DOI 10.1137/13091899X
   Cui CF, 2020, IEEE T COMPUT AID D, V39, P1649, DOI 10.1109/TCAD.2019.2925340
   Dolecek Lara, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P322, DOI 10.1109/ICCAD.2008.4681593
   Efron B, 2004, ANN STAT, V32, P407, DOI 10.1214/009053604000000067
   Hu Hanbin, 2019, CHIN CONTR CONF, P1
   IEEE, 2008, I CONF VLSI DESIGN, P131, DOI 10.1109/VLSI.2008.54
   Kanj R, 2006, DES AUT CON, P69, DOI 10.1109/DAC.2006.229167
   Konakli K, 2016, J COMPUT PHYS, V321, P1144, DOI 10.1016/j.jcp.2016.06.005
   Qazi M, 2010, DES AUT TEST EUROPE, P801
   Saltelli A, 2008, GLOBAL SENSITIVITY A, DOI DOI 10.1002/9780470725184.CH6
   Saltelli A, 2010, COMPUT PHYS COMMUN, V181, P259, DOI 10.1016/j.cpc.2009.09.018
   Shi X., 2019, P 56 ANN DES AUT C 2, P150
   Shi X, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), P139, DOI 10.1145/3299902.3309748
   Shi Xiao, 2020, IEEE T COMPUTER AIDE
   Shi Xiao, 2018, P 55 ANN DES AUT C A, P134
   Singhee A., 2008, IEEE DATE, P235
   Sobol IM, 2001, MATH COMPUT SIMULAT, V55, P271, DOI 10.1016/S0378-4754(00)00270-6
   Soize C, 2004, SIAM J SCI COMPUT, V26, P395, DOI 10.1137/S1064827503424505
   Sudret B, 2008, RELIAB ENG SYST SAFE, V93, P964, DOI 10.1016/j.ress.2007.04.002
   Tibshirani R, 1996, J ROY STAT SOC B, V58, P267, DOI 10.1111/j.2517-6161.1996.tb02080.x
   Wang MS, 2018, IEEE T COMPUT AID D, V37, P1929, DOI 10.1109/TCAD.2017.2778061
   Wang MS, 2017, IEEE T VLSI SYST, V25, P806, DOI 10.1109/TVLSI.2016.2601606
   Weng TW, 2015, OPT EXPRESS, V23, P4242, DOI 10.1364/OE.23.004242
   Wu W, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P153, DOI 10.1145/2872334.2872360
   Wu W, 2014, PROC INT CONF ANTI, P1
   Wu W, 2014, ASIA S PACIF DES AUT, P424, DOI 10.1109/ASPDAC.2014.6742928
   Xiu DB, 2002, SIAM J SCI COMPUT, V24, P619, DOI 10.1137/S1064827501387826
   Yan H., 2019, I C NETWORK PROTOCOL, P1
   Yao J, 2015, IEEE T VLSI SYST, V23, P1245, DOI 10.1109/TVLSI.2014.2336851
   Zhang Z, 2015, IEEE T COMPUT AID D, V34, P63, DOI 10.1109/TCAD.2014.2369505
NR 30
TC 1
Z9 1
U1 1
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 19
DI 10.1145/3483941
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300004
DA 2024-07-18
ER

PT J
AU Han, D
   Li, GH
   Zhou, Q
   Li, JJ
   Yang, Y
   Hu, XF
AF Han, Ding
   Li, Guohui
   Zhou, Quan
   Li, Jianjun
   Yang, Yong
   Hu, Xiaofei
TI An Efficient Execution Framework of Two-Part Execution Scenario Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Response time analysis; global fixed priority scheduling; efficiency
   improvement; real-time scheduling
ID SCHEDULABILITY ANALYSIS; GLOBAL EDF; MULTIPROCESSOR; BOUNDS
AB Response Time Analysis (RTA) is an important and promising technique for analyzing the schedulability of real-time tasks under both Global Fixed-Priority (G-FP) scheduling and Global Earliest Deadline First (G-EDF) scheduling. Most existing RTA methods for tasks under global scheduling are dominated by partitioned scheduling, due to the pessimism of the 1/m-based interference calculation where m is the number of processors. Two-part execution scenario is an effective technique that addresses this pessimism at the cost of efficiency. The major idea of two-part execution scenario is to calculate a more accurate upper bound of the interference by dividing the execution of the target job into two parts and calculating the interference on the target job in each part. This article proposes a novel RTA execution framework that improves two-part execution scenario by reducing some unnecessary calculation, without sacrificing accuracy of the schedulability test. The key observation is that, after the division of the execution of the target job, two-part execution scenario enumerates all possible execution time of the target job in the first part for calculating the finalWorst-Case Response Time (WCRT). However, only some special execution time can cause the final result. A set of experiments is conducted to test the performance of the proposed execution framework and the result shows that the proposed execution framework can improve the efficiency of two-part execution scenario analysis by up to 96% in terms of the execution time.
C1 [Han, Ding; Li, Guohui; Zhou, Quan; Li, Jianjun] Univ Sci & Technol, 1037 LuoyuRoad, Wuhan 430074, Hubei, Peoples R China.
   [Yang, Yong; Hu, Xiaofei] Wuhan Fiberhome Tech Serv Co Ltd, 4 GuanshanRd, Wuhan 430205, Hubei, Peoples R China.
RP Li, GH (corresponding author), Univ Sci & Technol, 1037 LuoyuRoad, Wuhan 430074, Hubei, Peoples R China.
EM handing@hust.edu.cn; guohuili@hust.edu.cn; quanzhou@hust.edu.cn;
   jianjunli@hust.edu.cn; yangyong@fiberhome.com; huxf@fiberhome.com
RI Li, Guo/JNR-1700-2023; yang, zhuo/JPK-3133-2023
FU State Key Program of National Natural Science of China [61332001];
   National Natural Science Foundation of China [61802137]; Natural Science
   Foundation of Hubei Province, China [2018CFB204]
FX The work was partially supported by the State Key Program of National
   Natural Science of China under Grant No. 61332001, National Natural
   Science Foundation of China under Grant No. 61802137, Natural Science
   Foundation of Hubei Province, China under Grant No. 2018CFB204.
CR [Anonymous], 2014, 2014 IEEE 20 INT C E
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Baruah S, 2005, REAL TIM SYST SYMP P, P321
   Baruah S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P119, DOI 10.1109/RTSS.2007.35
   Baruah S, 2008, REAL-TIME SYST, V38, P223, DOI 10.1007/s11241-007-9047-9
   Baruah S, 2007, LECT NOTES COMPUT SC, V4878, P204
   Baruah S, 2009, EUROMICRO, P259, DOI 10.1109/ECRTS.2009.31
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Bertogna M, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P149, DOI 10.1109/RTSS.2007.31
   Bertogna M, 2006, LECT NOTES COMPUT SC, V3974, P306
   Bertogna M, 2011, J SYST ARCHITECT, V57, P487, DOI 10.1016/j.sysarc.2010.09.004
   Biondi A, 2018, REAL-TIME SYST, V54, P515, DOI 10.1007/s11241-018-9303-1
   Chen JJ, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P351, DOI [10.1109/RTSS.2016.29, 10.1109/RTSS.2016.041]
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Davis RI, 2011, REAL-TIME SYST, V47, P1, DOI 10.1007/s11241-010-9106-5
   Fisher N, 2006, PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, P153
   Guan N, 2015, IEEE INT CONF EMBED, P11, DOI 10.1109/RTCSA.2015.9
   Guan N, 2011, J SYST ARCHITECT, V57, P536, DOI 10.1016/j.sysarc.2010.08.003
   Guan N, 2009, REAL TIM SYST SYMP P, P387, DOI 10.1109/RTSS.2009.11
   Huang WH, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P215, DOI 10.1145/2834848.2834849
   Lee J, 2016, J SYST ARCHITECT, V65, P59, DOI 10.1016/j.sysarc.2016.04.003
   Lee J, 2014, REAL TIM SYST SYMP P, P294, DOI 10.1109/RTSS.2014.18
   Lee J, 2013, J SYST ARCHITECT, V59, P372, DOI 10.1016/j.sysarc.2013.05.012
   Liu C, 2013, EUROMICRO, P271, DOI 10.1109/ECRTS.2013.36
   Su H, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2984633
   Sun YC, 2018, 33RD ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, P575, DOI 10.1145/3167132.3167195
   Sun YC, 2015, REAL TIM SYST SYMP P, P130, DOI 10.1109/RTSS.2015.20
   Wang KK, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3358603
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
   Zhou Q, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3360513
   Zhou Q, 2018, IEEE T PARALL DISTR, V29, P2785, DOI 10.1109/TPDS.2018.2843763
   Zhou Q, 2017, IEEE T PARALL DISTR, V28, P2527, DOI 10.1109/TPDS.2017.2679195
NR 32
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 3
DI 10.1145/3465474
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800003
OA Bronze
DA 2024-07-18
ER

PT J
AU Gonçalves, SMM
   da Rosa, LS
   Marques, FS
AF Goncalves, Stephano M. M.
   da Rosa, Leomar S., Jr.
   Marques, Felipe S.
TI SmartDR: Algorithms and Techniques for Fast Detailed Routing with Good
   Design Rule Handling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Detailed routing; design rules; path search; pin access; A*; ISPD 2018
   Contest
ID ROUTER
AB Detailed routing is one of the most time-consuming steps of physical synthesis of integrated circuits. Also, it is very challenging due to the complexity of the design rules that the router must obey. In this article, we present SmartDR, a detailed routing system that focuses on good design rule handling and fast runtime. To attend these objectives, we propose a novel pin access approach and a fast design rule aware A*-interval-based path search algorithm. The pin access method uses resource sharing ghost pin access paths with dynamic legalization check. We also propose a design rule check algorithm to detect thick metal shapes that are widely created using the proposed pin access method. The path search algorithm integrates design rule check on its core, handling many design rules that would not be possible to be solved by postprocessing. It is aware of the minimum area rule, the cut spacing of via cuts within the same path, and the via library. We also present a new technique to improve A*-based path search in detailed routing. The technique makes the path search algorithm aware of the global routing guides, accelerating the search. Using ISPD 2018 Contest benchmarks, our experiments show that our router is superior to the state-of-the-art routers that were also tested using the same benchmarks. Our router has presented, on average, 77.6% less runtime, 73.5% less design rule violations, with respect to Dr. CU 2.0, which is the better of the compared routers.
C1 [Goncalves, Stephano M. M.; da Rosa, Leomar S., Jr.; Marques, Felipe S.] Univ Fed Pelotas, Technol Dev Ctr, Rua Comes Carneiro 1, BR-96010610 Pelotas, RS, Brazil.
C3 Universidade Federal de Pelotas
RP Gonçalves, SMM (corresponding author), Univ Fed Pelotas, Technol Dev Ctr, Rua Comes Carneiro 1, BR-96010610 Pelotas, RS, Brazil.
EM smmgoncalves@inf.ufpel.edu.br; leomarjr@inf.ufpel.edu.br;
   felipem@inf.ufpel.edu.br
RI de Souza Marques, Felipe/R-3800-2018
FU Coordenacao de Aperfeicoamento de Pessoal de Nivel Superior-Brasil
   (CAPES) [001]
FX This study was financed in part by the Coordenacao de Aperfeicoamento de
   Pessoal de Nivel Superior-Brasil (CAPES)Finance Code 001.
CR Ahrens M, 2015, IEEE T COMPUT AID D, V34, P563, DOI 10.1109/TCAD.2014.2385755
   Aljumaily M, 2019, INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY (ICICT 2019), P1, DOI [10.1145/3321289.3321290, 10.1109/iccad45719.2019.8942074]
   Batterywala S, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P59, DOI 10.1109/ICCAD.2002.1167514
   Chang FY, 2013, IEEE T COMPUT AID D, V32, P1557, DOI 10.1109/TCAD.2013.2265878
   Chen GJ, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P754, DOI 10.1145/3287624.3287678
   Cong J, 2005, IEEE T COMPUT AID D, V24, P382, DOI 10.1109/TCAD.2004.842803
   Cormen T.H., 2002, INTRO ALGORITHMS, V2nd
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Ding YX, 2018, IEEE T COMPUT AID D, V37, P657, DOI 10.1109/TCAD.2017.2712660
   Gonçalves SMM, 2019, IEEE INT SYMP CIRC S
   Goncalves Stephano M. M., 2017, P IEEE INT S CIRC SY
   Gong J, 2001, IEEE T COMPUT AID D, V20, P633, DOI 10.1109/43.920694
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Hetzel A, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P332, DOI 10.1109/DATE.1998.655877
   Hightower D. W., 1969, P 6 DES AUT WORKSH, P1, DOI [10.1145/800260.809014, DOI 10.1145/800260.809014]
   Jia, 2017, IEEE T COMPUT AID D, V99, P1, DOI [10.1109/ACCESS.2017.2681115, DOI 10.1109/ACCESS.2017.2681115]
   Kahng Andrew B, 2018, P INT C COMP AID DES
   Kun Yuan, 2009, DAC 09 P 46 ANN DES
   Lee C. Y., 1961, IRE transactions on electronic computers, VEC-10, P346
   Li YL, 2007, IEEE T COMPUT AID D, V26, P705, DOI 10.1109/TCAD.2007.891381
   Li Yih-Lang, 2011, ACM T DES AUTOMAT EL, V16, P2
   Liu IJ, 2016, IEEE T COMPUT AID D, V35, P1519, DOI 10.1109/TCAD.2015.2513670
   Liu Wen-Hao, P INT S PHYS DES ISP
   Ma Qiang, 2012, P 49 ANN DES AUT C D
   Mantik S, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P140, DOI 10.1145/3177540.3177562
   Michael Gester, 2013, ACM T DES AUTOMAT EL, V18, P1
   Minoo Mirsaeedi, 2011, P DESIGN MANUFACTURA
   Ozdal MM, 2009, IEEE T COMPUT AID D, V28, P340, DOI 10.1109/TCAD.2009.2013274
   Stephano M. M. Goncalves, 2019, IEEE T CIRCUITS SY 2
   Sun FK, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240777
   Tim Nieberg, 2011, P 48 DES AUT C DAC 1
   Xin Gao, 2010, P C DES AUT TEST EUR
   Xu XQ, 2017, DES AUT CON, DOI 10.1145/3061639.3062214
   Xu Xiaoqing, 2016, ACM T DES AUTOMAT EL, V21, P3
   Yu Hai-Juan, 2018, P 55 ACM ESDA IEEE D, P1381
   Zhang YH, 2013, IEEE T VLSI SYST, V21, P1655, DOI 10.1109/TVLSI.2012.2214491
NR 36
TC 2
Z9 2
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 9
DI 10.1145/3417133
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000001
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Covering Test Holes of Functional Broadside Tests
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Functional broadside tests; multicycle tests; test compaction; test
   generation; transition faults
ID FAULT MODEL; GENERATION; COVERAGE
AB Functional broadside tests were developed to avoid overtesting of delay faults. The tests achieve this goal by creating functional operation conditions during their functional capture cycles. To increase the achievable fault coverage, close-to-functional scan-based tests are allowed to deviate from functional operation conditions. This article suggests that a more comprehensive functional broadside test set can be obtained by replacing target faults that cannot be detected with faults that have similar (but not identical) detection conditions. A more comprehensive functional broadside test set has the advantage that it still maintains functional operation conditions. It covers the test holes created when target faults cannot be detected by detecting similar faults. The article considers the case where the target faults are transition faults. When a standard transition fault, with an extra delay of a single clock cycle, cannot be detected, an unspecified transition fault is used instead. An unspecified transition fault captures the behaviors of transition faults with different extra delays. When this fault cannot be detected, a stuck-at fault is used instead. A stuck-at fault has some of the detection conditions of a transition fault. Multicycle functional broadside tests are used to allow unspecified transition faults to be detected. As a by-product, test compaction also occurs. The structure of the test generation procedure accommodates the complexity of producing functional broadside tests by considering the target as well as replacement faults together. Experimental results for benchmark circuits demonstrate the fault coverage improvements achieved, and the effect on the number of tests.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU National Science Foundation (NSF) [CCF-1714147]
FX The work was supported in part by the National Science Foundation (NSF)
   under Grant No. CCF-1714147.
CR [Anonymous], 2008, P IEEE INT TEST C
   CHENG KT, 1993, IEEE T COMPUT AID D, V12, P1971, DOI 10.1109/43.251160
   Di Carlo S, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2659001
   Huang SY, 2012, DES AUT CON, P1031
   Lin YC, 2005, ASIA S PACIF DES AUT, P166
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Mohammadi HG, 2015, DES AUT TEST EUROPE, P453
   Mondal A, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348851
   Polian I., 2006, Proc. Design, P1
   Pomeranz I, 2004, DES AUT CON, P928, DOI 10.1145/996566.996813
   Pomeranz I, 2009, IET COMPUT DIGIT TEC, V3, P1, DOI 10.1049/iet-cdt:20070144
   Pomeranz I., 2018, P EUR TEST S, P1
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3375278
   Pomeranz I, 2019, INT TEST CONF P, DOI 10.1109/itc44170.2019.9000124
   Pomeranz I, 2018, IET COMPUT DIGIT TEC, V12, P233, DOI 10.1049/iet-cdt.2017.0239
   Pomeranz I, 2017, DES AUT TEST EUROPE, P938, DOI 10.23919/DATE.2017.7927125
   Pomeranz I, 2015, IEEE T COMPUT, V64, P2415, DOI 10.1109/TC.2014.2360538
   Pomeranz T, 2008, IEEE T COMPUT AID D, V27, P137, DOI 10.1109/TCAD.2007.907000
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Sauer M, 2012, ICCAD-IEEE ACM INT, P30
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Simsir Muzaffer O., 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2010), P41, DOI 10.1109/NANOARCH.2010.5510927
   Sreedhar A, 2008, DES AUT TEST EUROPE, P533
   Touati A, 2015, DES AUT TEST EUROPE, P1277
   Trinadh AS, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084684
   Valka M, 2011, PROC EUR TEST SYMP, P153, DOI 10.1109/ETS.2011.21
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Zha J, 2012, DES AUT TEST EUROPE, P527
   Zhang H, 2013, INT J COMPUT SCI NET, V13, P1
   Zhang Y, 2015, DES AUT TEST EUROPE, P423
   Zhang Z, 2005, INT SYM DEFEC FAU TO, P398, DOI 10.1109/DFTVS.2005.49
   Zhao W, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491487
NR 33
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 23
DI 10.1145/3441282
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500007
OA Bronze
DA 2024-07-18
ER

PT J
AU Yan, JT
AF Yan, Jin-Tai
TI Two-sided Net Untangling with Internal Detours for Single-layer Bus
   Routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE PCB design; single-layer routing; bus routing; net untangling
AB It is known that one-sided net untangling can be used to untangle the twisted nets inside a bus for single-layer bus routing. However, limited space behind one pin-row may make one-sided net untangling unsuccessful for single-layer bus routing. In this article, the concept of using internal detours on untangled nets can be introduced into two-sided net untangling. Given a set of 2-pin nets inside a bus, based on two one-sided untangling results with internal detours on untangled nets [8], an efficient algorithm first uses a minimal set of internal detours to guarantee that the crossing conditions of the given nets inside the bus can be eliminated in one initial two-sided untangling result with no capacity constraint behind two pin-rows and between two adjacent pins inside any pin-row. Furthermore, based on the maintenance of the non-crossing constraint on any pair of nets and the capacity constraint behind two pin-rows in one initial two-sided untangling result, an iterative rip-up-and-reassign algorithm can be proposed to eliminate the possible capacity violations between two adjacent pins inside two pin-rows to route a maximal set of nets in two-sided net untangling. Compared with Yan's one-sided net untangling [8] for 12 tested examples with different capacity constraints, the experimental results show that our proposed two-sided untangling algorithm can improve 3.5% of routability and use the benefit of more routing space behind two pin-rows to reduce 86.4% of the used internal detours on average in reasonable CPU time. Compared with Yan's two-sided net untangling [9] for 12 tested examples with different capacity constraints, the experimental results show that our proposed two-sided untangling algorithm can improve 2.8% of routability by introducing some internal detours and using iterative rip-up-and-reassign on the average in reasonable CPU time.
C1 [Yan, Jin-Tai] Tainan Natl Univ Arts, Off Res & Dev, Tainan 72045, Taiwan.
RP Yan, JT (corresponding author), Tainan Natl Univ Arts, Off Res & Dev, Tainan 72045, Taiwan.
EM jtyan@tnnua.edu.tw
RI Yan, Jin-Tai/AAE-9112-2022
OI Yan, Jin-Tai/0000-0002-7614-2545
CR Lin T., P AS S PAC DES AUT C, P151
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P490, DOI 10.1109/TCAD.2005.853685
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P2784, DOI 10.1109/TCAD.2006.882584
   Pinter R. Y., 1983, P 3 CALT C VER LARG, P141
   Tan Yan, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P499, DOI 10.1109/ICCAD.2008.4681621
   Yan JT, 2017, IEEE T COMPUT AID D, V36, P952, DOI 10.1109/TCAD.2016.2619487
   Yan JT, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P61
   Yan JT, 2010, DES AUT CON, P206
   Yan JT, 2000, IEE P-COMPUT DIG T, V147, P215, DOI 10.1049/ip-cdt:20000536
   Yan T, 2007, IEEE IC CAD, P396, DOI 10.1109/ICCAD.2007.4397297
NR 10
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 68
DI 10.1145/3363184
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300010
DA 2024-07-18
ER

PT J
AU Bakhshalipour, M
   Faraji, A
   Ghahani, SAV
   Samandi, F
   Lotfi-Kamran, P
   Sarbazi-Azad, H
AF Bakhshalipour, Mohammad
   Faraji, Aydin
   Ghahani, Seyed Armin Vakil
   Samandi, Farid
   Lotfi-Kamran, Pejman
   Sarbazi-Azad, Hamid
TI Reducing Writebacks Through In-Cache Displacement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Non-volatile memory; phase change memory; read-write disparity;
   write-back; cache management
ID PHASE-CHANGE MEMORY; FUTURE; CHALLENGES; SYSTEM; SCHEME
AB Non-Volatile Memory (NVM) technology is a promising solution to fulfill the ever-growing need for higher capacity in the main memory of modern systems. Despite having many great features, however, NVM's poor write performance remains a severe obstacle, preventing it from being used as a DRAM alternative in the main memory. Most of the prior work targeted optimizing writes at the main memory side and neglected the decisive role of upper-level cache management policies on reducing the number of writes.
   In this article, we propose a novel cache management policy that attempts to maximize write-coalescing in the on-chip SRAM last-level cache (LLC) for the sake of reducing the number of costly writes to the off-chip NVM. We decouple a few physical ways of the LLC to have a dedicated and exclusive storage for the dirty blocks after being evicted from the cache and before being sent to the off-chip memory. By displacing dirty blocks in exclusive storage, they are kept in the cache based on their rewrite distance and are evicted when they are unlikely to be reused shortly. To maximize the effectiveness of exclusive storage, we manage it as a Cuckoo Cache to offer associativity based on the various applications' demands. Through detailed evaluations targeting various single- and multi-threaded applications, we show that our proposal reduces the number of writebacks by 21%, on average, over the state-of-the-art method and enhances both performance and energy efficiency.
C1 [Bakhshalipour, Mohammad; Faraji, Aydin; Ghahani, Seyed Armin Vakil; Samandi, Farid; Sarbazi-Azad, Hamid] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
   [Bakhshalipour, Mohammad; Lotfi-Kamran, Pejman; Sarbazi-Azad, Hamid] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
C3 Sharif University of Technology
RP Bakhshalipour, M (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.; Bakhshalipour, M (corresponding author), Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
EM bakhshalipour@ce.sharif.edu; afaraji@ce.sharif.edu; vakil@ce.sharif.edu;
   samandi@ce.sharif.edu; plotfi@ipm.ir; azad@sharif.edu
RI Lotfi-Kamran, Pejman/AAB-6745-2022; Bakhshalipour, Mohammad/X-7072-2019
OI Bakhshalipour, Mohammad/0000-0001-6648-1773; Samandi,
   Farid/0000-0001-6790-0570; Vakil Ghahani, Seyed
   Armin/0000-0002-4365-8932
FU Iran National Science Foundation (INSF)
FX This work is supported in part by a grant from the Iran National Science
   Foundation (INSF).
CR [Anonymous], P DES AUT C
   [Anonymous], P 2014 51 ACM EDAC I
   [Anonymous], 18 IEEE INT S HIGH P
   Arjomand M, 2016, CONF PROC INT SYMP C, P695, DOI 10.1109/ISCA.2016.66
   Arjomand M, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P373, DOI 10.1109/ICCD.2011.6081426
   Arnold B. C., 2015, Monographs on Statistics Applied Probability
   Atwood G, 2007, 2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, P100
   Bakhshalipour M, 2018, IEEE T COMPUT, V67, P1416, DOI 10.1109/TC.2018.2821144
   Bakhshalipour M, 2018, INT S HIGH PERF COMP, P131, DOI 10.1109/HPCA.2018.00021
   Bakhshalipour M, 2017, IEEE COMPUT ARCHIT L, V16, P99, DOI 10.1109/LCA.2017.2654347
   Bakhshalipour Mohammad, 2018, ARXIV180908828
   Bakhshalipour Mohammad, 2019, HIGH PERFORMANCE COM
   Barcelo Neal, 2012, Design and Analysis of Algorithms. First Mediterranean Conference on Algorithms, MedAlg 2012. Proceedings, P67, DOI 10.1007/978-3-642-34862-4_5
   Bedeschi F, 2009, IEEE J SOLID-ST CIRC, V44, P217, DOI 10.1109/JSSC.2008.2006439
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Burr GW, 2010, J VAC SCI TECHNOL B, V28, P223, DOI 10.1116/1.3301579
   Chen D, 2017, DES AUT TEST EUROPE, P1086, DOI 10.23919/DATE.2017.7927151
   Chen E, 2010, IEEE T MAGN, V46, P1873, DOI 10.1109/TMAG.2010.2042041
   Cook Henry, 2013, ACM SIGARCH Computer Architecture News, V41, P308
   Crovella ME, 1997, IEEE ACM T NETWORK, V5, P835, DOI 10.1109/90.650143
   Demetriades S, 2008, SYMP HI PER INT, P103, DOI 10.1109/HOTI.2008.27
   Dybdahl H, 2007, INT S HIGH PERF COMP, P2
   Esmaili-Dokht P., 2018, ARXIV180804864
   Ferdman M, 2011, INT S HIGH PERF COMP, P169, DOI 10.1109/HPCA.2011.5749726
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Fotakis D, 2003, LECT NOTES COMPUT SC, V2607, P271
   Ghahani Seyed Armin Vakil, 2018, ARXIV180805024
   Hagersten Erik E., US Patent, Patent No. [6,308,246, 6308246]
   Harchol-Balter M., 1996, Performance Evaluation Review, V24, P13, DOI 10.1145/233008.233019
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hong S, 2010, INT EL DEVICES MEET
   Hoseinzadeh M, 2014, CONF PROC INT SYMP C, P277, DOI 10.1109/ISCA.2014.6853228
   Huh J, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P199, DOI 10.1109/PACT.2001.953300
   Jalili M, 2016, PR IEEE COMP DESIGN, P304, DOI 10.1109/ICCD.2016.7753294
   Jalili M, 2016, DES AUT TEST EUROPE, P1116
   Jalili M, 2014, I C DEPEND SYS NETWO, P204, DOI 10.1109/DSN.2014.31
   Joo Y, 2010, DES AUT TEST EUROPE, P136
   Khan S, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P27, DOI 10.1145/3123939.3123945
   Kim K, 2008, 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, P5, DOI 10.1109/VTSA.2008.4530774
   Klug B., QUALCOMMS NEW SNAPDR
   Kultursay Emre, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P256
   Lee BC, 2010, IEEE MICRO, V30, P131, DOI 10.1109/MM.2010.24
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee HG, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P381, DOI 10.1109/ICCD.2011.6081427
   Lefurgy C, 2003, COMPUTER, V36, P39, DOI 10.1109/MC.2003.1250880
   Lotfi-Kamran P., 2012, INT S COMP ARCH
   Mandelman JA, 2002, IBM J RES DEV, V46, P187, DOI 10.1147/rd.462.0187
   Meena JS, 2014, NANOSCALE RES LETT, V9, DOI 10.1186/1556-276X-9-526
   Meisner D, 2009, ACM SIGPLAN NOTICES, V44, P205, DOI 10.1145/1508284.1508269
   Mirhosseini A, 2017, IEEE COMPUT ARCHIT L, V16, P153, DOI 10.1109/LCA.2016.2646340
   Mitzenmacher M, 2009, LECT NOTES COMPUT SC, V5757, P1, DOI 10.1007/978-3-642-04128-0_1
   Muralimanohar N., 2007, INT S MICR
   Pagh R, 2004, J ALGORITHMS, V51, P122, DOI 10.1016/j.jalgor.2003.12.002
   Pan Abhisek, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P297, DOI 10.1145/2540708.2540734
   Panigrahy R, 2005, PROCEEDINGS OF THE SIXTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P830
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2010, CONF PROC INT SYMP C, P153, DOI 10.1145/1816038.1815981
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoux S., 2008, IBM J RES DEV
   Rashidi S, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3177965
   Sánchez SR, 2010, SPAL, P187, DOI 10.12795/spal.2010.i19.08
   Rogers B, 2009, CONF PROC INT SYMP C, P371, DOI 10.1145/1555815.1555801
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sanchez D, 2007, INT SYMP MICROARCH, P123, DOI 10.1109/MICRO.2007.24
   Sanchez D, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P57, DOI 10.1145/2024723.2000073
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Schroeder B., 2004, Cluster Computing, V7, P151, DOI 10.1023/B:CLUS.0000018564.05723.a2
   Servalli G, 2009, INT EL DEVICES MEET, P103
   Seznec A., 1993, Computer Architecture News, V21, P169, DOI 10.1145/173682.165152
   Shao ZL, 2016, J SYST ARCHITECT, V71, P1, DOI 10.1016/j.sysarc.2016.11.007
   Spjuth M., 2005, P 2 C COMPUTING FRON, P152, DOI DOI 10.1145/1062261.1062289
   Srikantaiah Shekhar, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P517, DOI 10.1145/1669112.1669177
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   Sundararajan K., 2012, Proc. 18th IEEE Int'l Symp. High Performance Computer Architec- ture(HPCA), P1
   Vakil-Ghahani A, 2018, IEEE COMPUT ARCHIT L, V17, P64, DOI 10.1109/LCA.2017.2762660
   Wang Z, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555307
   Wei W, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3106340
   Xie YJ, 2009, CONF PROC INT SYMP C, P174, DOI 10.1145/1555815.1555778
   Zhang DS, 2016, DES AUT CON, DOI 10.1145/2897937.2898110
   Zhang LK, 2016, CONF PROC INT SYMP C, P519, DOI 10.1109/ISCA.2016.52
   Zhou M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086732
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 83
TC 10
Z9 12
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 16
DI 10.1145/3289187
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300003
DA 2024-07-18
ER

PT J
AU Chopra, A
   Aydin, H
   Rafatirad, S
   Homayoun, H
AF Chopra, Abhimanyu
   Aydin, Hakan
   Rafatirad, Setareh
   Homayoun, Houman
TI Optimal Allocation of Computation and Communication in an IoT Network
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Wireless sensor networks; media access control; multi-channel; radio
   interference; time synchronization
ID DESIGN
AB Internet of things (IoT) is being developed for a wide range of applications from home automation and personal fitness to smart cities. With the extensive growth in adaptation of IoT devices comes the uncoordinated and substandard designs aimed at promptly making products available to the end consumer. This substandard approach restricts the growth of IoT in the near future and necessitates that studies understand requirements for an efficient design. A particular area where IoT applications have grown significantly is surveillance and monitoring. Applications of IoT in this domain are relying on distributed sensors, each equipped with a battery, capable of collecting images, processing images, and communicating the raw or processed data to the nearest node until it reaches the base station for decision making. In such an IoT network where processing can be distributed over the network, the important research question is how much of data each node should process and how much it should communicate for a given objective. This work answers this question and provides a deeper understanding of energy and delay tradeoffs in an IoT network with three different target metrics.
C1 [Chopra, Abhimanyu; Aydin, Hakan; Rafatirad, Setareh; Homayoun, Houman] George Mason Univ, 4400 Univ Dr, Fairfax, VA 22030 USA.
C3 George Mason University
RP Chopra, A (corresponding author), George Mason Univ, 4400 Univ Dr, Fairfax, VA 22030 USA.
EM achopra6@gmu.edu; aydin@cs.gmu.edu; srafatir@gmu.edu; hhomayou@gmu.edu
CR [Anonymous], 2016, 1560 ZIB
   BAKER DJ, 1981, IEEE T COMMUN, V29, P1694, DOI 10.1109/TCOM.1981.1094909
   Bradski G., 2000, Opencv. Dr. Dobb's journal of software tools
   Edalat Neda, 2009, 2009 IEEE 6th International Conference on Mobile Adhoc and Sensor Systems. MASS 2009, P888, DOI 10.1109/MOBHOC.2009.5337039
   EPHREMIDES A, 1987, P IEEE, V75, P56, DOI 10.1109/PROC.1987.13705
   Ettus M, 1998, 1998 IEEE RADIO AND WIRELESS CONFERENCE PROCEEDINGS - RAWCON 98, P55, DOI 10.1109/RAWCON.1998.709135
   Gallager Robert G., 1979, DISTRIBUTED ALGORITH
   Jayakumar H, 2014, I SYMPOS LOW POWER E, P375, DOI 10.1145/2627369.2631644
   Krishnan Musaravakkam Samaram, 2010, US Patent, Patent No. [7,739,531, 7739531]
   Lazarescu MT, 2013, IEEE J EM SEL TOP C, V3, P45, DOI 10.1109/JETCAS.2013.2243032
   Makrani Hosein Mohammadi, 2017, 2017 IEEE International Symposium on Workload Characterization (IISWC), P112, DOI 10.1109/IISWC.2017.8167763
   Makrani H.M., 2017, Green and Sustainable Computing Conference (IGSC), 2017 Eighth International, P1
   Makrani HM, 2017, I S WORKL CHAR PROC, P2, DOI 10.1109/IISWC.2017.8167751
   Makrani Hosein Mohammadi, 2018, P 2018 18 IEEE ACM I
   Makrani Hosein Mohammadi, 2014, P 7 C DEP, P51
   Meng T. H., 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), P600, DOI 10.1109/ISCAS.1998.699012
   Pilloni V., 2012, IEEE International Conference on Communications (ICC 2012), P1372, DOI 10.1109/ICC.2012.6364620
   Pilloni V, 2011, SENSORS-BASEL, V11, P7395, DOI 10.3390/s110807395
   Pouwelse J., 2001, P ACM MOBICOM, P251, DOI DOI 10.1145/381677.381701
   Ralphs TK, 2005, OPER RES COMPUT SCI, V29, P61
   Rodoplu V, 1999, IEEE J SEL AREA COMM, V17, P1333, DOI 10.1109/49.779917
   Sayadi H, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P212, DOI 10.1145/3203217.3203264
   Sayadi H, 2018, ASIA S PACIF DES AUT, P70, DOI 10.1109/ASPDAC.2018.8297285
   Sayadi H, 2017, PR IEEE COMP DESIGN, P129, DOI 10.1109/ICCD.2017.28
   Sayadi H, 2014, INT SYM DEFEC FAU TO, P228, DOI 10.1109/DFT.2014.6962091
   Sayadi Hossein, 2018, P 55 ANN DES AUT C, V1
   Serra J, 2014, SCI WORLD J, DOI 10.1155/2014/161874
   Shepard Timothy Jason, 1995, THESIS
   Singh S., 1998, MobiCom'98. Proceedings of Fourth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P181, DOI 10.1145/288235.288286
   Smith P., 2011, Comparison between Low Power Wireless Technologies
   Yu Y, 2005, MOBILE NETW APPL, V10, P115, DOI 10.1023/B:MONE.0000048550.31717.c5
   Zhu C, 2015, IEEE ACCESS, V3, P2151, DOI 10.1109/ACCESS.2015.2497312
   Zhu JH, 2007, SNPD 2007: EIGHTH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING, AND PARALLEL/DISTRIBUTED COMPUTING, VOL 2, PROCEEDINGS, P20, DOI 10.1109/SNPD.2007.255
NR 33
TC 3
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 78
DI 10.1145/3236623
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200012
DA 2024-07-18
ER

PT J
AU Seo, MJ
   Lysecky, R
AF Seo, Minjun
   Lysecky, Roman
TI Non-Intrusive In-Situ Requirements Monitoring of Embedded System
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Runtime requirements monitoring; embedded systems; non-intrusive system
   monitoring
AB Accounting for all operating conditions of a system at the design stage is typically infeasible for complex systems. Monitoring and verifying system requirements at runtime enable a system to continuously and introspectively ensure the system is operating correctly in the presence of dynamic execution scenarios. In this article, we present a requirements-driven methodology enabling efficient runtime monitoring of embedded systems. The proposed approach extracts a runtime monitoring graph from system requirements specified using UML sequence diagrams. Non-intrusive, on-chip hardware dynamically monitors the system execution, verifies the execution adheres to the requirements model, and in the event of a failure provides detailed information that can be analyzed to determine the root cause. Using case studies of an autonomous vehicle and pacemaker prototypes, we analyze the relationship between event coverage, detection rate, and hardware requirements
C1 [Seo, Minjun; Lysecky, Roman] Univ Arizona, Dept Elect & Comp Engn, 1230 E Speedway Blvd, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Seo, MJ (corresponding author), Univ Arizona, Dept Elect & Comp Engn, 1230 E Speedway Blvd, Tucson, AZ 85721 USA.
EM mjseo@email.arizona.edu; rlysecky@ece.arizona.edu
FU National Science Foundation [CNS-1563652]
FX This research was partially supported by the National Science Foundation
   under Grant CNS-1563652.
CR *ALT VER TOOL, 2006, SIGNALTAP 2 EMB LOG
   Alur R., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P8
   Backasch R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442089
   Beauchamp Tiller, 2008, DTRACE REVERSE ENGIN
   Bonakdarpour Borzoo, 2011, FM 2011: Formal Methods. Proceedings 17th International Symposium on Formal Methods, P88, DOI 10.1007/978-3-642-21437-0_9
   Booch G., 2005, The Unified Modeling Language User Guide
   Brill M., 2004, Live Sequence Charts, P374, DOI 10.1007/978-3-540-27863-4_21
   Bruce Powell Douglass, 1999, REAL TIME UML DEV EF
   Chai M, 2014, LECT NOTES COMPUT SC, V8734, P48, DOI 10.1007/978-3-319-11164-3_5
   David Alexandre, 2003, THESIS
   Delgado N, 2004, IEEE T SOFTWARE ENG, V30, P859, DOI 10.1109/TSE.2004.91
   Douglass B.P., 2014, Real-time UML workshop for embedded systems
   ELSHOBAKI M, 2002, P 8 INT C REAL TIM C
   Firley T, 1999, LECT NOTES COMPUT SC, V1723, P645
   Fryer R., 2005, ACM SIGBED REV, V2, P39
   Gerard S., 2008, IFAC Proceedings Volumes, V41, P6909, DOI [10.3182/20080706-5-KR-1001.01171, DOI 10.3182/20080706-5-KR-1001.01171]
   Hailpern B, 2002, IBM SYST J, V41, P4, DOI 10.1147/sj.411.0004
   HOFMANN R, 1994, IEEE T PARALL DISTR, V5, P585, DOI 10.1109/71.285605
   Jones M., 1997, The Risks Digest, V19, P1
   Kane A, 2015, LECT NOTES COMPUT SC, V9333, P102, DOI 10.1007/978-3-319-23820-3_7
   Lee JC, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2717310
   LEVESON NG, 1993, COMPUTER, V26, P18, DOI 10.1109/MC.1993.274940
   Lu H., 2007, DESIGN IMPLEMENTATIO
   Lu S, 2007, IEEE MICRO, V27, P26, DOI 10.1109/MM.2007.5
   Mijat R., 2010, CISC VIS NETW IND GL
   Murphy N, 2001, EMBED SYST PROGRAM, V14, P79
   Nair A., 2008, Proc. 2008 Int. Conf. Compil. Archit. Synth. Embed. Syst. - CASES '08, P23
   Nair A, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/1952522.1952525
   Nassar A, 2015, INT CONF COMPIL ARCH, P137, DOI 10.1109/CASES.2015.7324554
   Navabpour S, 2015, LECT NOTES COMPUT SC, V9333, P153, DOI 10.1007/978-3-319-23820-3_10
   Pike L., 2011, Proceedings of the Second International Conference on Runtime Verification (RV 2011), P310
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Reinbacher T., 2012, International Conference on Runtime Verification (2012), P110
   Skeel Robert., 1992, SIAM NEWS, V25, P11
   Stollon N, 2011, ON-CHIP INSTRUMENTATION: DESIGN AND DEBUG FOR SYSTEMS ON CHIP, P1, DOI 10.1007/978-1-4419-7563-8
   Whalen M.W., 2007, FMICS, P68, DOI DOI 10.1007/978-3-540-79707-4_7
   *XIL VER TOOL, 2006, CHIPSCOPE PRO
   Zhou P, 2007, INT S HIGH PERF COMP, P121
NR 38
TC 8
Z9 8
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 58
DI 10.1145/3206213
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900003
OA Bronze
DA 2024-07-18
ER

PT J
AU Lu, GR
   Kuo, CH
   Chiang, KC
   Banerjee, A
   Bhattacharya, BB
   Ho, TY
   Chen, HM
AF Lu, Guan-Ruei
   Kuo, Chun-Hao
   Chiang, Kuen-Cheng
   Banerjee, Ansuman
   Bhattacharya, Bhargab B.
   Ho, Tsung-Yi
   Chen, Hung-Ming
TI Flexible Droplet Routing in Active Matrix-Based Digital Microfluidic
   Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical design automation; droplet routing; microfluidics; biochips
ID HIGH-LEVEL SYNTHESIS; ERROR RECOVERY; ALGORITHM; ARRAY; PLACEMENT
AB The active matrix (AM)-based architecture offers many advantages over conventional digital electrowetting-on-dielectric (EWOD) microfluidic biochips, such as the capability of handling variable-size droplets, more flexible droplet movement, and precise control over droplet navigation. However, a major challenge in choosing the routing paths is to decide when the droplets are to be reshaped depending on the congestion of the intended path, or split- and route sub droplets,and merging them at their respective destinations. As the number of microelectrodes in AM-EWOD chips is large, the path selection problem becomes further complicated. In this article, we propose a negotiation-guided flow based on routing of subdroplets that obviates the explicit need for deciding when the droplets are to be manipulated, yet fully utilizing the power of droplet reshaping, splitting, and merging them to facilitate their journey. The proposed algorithm reduces routing cost and provides more freedom in deadlock avoidance in the presence of multiple routing tasks by assigning certain congestion penalty for sibling subdroplets and fluidic penalty for heterogeneous droplets. Compared to existing techniques, it reduces latest arrival time by an average of 29% for several benchmark and random test suites. Furthermore, our method is observed to provide 100% routability of nets for all test cases, whereas existing and baseline routers fail to produce feasible solutions in many instances. We also propose a reliable mode droplet routing strategy where the number of unreliable splitting operations can be reduced by paying a small penalty on latest arrival time.
C1 [Lu, Guan-Ruei; Kuo, Chun-Hao; Chen, Hung-Ming] Natl Chiao Tung Univ, Inst Elect, Room 107,Engn Bldg D,1001 Univ Rd, Hsinchu 300, Taiwan.
   [Chiang, Kuen-Cheng] Natl Chiao Tung Univ, Inst Comp Sci & Engn, 1001 Ta Hsueh Rd, Hsinchu 30010, Taiwan.
   [Banerjee, Ansuman; Bhattacharya, Bhargab B.] Indian Stat Inst, Adv Comp & Microelect Unit, Plot 203,Barrackpore Trunk Rd, Kolkata 700108, W Bengal, India.
   [Ho, Tsung-Yi] Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2,Kuang Fu Rd, Hsinchu 30013, Taiwan.
C3 National Yang Ming Chiao Tung University; National Yang Ming Chiao Tung
   University; Indian Statistical Institute; Indian Statistical Institute
   Kolkata; National Tsing Hua University
RP Lu, GR (corresponding author), Natl Chiao Tung Univ, Inst Elect, Room 107,Engn Bldg D,1001 Univ Rd, Hsinchu 300, Taiwan.
EM edalulu.ee02g@nctu.edu.tw; chkuo0202@gmail.com; kevin09095@gmail.com;
   ansumanb@gmail.com; bhargab.bhatta@gmail.com; tyho@cs.nthu.edu.tw;
   hmchen@mail.nctu.edu.tw
RI Bhattacharya, Bhargab/AAE-6130-2020; Ho, Tsung-Yi/ABF-9929-2021
OI Ho, Tsung-Yi/0000-0001-7348-5625
FU Taiwan MOST [106-2221-E-009-170-MY2]; INAE Chair Professorship; DST
   [GITA/DST/TWN/P-55/2014]; PPEC
FX This work was partially supported by Taiwan MOST under grant
   106-2221-E-009-170-MY2. The work of B. B. Bhattacharya was supported in
   part from a grant provided by the INAE Chair Professorship, DST-funded
   Indo-Taiwan Bilateral Research Grant GITA/DST/TWN/P-55/2014, and from a
   special PPEC-funded grant to Nanotechnology Research Triangle provided
   by the Indian Statistical Institute.
CR Alistar M., 2015, P S DES TEST INT PAC, P1, DOI [10.1109/DTIP.2015.7161024, DOI 10.1109/DTIP.2015.7161024]
   Alistar M, 2013, 2013 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP)
   [Anonymous], DATE
   Banerjee A, 2015, MICROMACHINES-BASEL, V6, P172, DOI 10.3390/mi6020172
   Catterall K, 2010, TALANTA, V82, P751, DOI 10.1016/j.talanta.2010.05.046
   Chen YH, 2013, IEEE T COMPUT AID D, V32, P1151, DOI 10.1109/TCAD.2013.2249558
   Chen ZK, 2011, BIOCHIP J, V5, P343, DOI 10.1007/s13206-011-5408-5
   Cho M, 2008, IEEE T COMPUT AID D, V27, P1714, DOI 10.1109/TCAD.2008.2003282
   Ding HJ, 2012, LAB CHIP, V12, P3331, DOI 10.1039/c2lc40244k
   Field LA, 2011, METHODS MOL BIOL, V755, P17, DOI 10.1007/978-1-61779-163-5_2
   Grissom D, 2012, DES AUT CON, P26
   Grissom DT, 2014, IEEE T COMPUT AID D, V33, P356, DOI 10.1109/TCAD.2013.2290582
   Hadwen B, 2012, LAB CHIP, V12, P3305, DOI 10.1039/c2lc40273d
   Ho TY, 2010, ICCAD-IEEE ACM INT, P578, DOI 10.1109/ICCAD.2010.5654199
   Huang TW, 2011, IEEE T COMPUT AID D, V30, P215, DOI 10.1109/TCAD.2010.2097190
   Huang TW, 2009, PR IEEE COMP DESIGN, P445, DOI 10.1109/ICCD.2009.5413119
   Karman P, 2006, IEEE T COMPUT AID D, V25, P1523, DOI 10.1109/TCAD.2005.857312
   Lu Guan-Ruei, 2016, VDALAB FLEXIBLE ROUT
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P1839, DOI 10.1109/TCAD.2013.2277980
   Luo Y, 2012, ICCAD-IEEE ACM INT, P369
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   Pappas I., 2009, NEW DEV LIQUID CRYST, P147
   Smith JM, 2014, PLANT METHODS, V10, DOI 10.1186/1746-4811-10-6
   Su F, 2006, IEEE T COMPUT AID D, V25, P211, DOI 10.1109/TCAD.2005.855956
   Su F, 2005, DES AUT CON, P825, DOI 10.1109/DAC.2005.193929
   Su F, 2008, ACM J EMERG TECH COM, V3, DOI 10.1145/1324177.1324178
   Wang G, 2011, IET NANOBIOTECHNOL, V5, P152, DOI 10.1049/iet-nbt.2011.0018
   [王琪 Wang Qi], 2014, [高分子通报, Polymer Bulletin], P1
   Yoshida J.-I., 2008, FLASH CHEM FAST ORGA
   Yuh PH, 2008, IEEE T COMPUT AID D, V27, P1928, DOI 10.1109/TCAD.2008.2006140
   Zhou X, 2010, CURR OPIN CLIN NUTR, V13, P541, DOI 10.1097/MCO.0b013e32833cf3bc
NR 31
TC 19
Z9 20
U1 3
U2 37
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 37
DI 10.1145/3184388
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200011
DA 2024-07-18
ER

PT J
AU Yan, K
   Peng, L
   Chen, M
   Fu, X
AF Yan, Kaige
   Peng, Lu
   Chen, Mingsong
   Fu, Xin
TI Exploring Energy-Efficient Cache Design in Emerging Mobile Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Mobile processors; cache; spin-transfer torque RAM
   (STT-RAM)
ID HIGH-PERFORMANCE
AB Mobile devices are quickly becoming the most widely used processors in consumer devices. Since their major power supply is battery, energy-efficient computing is highly desired. In this article, we focus on energy-efficient cache design in emerging mobile platforms. We observe that more than 40% of L2 cache accesses are OS kernel accesses in interactive smartphone applications. Such frequent kernel accesses cause serious interferences between the user and kernel blocks in the L2 cache, leading to unnecessary block replacements and high L2 cache miss rate. We first propose to statically partition the L2 cache into two separate segments, which can be accessed only by the user code and kernel code, respectively. Meanwhile, the overall size of the two segments is shrunk, which reduces the energy consumption while still maintaining the similar cache miss rate. We then find completely different access behaviors between the two separated kernel and user segments and explore themulti-retention STT-RAM-based user and kernel segments to obtain higher energy savings in this static partition-based cache design. Finally, we propose to dynamically partition the L2 cache into the user and kernel segments to minimize overall cache size. We also integrate the short-retention STT-RAM into this dynamic partition-based cache design for maximal energy savings. The experimental results show that our static technique reduces cache energy consumption by 75% with 2% performance loss, and our dynamic technique further shows strong capability to reduce cache energy consumption by 85% with only 3% performance loss.
C1 [Yan, Kaige; Fu, Xin] Univ Houston, Elect & Comp Engn Dept, Houston, TX 77004 USA.
   [Peng, Lu] Louisiana State Univ, Elect & Comp Engn Dept, Baton Rouge, LA 70803 USA.
   [Chen, Mingsong] East China Normal Univ, Shanghai Key Lab Trustworthy Comp, Shanghai 200062, Peoples R China.
C3 University of Houston System; University of Houston; Louisiana State
   University System; Louisiana State University; East China Normal
   University
RP Yan, K (corresponding author), Univ Houston, Elect & Comp Engn Dept, Houston, TX 77004 USA.
EM kyan@uh.edu; lpeng@lsu.edu; mschen@sei.ecnu.edu.cn; xfu8@central.uh.edu
RI Fu, Xin/ACZ-0627-2022
OI , Lu Peng/0000-0003-3545-286X
FU NSF (CAREER) [CCF-1320730, CCF-1351054, EPS-0903806]; State of Kansas
   through the Kansas Board of Regents; NSF of China [91418203]
FX This work is supported in part by NSF grants CCF-1320730, CCF-1351054
   (CAREER), EPS-0903806 and matching support from the State of Kansas
   through the Kansas Board of Regents. This work is also co-funded by NSF
   of China grant 91418203.
CR Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chakraborty K, 2006, ACM SIGPLAN NOTICES, V41, P283, DOI 10.1145/1168918.1168893
   Cook Henry, 2013, ACM SIGARCH Computer Architecture News, V41, P308
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Gupta Saurabh, 2015, 44 INT C PAR PROC IC
   Gutierrez A, 2011, I S WORKL CHAR PROC, P81, DOI 10.1109/IISWC.2011.6114205
   Huang YB, 2014, INT SYM PERFORM ANAL, P45, DOI 10.1109/ISPASS.2014.6844460
   Inc Gartner, 2014, FOR PCS ULTR MOB PHO
   Lee H.-H.S., 2000, P 2000 INT C COMPILE, P120
   Li T, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241
   Pandiyan D., 2014, IEEE INT S WORKL CHA
   Pandiyan D., 2013, IEEE INT S WORKL CHA
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Sanchez D, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P57, DOI 10.1145/2024723.2000073
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Sundararajan K., 2012, Proc. 18th IEEE Int'l Symp. High Performance Computer Architec- ture(HPCA), P1
   Wang J, 2013, DES AUT TEST EUROPE, P847
   Wang RS, 2014, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2014.46
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Yan KG, 2015, DES AUT TEST EUROPE, P375
   Ye Y, 2014, INT CONFER PARA, P381, DOI 10.1145/2628071.2628104
   Zhu YH, 2013, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2013.6522303
   Zhu Yuhao, 2014, P 41 INT S COMP ARCH
NR 25
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 58
DI 10.1145/2843940
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900001
DA 2024-07-18
ER

PT J
AU Nair, PP
   Sarkar, A
   Harsha, NM
   Gandhi, M
   Chakrabarti, PP
   Ghose, S
AF Nair, Piyoosh Purushothaman
   Sarkar, Arnab
   Harsha, N. M.
   Gandhi, Megha
   Chakrabarti, P. P.
   Ghose, Sujoy
TI ERfair Scheduler with Processor Suspension for Real-Time Multiprocessor
   Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Energy aware scheduling; ERfair scheduling; leakage awareness;
   procrastination scheduling; proportional fairness; real-time; static
   energy reduction
ID ALGORITHMS; ENERGY
AB Proportional fair schedulers with their ability to provide optimal schedulability along with hard timeliness and quality-of-service guarantees on multiprocessors form an attractive alternative in real-time embedded systems that concurrently run a mix of independent applications with varying timeliness constraints. This article presents ERfair Scheduler with Suspension on Multiprocessors (ESSM), an efficient, optimal proportional fair scheduler that attempts to reduce system wide energy consumption by locally maximizing the processor suspension intervals while not sacrificing the ERfairness timing constraints of the system. The proposed technique takes advantage of higher execution rates of tasks in underloaded ERfair systems and uses a procrastination scheme to search for time points within the schedule where suspension intervals are locally maximal. Evaluation results reveal that ESSM achieves good sleep efficiency and provides up to 50% higher effective total sleep durations as compared to the Basic-ERfair scheduler on systems consisting of 2 to 20 processors.
C1 [Nair, Piyoosh Purushothaman; Sarkar, Arnab; Harsha, N. M.; Gandhi, Megha] Indian Inst Technol, Comp Sci & Engn Dept, Gauhati 781039, Assam, India.
   [Chakrabarti, P. P.; Ghose, Sujoy] Indian Inst Technol, Comp Sci & Engn Dept, Kharagpur 721302, WB, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Nair, PP (corresponding author), Indian Inst Technol, Comp Sci & Engn Dept, Gauhati 781039, Assam, India.
EM piyoosh@iitg.ernet.in; arnabsarkar@iitg.ernet.in;
   n.harsha@iitg.ernet.in; g.megha@iitg.ernet.in;
   ppchak@cse.iitkgp.ernet.in; sujoy@cse.iitkgp.ernet.in
RI P, PIYOOSH/AAH-1948-2019
OI P, PIYOOSH/0000-0003-1737-4175
FU TATA Consultancy Services (TCS), India; Department of Science and
   Technology, Government of India
FX Piyoosh P. Nair is partially supported by TATA Consultancy Services
   (TCS), India, through a TCS Research Fellowship Program. Professor
   Partha Pratim Chakrabarti acknowledges the support of the Department of
   Science and Technology, Government of India, for this work.
CR Anderson JH, 2000, EUROMICRO, P35, DOI 10.1109/EMRTS.2000.853990
   [Anonymous], 2014, PROC 31 URSI GEN ASS
   [Anonymous], 2013, P 21 INT C REAL TIM
   Awan MA, 2013, IEEE REAL TIME, P205, DOI 10.1109/RTAS.2013.6531093
   Awan MA, 2011, EUROMICRO, P92, DOI 10.1109/ECRTS.2011.17
   Baptiste P, 2007, LECT NOTES COMPUT SC, V4698, P136
   Baruah SK, 1996, ALGORITHMICA, V15, P600, DOI 10.1007/BF01940883
   Bastoni Andrea., 2010, P 6 INT WORKSHOP OPE, P33
   Bhatti M., 2009, SYMPOSIUM ARCH NOUV
   Carpenter John., 2004, HDB SCHEDULING ALGOR, P30
   Chen JJ, 2006, PROCEEDINGS OF THE 12TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P408
   Chen JJ, 2006, ACM SIGPLAN NOTICES, V41, P153, DOI 10.1145/1134650.1134673
   Harada F, 2008, IEICE T FUND ELECTR, VE91A, P3245, DOI 10.1093/ietfec/e91-a.11.3245
   Hongtao Huang, 2010, Proceedings of the 2010 Fifth International Conference on Frontier of Computer Science and Technology (FCST 2010), P85, DOI 10.1109/FCST.2010.105
   Hussein Abdel-Wahab, 1996, P 17 IEEE REAL TIM S
   JEFFAY K, 2001, LECT NOTES COMPUTER, V2211, P204
   Jejurikar R, 2005, DES AUT CON, P111
   Jejurikar R, 2004, ACM SIGPLAN NOTICES, V39, P57, DOI 10.1145/998300.997173
   Jones M.T., 2009, INSIDE LINUX 2 6 COM
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kweon H, 2007, IEEE PACIF, P346
   Lee Insup., 2007, Handbook of Real-Time and Embedded Systems, V1st
   Lee YH, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P105
   Legout V., 2013, P 1 WORKSH HIGHL REL, P7
   Legout V, 2015, REAL-TIME SYST, V51, P153, DOI 10.1007/s11241-014-9207-7
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Naik BV, 2014, 2014 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY (ICIT), P24, DOI 10.1109/ICIT.2014.59
   Sarkar A., 2009, P 16 ANN INT C HIGH, P365
   SRINIVASAN A, 2003, P 11 INT WORKSH PAR
   Suleiman D, 2005, P ICEEE
   Zhu DK, 2011, J PARALLEL DISTR COM, V71, P1411, DOI 10.1016/j.jpdc.2011.06.003
NR 31
TC 6
Z9 6
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 19
DI 10.1145/2948979
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300019
DA 2024-07-18
ER

PT J
AU Lee, S
   Lee, T
   Park, H
   Ahn, J
   Yoo, S
   Won, Y
   Lee, S
AF Lee, Sungkwang
   Lee, Taemin
   Park, Hyunsun
   Ahn, Junwhan
   Yoo, Sungjoo
   Won, Youjip
   Lee, Sunggu
TI Differential Write-Conscious Software Design on Phase-Change Memory: An
   SQLite Case Study
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Phase change memory; differential
   write; wear leveling; SQLite
AB Phase-change memory (PCM) has several benefits including low cost, non-volatility, byte-addressability, etc., and limitations such as write endurance. There have been several hardware approaches to exploit the benefits while minimizing the negative impact of limitations. Software approaches could give further improvements, when used together with hardware approaches, by taking advantage of write behavior present in the program, e.g., write behavior on dynamically allocated data, which is hardly captured by hardware approaches. This work proposes a software design methodology to reduce costly PCM writes. First, on top of existing hardware approach such as Flip-N-Write, we advocate exploiting the capability of PCM bit-level differential write in the software by judiciously reusing previously allocated memory resource. In order to avoid wear-out incurred by the reuse, we present software-based wear-leveling methods that distribute writes across PCM cells. In order to further reduce PCM writes, we propose identifying data, the loss of which does not affect the functionality of the underlying software, and then diverting write traffic for those data items to volatile memory. To evaluate the effectiveness of these methods, as a case study, we applied the proposed methods to the design of journaling in SQLite, which is an important database application commonly used in smartphones. For the experiments, we used an in-house PCM-based prototype board. Our experiments with four representative mobile applications show that the proposed design methods, which is applied on top of the hardware approach, Flip-N-Write, result in 75.2% further reduction in total bit updates in PCM, on average, without aggravating wear-out compared with the baseline of PCM-based journaling, which is based only on the hardware approach. Also, the proposed design methods result in 49.4% reduction in energy consumption and 52.3% reduction in runtime compared to a typical FIFO management of free resources.
C1 [Lee, Sungkwang; Park, Hyunsun] POSTECH, Dept Elect Engn, 77 Cheongam Ro, Pohang Si 37673, Gyeongsangbuk D, South Korea.
   [Lee, Taemin; Ahn, Junwhan] Seoul Natl Univ, Dept Elect & Comp Engn, 1 Kwanak Ro, Seoul 08826, South Korea.
   [Yoo, Sungjoo] Seoul Natl Univ, Dept Comp Sci & Engn, 1 Kwanak Ro, Seoul 08826, South Korea.
   [Won, Youjip] Hanyang Univ, Div Comp Sci & Engn, 222Wangsimni Ro, Seoul 04763, South Korea.
   [Lee, Sunggu] POSTECH, Pohang Si, Gyeongsangbuk D, South Korea.
C3 Pohang University of Science & Technology (POSTECH); Seoul National
   University (SNU); Seoul National University (SNU); Hanyang University;
   Pohang University of Science & Technology (POSTECH)
RP Yoo, S (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, 1 Kwanak Ro, Seoul 08826, South Korea.
EM gwangyi@postech.ac.kr; taemin.lee@snu.ac.kr; lena0911@postech.ac.kr;
   junwhan@snu.ac.kr; yeonbin@snu.ac.kr; yjwon@hanyang.ac.kr
FU Research Resettlement Fund for the new faculty of Seoul National
   University; IT R&D program of MKE/KEIT [10041608]; SK Hynix
FX This work is supported by Research Resettlement Fund for the new faculty
   of Seoul National University, the IT R&D program of MKE/KEIT (No.
   10041608, Embedded System Software for New Memory based Smart Devices)
   and SK Hynix.
CR Akel Ameen., 2011, P 3 USENIX C HOT TOP, P2
   [Anonymous], 2010, 2010 IEEE 16 INT S H, DOI DOI 10.1109/HPCA.2010.5416650
   Apple, 2015, MAC OS X FIL SYST JO
   Caulfield Adrian M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P385, DOI 10.1109/MICRO.2010.33
   Caulfield A. M., 2010, REC DAT NTFS, P385
   Chi P, 2014, I SYMPOS LOW POWER E, P69, DOI 10.1145/2627369.2627630
   Chodorow K., 2012, MONGODBS JOURNALING
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   DataStax, 2015, UND ARCH
   Desnoyers P., 2012, P 5 ANN INT SYST STO, P12
   Fang R, 2011, PROC INT CONF DATA, P1221, DOI 10.1109/ICDE.2011.5767918
   HIPP DR, 2010, SQLITE
   Hoeju Chung, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P500, DOI 10.1109/ISSCC.2011.5746415
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   Kim HJ, 2014, ACM T STORAGE, V10, DOI 10.1145/2668128
   Kim JinKyu., 2008, 8th ACM IEEE Conference on Embedded Software (EMSOFT '08), P31
   Kwon S, 2012, DES AUT TEST EUROPE, P264
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee E., 2013, P 11 USENIX C FIL ST, P73
   Lee T, 2014, P IEEE RAP SYST PROT, P115, DOI 10.1109/RSP.2014.6966901
   Lehene C., 2010, WHY WERE USING HBA 2
   Liu D, 2013, ASIA S PACIF DES AUT, P279, DOI 10.1109/ASPDAC.2013.6509609
   MariaDB Corporation, 2015, MARIADB DOC
   Mohan V, 2013, IEEE T COMPUT AID D, V32, P1031, DOI 10.1109/TCAD.2013.2249557
   Olson M. A., 1999, P USENIX ANN TECHN C
   PostgreSQL Global Development Group, 2015, POSTGRESQL DOC
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   The LinuxKernel Organization, 2015, EXT4 FILES
   Tuuri H., 2009, MYSQL C APR 2009
   Vucinic Dejan., 2014, P 12 USENIX C FILE S, P309
   Wang TZ, 2012, ASIA S PACIF DES AUT, P317, DOI 10.1109/ASPDAC.2012.6164966
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Young Jin Kim, 2010, Journal of KISS: Computing Practices, V16, P247
   Yun J, 2012, DES AUT TEST EUROPE, P1513
   Zhao MY, 2014, PR IEEE COMP DESIGN, P16, DOI 10.1109/ICCD.2014.6974656
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 39
TC 1
Z9 1
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 47
DI 10.1145/2842613
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000012
DA 2024-07-18
ER

PT J
AU Venkatasubramanian, R
   Elio, R
   Ozev, S
AF Venkatasubramanian, Ramachandran
   Elio, Robert
   Ozev, Sule
TI Process Independent Design Methodology for the Active RC and
   Single-Inverter-Based Rail Clamp
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electrostatic discharge; rail clamps; on-chip ESD protection
AB RC and single-inverter-based rail clamps are widely used in semiconductor products for electrostatic discharge (ESD) protection. We propose a technology-node-independent design methodology for these rail clamp circuits that takes process, voltage, and temperature variations into consideration. The methodology can be used as a cookbook by the designer or be used to automate the entire design process. Tradeoffs between various design metrics such as ESD performance (Human Body Model), leakage, and area are considered. Simplified circuit models for the rail clamp are presented to gain insights into its working and to size the circuit components. A rail clamp for core power domain is designed using the proposed approach in 40 nm low-power process and performance results of the design are also presented. The effectiveness of the design methodology is proven in three different technology nodes by comparing the obtained design with the best design from among 250,000 designs obtained by randomly sampling from the design space.
C1 [Venkatasubramanian, Ramachandran; Elio, Robert] Broadcom Corp, 500 N Juniper Dr,Suite 200, Chandler, AZ 85226 USA.
   [Ozev, Sule] Arizona State Univ, ISTB4 565, Tempe, AZ 85281 USA.
C3 Broadcom; Arizona State University; Arizona State University-Tempe
RP Venkatasubramanian, R (corresponding author), Broadcom Corp, 500 N Juniper Dr,Suite 200, Chandler, AZ 85226 USA.
EM ramcha@broadcom.com; relio@broadcom.com; sozev@asu.edu
CR Ashton RA, 2004, ICMTS 2004: PROCEEDINGS OF THE 2004 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, P1
   Bernier JC, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, P218, DOI 10.1109/ISCAS.1999.777842
   Chen S.-H., 2008, Proc. 15th IEEE Int. Conf. Electron. Circuits Syst. (ICECS'08), P666
   ESD Association Standard, 2012, EL DISCH SENS TEST H
   Gerdemann A., 2011, Proc. 33rd Elect. Overstress/Electrost. Discharge Symp. (EOS/ESD'11), P1
   Hsueh KK, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P53, DOI 10.1109/APCCAS.2008.4745958
   Junjun Li, 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), P179, DOI 10.1109/EOSESD.2006.5256781
   Ker MD, 1999, IEEE T ELECTRON DEV, V46, P173, DOI 10.1109/16.737457
   Li Jinyuan., 2004, Proceedings of the 6th Conference on Symposium on Operating Systems Design and Implementation OSDI, P1
   Lin L., 2009, EOS/ESD Symposium, P1
   Malobabic S., 2010, Proc. Elect. Overstress/Electrostat. Discharge Symp. (EOS/ESD'10), P1
   Maloney TJ, 1999, ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1999, P70, DOI 10.1109/EOSESD.1999.818992
   MERRILL R, 1993, ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM 1993, P233
   Poon SS, 2003, MICROELECTRON RELIAB, V43, P987, DOI 10.1016/S0026-2714(03)00123-9
   Salcedo JA, 2007, IEEE T ELECTRON DEV, V54, P822, DOI 10.1109/TED.2007.891251
   Stockinger M., 2003, Proc. Elect. Overstress/Electrostat. Discharge Symp. (EOS/ESD'03), P1, DOI [DOI 10.1081/E-ESS120006664, 10.1081/E-ESS 120006664.]
   Thijs S, 2008, ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, P295
   Torres C.A., 2001, EOSESD S, P81
   Venkatasubramanian R., 2015, IEEE T VERY LARGE SC, V24, P1493
   Yeh C.-T., 2011, Proc. Elect. Overstress/Electrostat. Discharge Symposium (EOS/ESD '11), P1
   Zhan RY, 2003, IEEE T COMPUT AID D, V22, P1362, DOI 10.1109/TCAD.2003.818140
   Zhu R., 2012, Solid-State and Integrated Circuit Technology (ICSICT), 2012 IEEE 11th International Conference on, P1
NR 22
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 50
DI 10.1145/2851490
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000015
DA 2024-07-18
ER

PT J
AU Yan, JT
AF Yan, Jin-Tai
TI Performance-Driven Assignment of Buffered I/O Signals in Area-I/O
   Flip-Chip Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Flip-chip design; I/O buffer; bump pad; buffered I/O
   signal; Voronoi diagram; minimum weight perfect matching
ID PLACEMENT; BLOCK
AB Due to the inappropriate assignment of bump pads or the improper assignment of I/O buffers, the constructed buffered I/O signals in an area-I/O flip-chip design may yield longer maximum delay. In this article, the problem of assigning performance-driven buffered I/O signals in an area-I/O flip-chip design is first formulated. Furthermore, the assignment of the buffered I/O signals can be divided into two sequential phases: Construction of performance-driven I/O signals and Assignment of timing-constrained I/O buffers. Finally, an efficient matching-based approach is proposed to construct the performance-driven I/O signals for the given I/O pins and assign the timing-constrained I/O buffers into the constructed I/O signals in the assignment of the buffered I/O signals in an area-I/O flip-chip design. Compared with the experimental results of seven tested circuits in the Elmore delay model, the experimental results show that the matching-based assignment in our proposed approach can reduce 3.56% of the total path delay, 9.72% of the maximum input delay, 5.90% of the input skew, 5.64% of the maximum output delay, and 6.25% of the output skew on average by reassigning the I/O buffers. Our proposed approach can further reduce 38.89% of the total path delay, 44.00% of the maximum input delay, 49.13% of the input skew, 44.93% of the maximum output delay, and 50.82% of output skew on average by reconstructing the I/O signals and reassigning the I/O buffers into the I/O signals. Compared with the experimental results of seven tested circuits in Peng's [Peng et al. 2006] publication, the experimental results show that our proposed matching-based approach can further reduce 71.06% of the total path delay, 67.83% of the maximum input delay, 59.84% of the input skew, 68.87% of the maximum output delay, and 61.46% of the output skew on average. On the other hand, compared with the experimental results of five tested circuits in Lai's [Lai and Chen 2008] publication, the experimental results show that our proposed approach can further reduce 75.36% of the total path delay, 48.94% of the input skew, and 52.80% of the output skew on the average.
C1 [Yan, Jin-Tai] Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
C3 Chung Hua University
RP Yan, JT (corresponding author), Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
EM yan@chy.edu.tw
RI Yan, Jin-Tai/AAE-9112-2022
OI Yan, Jin-Tai/0000-0002-7614-2545
CR Adya SN, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P311
   Agnihotri A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P307, DOI 10.1109/ICCAD.2003.1257685
   Berman Kenneth A., 2005, ALGORITHMS SEQUENTIA
   Buffet PH, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P125, DOI 10.1109/CICC.2000.852632
   Caldwell AE, 2000, DES AUT CON, P477
   Chen W, 2009, PROCEEDINGS OF INTERNATIONAL CONFERENCE ON EARTHQUAKE ENGINEERING - THE FIRST ANNIVERSARY OF WENCHUAN EARTHQUAKE, P341, DOI 10.1109/ASPDAC.2009.4796504
   Chen ZW, 2011, DES AUT TEST EUROPE, P619
   de Berg M., 2005, COMPUTATIONAL GEOMET
   Dehkordi P., 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93 (Cat. No.93CH3224-3), P153, DOI 10.1109/MCMC.1993.302135
   Fang JW, 2009, DES AUT CON, P336
   Hsieh HY, 2005, IEEE INT SYMP CIRC S, P1879
   Jia-Wei Fang, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P518, DOI 10.1109/ICCAD.2008.4681624
   Lai MF, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P604, DOI 10.1109/ISQED.2008.139
   Lee RJ, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442101
   Peng CT, 2006, ASIA S PACIF DES AUT, P213
   Xiong JJ, 2006, ASIA S PACIF DES AUT, P207
   Yan JT, 2009, ASIA S PACIF DES AUT, P588, DOI 10.1109/ASPDAC.2009.4796544
NR 17
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 21
DI 10.1145/2818642
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400003
DA 2024-07-18
ER

PT J
AU Chen, H
   Roy, S
   Chakraborty, K
AF Chen, Hu
   Roy, Sanghamitra
   Chakraborty, Koushik
TI DARP-MP: Dynamically Adaptable Resilient Pipeline Design in Multicore
   Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Microprocessor pipeline; sensitized
   delay variation; dynamic adjustment; multicore processor
ID POWER MANAGEMENT; PERFORMANCE; EFFICIENT; MODEL; CORE; VOLTAGE
AB In this article, we demonstrate that the sensitized path delays in various microprocessor pipe stages exhibit intriguing temporal and spatial variations during the execution of real-world applications. To effectively exploit these delay variations, we propose dynamically adaptable resilient pipeline (DARP)-a series of runtime techniques to boost power-performance efficiency and fault tolerance in a pipelined microprocessor. DARP employs early error prediction to avoid a major portion of the timing errors. We combine DARP with the state-of-art topologically homogeneous and power-performance heterogeneous (THPH) architecture to build up a new frontier for the energy efficiency of multicore processors (DARP-MP). Using a rigorous circuit-architectural infrastructure, we demonstrate that DARP substantially improves the multicore processor performance (9.4-20%) and energy efficiency (10-28.6%) compared to state-of-the-art techniques. The energy-efficiency improvements of DARP-MP are 42% and 49.9% compared against the original THPH and another state-of-art multicore power management scheme, respectively.
C1 [Chen, Hu; Roy, Sanghamitra; Chakraborty, Koushik] Utah State Univ, Dept Engn, Logan, UT 84322 USA.
C3 Utah System of Higher Education; Utah State University
RP Roy, S (corresponding author), Utah State Univ, Dept Engn, Logan, UT 84322 USA.
EM sroy@engineering.nusu.edu
RI Roy, Sanghamitra/ABI-5687-2020
OI Roy, Sanghamitra/0000-0002-3927-1612
FU National Science Foundation [CNS-1117425, CAREER-1253024, CCF-1318826,
   CNS-1421022, CNS-1421068]; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [1253024] Funding
   Source: National Science Foundation
FX This work was supported in part by National Science Foundation grants
   CNS-1117425, CAREER-1253024, CCF-1318826, CNS-1421022, and CNS-1421068.
   Any opinions, findings, and conclusions or recommendations expressed in
   this material are those of the authors and do not necessarily reflect
   the views of the NSF.
CR [Anonymous], P IEEE INT C COMP AI
   [Anonymous], P IEEE ACM DES AUT C
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Borkar S, 2009, DES AUT CON, P93
   Bowman K, 2009, DES AUT CON, P4
   Bowman KA, 2009, IEEE J SOLID-ST CIRC, V44, P49, DOI 10.1109/JSSC.2008.2007148
   Chae K., 2010, CUSTOM INTEGRATED CI, P1
   Chakraborty A, 2008, IEEE T VLSI SYST, V16, P639, DOI 10.1109/TVLSI.2008.2000248
   Chakraborty K., 2011, P IEEE ACM DESIGN AU, P1
   Chakraborty K, 2013, IEEE T VLSI SYST, V21, P670, DOI 10.1109/TVLSI.2012.2199142
   Chen HW, 2014, TOXICOL APPL PHARM, V280, P1, DOI 10.1016/j.taap.2014.07.024
   Choudhary NK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P11, DOI 10.1145/2024723.2000067
   Choudhury M, 2010, DES AUT TEST EUROPE, P1554
   Das S, 2009, IEEE J SOLID-ST CIRC, V44, P32, DOI 10.1109/JSSC.2008.2007145
   Ghosh S, 2007, IEEE T COMPUT AID D, V26, P1947, DOI 10.1109/TCAD.2007.896305
   Hanumaiah Vinay, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P310, DOI 10.1145/1687399.1687458
   Isci C, 2006, INT SYMP MICROARCH, P347
   Kothawade S, 2012, MICROELECTRON RELIAB, V52, P1515, DOI 10.1016/j.microrel.2012.03.003
   Lak Z, 2011, ICCAD-IEEE ACM INT, P434, DOI 10.1109/ICCAD.2011.6105365
   Lu SL, 2004, COMPUTER, V37, P67, DOI 10.1109/MC.2004.1274006
   Mahoney P., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P292, DOI 10.1109/ISSCC.2005.1493984
   McNairy C, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.34
   Mesa-Martinez FJ, 2007, CONF PROC INT SYMP C, P302, DOI 10.1145/1273440.1250700
   Muralimanohar N, 2008, IEEE MICRO, V28, P69, DOI 10.1109/MM.2008.2
   Nagaraj K., 2008, P INT TEST C ITC 08, P1
   Ogras UY, 2007, DES AUT CON, P110, DOI 10.1109/DAC.2007.375135
   Pan SJ, 2010, DES AUT TEST EUROPE, P238
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   Rahimi A, 2014, IEEE T COMPUT, V63, P2160, DOI 10.1109/TC.2013.72
   Rahimi A, 2012, DES AUT TEST EUROPE, P1102
   Rangan KK, 2009, CONF PROC INT SYMP C, P302, DOI 10.1145/1555815.1555793
   Rong Y, 2011, ICCAD-IEEE ACM INT, P442, DOI 10.1109/ICCAD.2011.6105366
   Roy S, 2012, DES AUT CON, P1074
   Sarangi SR, 2008, IEEE T SEMICONDUCT M, V21, P3, DOI 10.1109/TSM.2007.913186
   Sartori J., 2012, Proc. of DAC, P1301
   Shah M, 2012, IEEE MICRO, V32, P8, DOI 10.1109/MM.2012.1
   Tadesse D., 2009, Proc. of ITC, P1
   Tsai JL, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P611, DOI 10.1109/ICCAD.2004.1382649
   Xin J, 2011, PROCEDIA ENVIRON SCI, V11, P11, DOI 10.1016/j.proenv.2011.12.003
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
NR 40
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 3
DI 10.1145/2755558
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chang, N
   Cheng, E
   Hsieh, S
AF Chang, Naiwen
   Cheng, Eddie
   Hsieh, Sunyuan
TI Conditional Diagnosability of Cayley Graphs Generated by Transposition
   Trees under the PMC Model
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Interconnection networks; PMCmodel; conditional diagnosability; Cayley
   graphs; fault tolerance; multiprocessor systems; Design; Algorithms;
   Performance
ID COMPOSITION NETWORKS; INTERCONNECTION NETWORKS; CONNECTION ASSIGNMENT;
   FAULT IDENTIFICATION; STAR GRAPHS; DIAGNOSIS
AB Processor fault diagnosis has played an essential role in measuring the reliability of a multiprocessor system. The diagnosability of many well-known multiprocessor systems has been widely investigated. Conditional diagnosability is a novel measure of diagnosability by adding a further condition that any fault set cannot contain all the neighbors of every node in the system. Several known structural properties of Cayley graphs are exhibited. Based on these properties, we investigate the conditional diagnosability of Cayley graphs generated by transposition trees under the PMC model and show that it is 4n -11 for n >= 4 except for the n-dimensional star graph for which it has been shown to be 8n-21 for n >= 5 (refer to Chang andHsieh [2014]).
C1 [Chang, Naiwen; Hsieh, Sunyuan] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
   [Cheng, Eddie] Oakland Univ, Dept Math & Stat, Rochester, MI 48309 USA.
C3 National Cheng Kung University; Oakland University
RP Hsieh, S (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 70101, Taiwan.
EM hsiehsy@mail.ncku.edu.tw
RI Hsieh, Sun-Yuan/AAE-1087-2022; Cheng, Eddie/ABA-5360-2020
OI Cheng, Eddie/0000-0003-4526-7983
CR Adiga NR, 2005, IBM J RES DEV, V49, P265, DOI 10.1147/rd.492.0265
   Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   AKERS SB, 1989, IEEE T COMPUT, V38, P555, DOI 10.1109/12.21148
   [Anonymous], 1979, LONDON MATH SOC LECT
   [Anonymous], 1994, ALGEBRAIC GRAPH THEO
   Armstrong James R., 1981, IEEE T COMPUT, VC30, P587
   BARSI F, 1976, IEEE T COMPUT, V25, P585, DOI 10.1109/TC.1976.1674658
   BIGGS NL, 1971, LONDON MATH SOC LECT, V6
   Chang GY, 2011, IEEE T PARALL DISTR, V22, P1797, DOI 10.1109/TPDS.2011.84
   Chang GY, 2006, IEEE T COMPUT, V55, P88, DOI 10.1109/TC.2006.1
   Chang GY, 2005, IEEE T PARALL DISTR, V16, P314, DOI 10.1109/TPDS.2005.44
   Chang NW, 2014, IEEE T PARALL DISTR, V25, P3002, DOI 10.1109/TPDS.2013.290
   Chang NW, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348850
   Chang NW, 2012, IEEE T DEPEND SECURE, V9, P46, DOI 10.1109/TDSC.2010.59
   Cheng E, 2012, INFORM PROCESS LETT, V112, P674, DOI 10.1016/j.ipl.2012.06.008
   Cheng E., 2006, CONGR NUMER CONF J N, V180, P81
   Cheng E, 2007, INFORM SCIENCES, V177, P4877, DOI 10.1016/j.ins.2007.05.034
   Cheng Eddie, 2007, 20076 OAKL U
   Chiang W.-K., 1998, INT J FOUND COMPUT S, V9, P235
   CHWA KY, 1981, IEEE T COMPUT, V30, P414, DOI 10.1109/TC.1981.1675807
   COOPERMAN G, 1991, LECT NOTES COMPUT SC, V508, P367
   DAHBURA AT, 1984, IEEE T COMPUT, V33, P486, DOI 10.1109/TC.1984.1676472
   DAY K, 1992, INFORM PROCESS LETT, V42, P235, DOI 10.1016/0020-0190(92)90030-Y
   Deserable Dominique, 1995, PUBLICATION INTERNE, V922
   Deserable Dominique, 1994, PUBLICATION INTERNE, V840
   Dietrich Jane S., 1984, COSMIC CUBISM ENG SC, V47, P17
   Duarte Jr Elias P., 2011, COMPUT SURV, V43, P3
   Fan JX, 2009, INFORM SCIENCES, V179, P1785, DOI 10.1016/j.ins.2008.12.023
   Fan Jianxi, 1998, Chinese Journal of Computers, V21, P456
   Fan JX, 2005, IEEE T COMPUT, V54, P176, DOI 10.1109/TC.2005.33
   Fan JX, 1998, IEEE T PARALL DISTR, V9, P923, DOI 10.1109/71.722224
   FUJIWARA H, 1978, IEEE T COMPUT, V27, P881, DOI 10.1109/TC.1978.1674966
   GHAFOOR A, 1989, IEEE T RELIAB, V38, P5, DOI 10.1109/24.24569
   GHAFOOR A, 1990, IEEE T RELIAB, V39, P281, DOI 10.1109/24.103002
   HAKIMI SL, 1974, IEEE T COMPUT, VC 23, P86, DOI 10.1109/T-C.1974.223782
   Heydari M. H., 1993, Parallel Architectures and Their Efficient Use. First Heinz Nixdorf Symposium Proceedings, P218
   HILLIS WD, 1984, PHYSICA D, V10, P213, DOI 10.1016/0167-2789(84)90263-X
   Hong WS, 2012, IEEE T RELIAB, V61, P140, DOI 10.1109/TR.2011.2170105
   Hsieh SY, 2013, IEEE T COMPUT, V62, P839, DOI 10.1109/TC.2012.18
   Hsu G., 2008, INT COMPUTER S, V1, P269
   Hsu GH, 2007, IEEE T PARALL DISTR, V18, P598, DOI 10.1109/TPDS.2007.1022
   Hsu GH, 2009, J SYST ARCHITECT, V55, P140, DOI 10.1016/j.sysarc.2008.10.005
   Kavianpour A, 1996, COMPUT ELECTR ENG, V22, P37, DOI 10.1016/0045-7906(95)00028-3
   KAVIANPOUR A, 1992, IEEE T RELIAB, V41, P26, DOI 10.1109/24.126666
   KAVIANPOUR A, 1991, IEEE T COMPUT, V40, P232, DOI 10.1109/12.73595
   Kuhl J. G., 1981, FTCS-11. The Eleventh Annual International Symposium on Fault-Tolerant Computing, P100
   Kuhl J. G., 1980, Conference Proceedings of the 7th Annual Symposium on Computer Architecture, P23
   Kuhl Jon Gregory, 1980, THESIS U LOWA
   Kulasinghe P., 1994, Parallel and Distributed Computing. Theory and Practice. First Canada-France Conference. Proceedings, P267
   Lai PL, 2005, IEEE T COMPUT, V54, P165, DOI 10.1109/TC.2005.19
   Lai PL, 2004, IEEE T COMPUT, V53, P1064, DOI 10.1109/TC.2004.50
   LAKSHMIVARAHAN S, 1993, PARALLEL COMPUT, V19, P361, DOI 10.1016/0167-8191(93)90054-O
   Lee CW, 2011, IEEE T DEPEND SECURE, V8, P353, DOI 10.1109/TDSC.2010.22
   Lee CW, 2011, IEEE T DEPEND SECURE, V8, P246, DOI 10.1109/TDSC.2009.52
   Lin CK, 2008, J INTERCONNECT NETW, V9, P83, DOI 10.1142/S0219265908002175
   Liu XC, 2009, J SYST SOFTWARE, V82, P1491, DOI 10.1016/j.jss.2009.03.033
   Maeng J., 1981, P 11 INT S FAULT TOL, P173
   Preparata F. P., 1979, 20th Annual Symposium of Foundations of Computer Science, P140, DOI 10.1109/SFCS.1979.43
   PREPARATA FP, 1967, IEEE TRANS ELECTRON, VEC16, P848, DOI 10.1109/PGEC.1967.264748
   RUSSELL JD, 1975, IEEE T COMPUT, V24, P1078, DOI 10.1109/T-C.1975.224136
   SCHIBELL ST, 1992, DISCRETE APPL MATH, V40, P333, DOI 10.1016/0166-218X(92)90005-U
   Shuming Zhou, 2009, 2009 International Conference on Information and Automation (ICIA), P96, DOI 10.1109/ICINFA.2009.5204900
   Somani AK, 1996, IEEE T COMPUT, V45, P892, DOI 10.1109/12.536232
   SOMANI AK, 1987, IEEE T COMPUT, V36, P538, DOI 10.1109/TC.1987.1676938
   WANG DJ, 1994, IEEE T COMPUT, V43, P1054, DOI 10.1109/12.312114
   Xiang YH, 2011, INFORM SCIENCES, V181, P239, DOI 10.1016/j.ins.2010.09.005
   Xiao WJ, 2004, CIC '04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMMUNICATIONS IN COMPUTING, P107
   Xu M, 2009, IEEE T CIRCUITS-II, V56, P875, DOI 10.1109/TCSII.2009.2030361
   Yang WH, 2010, INFORM PROCESS LETT, V110, P1027, DOI 10.1016/j.ipl.2010.09.001
   Zhao J, 2004, IEEE T RELIAB, V53, P487, DOI 10.1109/TR.2004.837528
   Zheng J, 2005, INFORM PROCESS LETT, V93, P29, DOI 10.1016/j.ipl.2004.09.011
   Zhou SM, 2012, APPL MATH COMPUT, V218, P9742, DOI 10.1016/j.amc.2012.03.021
   Zhou SM, 2009, 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, PROCEEDINGS, P696, DOI 10.1109/ISPA.2009.9
   Zhou SM, 2009, ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, P221, DOI 10.1109/ICCSE.2009.5228456
   Zhu Q, 2008, J SUPERCOMPUT, V45, P173, DOI 10.1007/s11227-007-0167-8
   Zhu Q, 2008, INFORM SCIENCES, V178, P1069, DOI 10.1016/j.ins.2007.09.005
NR 76
TC 17
Z9 17
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 20
DI 10.1145/2699854
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900004
DA 2024-07-18
ER

PT J
AU Yan, T
   Ma, Q
   Chilstedt, S
   Wong, MDF
   Chen, DM
AF Yan, Tan
   Ma, Qiang
   Chilstedt, Scott
   Wong, Martin D. F.
   Chen, Deming
TI A Routing Algorithm for Graphene Nanoribbon Circuit
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Routing; graphene nanoribbons
ID TRANSISTORS
AB Conventional CMOS devices are facing an increasing number of challenges as their feature sizes scale down. Graphene nanoribbon (GNR) based devices are shown to be a promising replacement of traditional CMOS at future technology nodes. However, all previous works on GNRs focus at the device level. In order to integrate these devices into electronic systems, routing becomes a key issue. In this article, the GNR routing problem is studied for the first time. We formulate the GNR routing problem as a minimum hybrid-cost shortest path problem on triangular mesh ("hybrid" means that we need to consider both the length and the bending of the routing path). We show that by graph expansion, this minimum hybrid-cost shortest path problem can be solved by applying the conventional shortest path algorithm on the expanded graph. Experimental results show that our GNR routing algorithm effectively handles the hybrid cost.
C1 [Yan, Tan; Ma, Qiang] Synopsys Inc, Mountain View, CA 94043 USA.
   [Chilstedt, Scott] IBM Corp, Armonk, NY USA.
   [Wong, Martin D. F.; Chen, Deming] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL USA.
C3 Synopsys Inc; International Business Machines (IBM); University of
   Illinois System; University of Illinois Urbana-Champaign
RP Yan, T (corresponding author), Synopsys Inc, Mountain View, CA 94043 USA.
EM mervinmqzju@gmail.com
OI Wong, Martin DF/0000-0001-8274-9688
FU National Science Foundation [CCF-1017516, CCF-0746608]; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [1017516] Funding Source: National Science Foundation
FX This work was partially supported by the National Science Foundation
   under grant CCF-1017516 and CCF-0746608.
CR Areshkin DA, 2007, NANO LETT, V7, P3253, DOI 10.1021/nl070708c
   Betti A, 2011, APPL PHYS LETT, V98, DOI 10.1063/1.3587627
   Chauhan SS, 2012, J COMPUT THEOR NANOS, V9, P1084, DOI 10.1166/jctn.2012.2147
   Chen JH, 2008, NAT NANOTECHNOL, V3, P206, DOI 10.1038/nnano.2008.58
   CHEN Y.-Y., 2013, P IEEE C DES AUT TES
   Chin-Hsiung Hsu, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P350, DOI 10.1109/ICCAD.2008.4681597
   Cho M, 2007, IEEE IC CAD, P503, DOI 10.1109/ICCAD.2007.4397314
   Durkop T, 2004, NANO LETT, V4, P35, DOI 10.1021/nl034841q
   Geim AK, 2009, SCIENCE, V324, P1530, DOI 10.1126/science.1158877
   Henry MB, 2012, IEEE INT SYMP CIRC S, P2521, DOI 10.1109/ISCAS.2012.6271815
   Huang B, 2009, FRONT PHYS CHINA, V4, P269, DOI 10.1007/s11467-009-0029-3
   Levendorf MP, 2009, NANO LETT, V9, P4479, DOI 10.1021/nl902790r
   Li H, 2010, IEEE DES TEST COMPUT, V27, P20, DOI 10.1109/MDT.2010.55
   Li H, 2009, IEEE T ELECTRON DEV, V56, P1799, DOI 10.1109/TED.2009.2026524
   Lin YM, 2009, NANO LETT, V9, P422, DOI 10.1021/nl803316h
   Ma Q, 2010, INT SYM QUAL ELECT, P606, DOI 10.1109/ISQED.2010.5450514
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   Nakada K, 1996, PHYS REV B, V54, P17954, DOI 10.1103/PhysRevB.54.17954
   Ozdal MM, 2007, IEEE IC CAD, P488
   Ragheb Tamer, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P593, DOI 10.1109/ICCAD.2008.4681637
   RAZA H., 2011, J PHYS CONDENS MATT, P23
   Ritter KA, 2009, NAT MATER, V8, P235, DOI [10.1038/NMAT2378, 10.1038/nmat2378]
   Roy JA, 2007, IEEE IC CAD, P496, DOI 10.1109/ICCAD.2007.4397313
   Son YW, 2006, PHYS REV LETT, V97, DOI 10.1103/PhysRevLett.97.216803
   Suh K, 2008, 2008 5TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P338, DOI 10.1109/GROUP4.2008.4638192
   Tan Yan, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P323, DOI 10.1109/ASPDAC.2011.5722208
   WESSELY P., 2012, J VAC SCI TECHNOL B, P30
   Xu CA, 2009, IEEE T ELECTRON DEV, V56, P1567, DOI 10.1109/TED.2009.2024254
   Yan QM, 2007, NANO LETT, V7, P1469, DOI 10.1021/nl070133j
   Zhang ZZ, 2009, NANOTECHNOLOGY, V20, DOI 10.1088/0957-4484/20/41/415203
NR 30
TC 12
Z9 13
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 61
DI 10.1145/2505056
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100017
DA 2024-07-18
ER

PT J
AU Liu, SSY
   Lo, WT
   Lee, CJ
   Chen, HM
AF Liu, Sean Shih-Ying
   Lo, Wan-Ting
   Lee, Chieh-Jui
   Chen, Hung-Ming
TI Agglomerative-Based Flip-Flop Merging and Relocation for Signal
   Wirelength and Clock Tree Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design
AB In this article, we propose a flip-flop merging algorithm based on agglomerative clustering. Compared to previous state-of-the-art on flip-flop merging, our proposed algorithm outperforms that of Chang et al. [2010] and Wang et al. [2011] in all aspects, including number of flip-flop reductions, increase in signal wirelength, displacement of flip-flops, and execution time. Our proposed algorithm also has minimal disruption to original placement. In comparison with Jiang et al. [2011], Wang et al. [2011], and Chang et al. [2010], our proposed algorithm has the least displacement when relocating merged flip-flops. While previous works on flip-flop merging focus on the number of flip-flop reduction, we further evaluate the power consumption of clock tree after flip-flop merging. To further minimize clock tree wirelength, we propose a framework that determines a preferable location for relocated merged flip-flops for clock tree synthesis (CTS). Experimental results show that our CTS-driven flip-flop merging can reduce clock tree wirelength by an average of 7.82% with minimum clock network power consumption compared to all of the previous works.
C1 [Liu, Sean Shih-Ying; Lee, Chieh-Jui; Chen, Hung-Ming] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan.
   [Chen, Hung-Ming] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University; National Yang Ming Chiao Tung
   University
RP Liu, SSY (corresponding author), Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan.
EM sniealu.ee96g@g2.nctu.edu.tw; soul9657@gmail.com;
   jerrylee2929.ee92@gmail.com; hmchen@mail.nctu.edu.tw
FU National Science Council (NSC) of Taiwan [NSC1002220E009045]
FX This work is supported in part by the National Science Council (NSC) of
   Taiwan under Grant No. NSC1002220E009045.
CR Chang YT, 2010, ICCAD-IEEE ACM INT, P218, DOI 10.1109/ICCAD.2010.5654155
   Chang YC, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P129
   Chen CH, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P279, DOI 10.1109/LPE.2002.1029621
   Chen L., 2010, P SYN US GROUP
   Cheon Y, 2005, DES AUT CON, P795, DOI 10.1109/DAC.2005.193924
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Donno M., 2004, Proceedings of the 2004 international symposium on Physical design, P138
   EDAHIRO M, 1993, ACM IEEE D, P612
   Hou WT, 2009, INT SYM QUAL ELECT, P647, DOI 10.1109/ISQED.2009.4810370
   Jiang IHR, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P115
   Kim MC, 2010, ICCAD-IEEE ACM INT, P649, DOI 10.1109/ICCAD.2010.5654229
   Lee DJ, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P123
   Liu SSY, 2012, DES AUT TEST EUROPE, P1391
   Papa D, 2011, IEEE MICRO, V31, P51, DOI 10.1109/MM.2011.41
   Shelar RS, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P181
   Sze C.N., 2010, P ISPD, P143
   Wang SH, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P107
   Wang YF, 2007, IEEE INT SYMP CIRC S, P2040, DOI 10.1109/ISCAS.2007.378498
   WARD JH, 1963, J AM STAT ASSOC, V58, P236, DOI 10.2307/2282967
NR 19
TC 13
Z9 14
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 40
DI 10.1145/2491477.2491484
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700007
DA 2024-07-18
ER

PT J
AU Jang, W
   Pan, DZ
AF Jang, Wooyoung
   Pan, David Z.
TI A3MAP: Architecture-Aware Analytic Mapping for Networks-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Network-on-chip; application mapping;
   homogeneous/heterogeneous processing element; mixed integer quadratic
   programming; genetic algorithm; successive relaxation algorithm
ID ENERGY-AWARE; COMMUNICATION; HEURISTICS; DESIGN; SOC
AB In this article, we propose novel and global Architecture-Aware Analytic MAPping (A3MAP) algorithms applied to Networks-on-Chip (NoCs) not only with homogeneous Processing Elements (PEs) on a regular mesh network as done by most previous application mapping algorithms but also with heterogeneous PEs on an irregular mesh or custom network. As the main contributions, we develop a simple yet efficient interconnection matrix that can easily model any core graph and network. Then, an application mapping problem is exactly formulated to Mixed Integer Quadratic Programming (MIQP). Since MIQP is NP-hard, we propose two effective heuristics, a successive relaxation algorithm achieving short runtime, called A3MAP-SR and a genetic algorithm achieving high mapping quality, called A3MAP-GA. We also propose a partition-based application mapping approach for large-scale NoCs, which provides better trade-off between performance and runtime. Experimental results show that A3MAP algorithms reduce total hop count, compared to the previous application mapping algorithms optimized for a regular mesh network, called NMAP [Murali and Micheli 2004] and for an irregular mesh and custom network, called CMAP [Tornero et al. 2008]. Furthermore, A3MAP algorithms make packets travel shorter distance than CMAP, which is related to energy consumption.
C1 [Jang, Wooyoung] Samsung Elect, Syst LSI Div, Seoul, South Korea.
   [Pan, David Z.] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 Samsung Electronics; Samsung; University of Texas System; University of
   Texas Austin
RP Jang, W (corresponding author), Samsung Elect, Syst LSI Div, Seoul, South Korea.
EM wooyoung.jjang@gmail.com
RI Jang, Wooyoung/HTT-2559-2023
FU Samsung Electronics
FX This work is supported in part by Samsung Electronics.
CR AIMMS, 2012, OPT SOFTW OP RES APP
   Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], P DES AUT TEST EUR C
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   BORKAR S., 2007, P IEEE ACM DES AUT C
   Carvalho E, 2007, P IEEE RAP SYST PROT, P34
   CHAN J., 2008, P AS S PAC DES AUT C
   Chang JM, 2000, IEEE T COMPUT AID D, V19, P732, DOI 10.1109/43.851989
   Chang PC, 2008, DES AUT CON, P776
   CHATHA S. K., 2008, IEEE T COMPUT AIDED, V27, P8
   Chen GY, 2008, DES AUT CON, P620
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   DALLY J. W., 2001, P IEEE ACM DES AUT C, P746
   Dick P. R., 2012, EMBEDDED SYSTEM SYNT
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Dutta S, 2001, IEEE DES TEST COMPUT, V18, P21, DOI 10.1109/54.953269
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   Gopalakrishnan P, 2006, DES AUT CON, P460, DOI 10.1109/DAC.2006.229237
   GROSSMANN E. I., 1997, MIXED INTEGER NONL 2
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   He O, 2012, IEEE T VLSI SYST, V20, P1496, DOI 10.1109/TVLSI.2011.2159280
   HMETIS, 2012, HYP CIRC PART
   HOLSMARK R., 2008, J SYST ARCHITECT, V54, P384
   Hu J, 2005, IEE P-COMPUT DIG T, V152, P643, DOI 10.1049/ip-cdt:20045092
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   JANG W., 2011, THESIS U TEXAS AUSTI
   Jang W, 2011, IEEE J EM SEL TOP C, V1, P420, DOI 10.1109/JETCAS.2011.2165756
   Jang W, 2011, ICCAD-IEEE ACM INT, P207, DOI 10.1109/ICCAD.2011.6105327
   Jang WY, 2011, IEEE T COMPUT AID D, V30, P1521, DOI 10.1109/TCAD.2011.2160176
   Jang WY, 2010, IEEE T COMPUT AID D, V29, P1572, DOI 10.1109/TCAD.2010.2061251
   Jang WY, 2010, ASIA S PACIF DES AUT, P515
   JASPERS G. T. E., 2002, P SOC PHOTO-OPT INS, V4674, P1
   Le Beux S, 2010, J SYST ARCHITECT, V56, P223, DOI 10.1016/j.sysarc.2010.03.005
   Markovsky Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P12, DOI 10.1109/NOCS.2009.5071440
   Matousek Jiri, 2002, Lectures on discrete geometry, V212
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   MURALI S., 2007, P INT C COMP AID DES
   Oliver I. M., 1987, Genetic Algorithms and their Applications: Proceedings of the Second International Conference on Genetic Algorithms, P224
   SAHNI S, 1976, J ACM, V23, P555, DOI 10.1145/321958.321975
   Schäfer MKF, 2005, IEEE IC CAD, P238, DOI 10.1109/ICCAD.2005.1560071
   Shin DK, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P170
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Singh AK, 2009, P IEEE RAP SYST PROT, P55, DOI 10.1109/RSP.2009.18
   SMIT T. L., 2004, P 4 PROGRESS WORKSH, P185
   STMICROELECTRONICS, 2012, NOM MULT PROC
   TEXAS INSTRUMENTS, 2012, WIR HANDS SOL OMAP P
   Tornero R, 2008, LECT NOTES COMPUT SC, V5168, P910, DOI 10.1007/978-3-540-85451-7_98
   Wooyoung Jang, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P217, DOI 10.1109/ICGCS.2010.5543066
NR 48
TC 16
Z9 20
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 26
DI 10.1145/2209291.2209299
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000008
DA 2024-07-18
ER

PT J
AU Salamy, H
   Ramanujam, J
AF Salamy, Hassan
   Ramanujam, J.
TI An ILP Solution to Address Code Generation for Embedded Applications on
   Digital Signal Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Performance; Simple offset assignment; general
   offset assignment; variable coalescing; DSP; AGU
AB Digital Signal Processors (DSPs) are a family of embedded processors designed under tight memory, area, and cost constraints. Many DSPs use irregular addressing modes where base-plus-offset mode is not supported. However, they often have Address Generation Units (AGUs) that can perform auto-increment/decrement address arithmetic instructions in parallel with Load/Store instructions. This feature can be utilized to reduce the number of explicit address arithmetic instructions and thus reduce the embedded application code size. This code size reduction is essential for this family of DSP as the code usually resides in the ROM and hence the code size directly translates into silicon area. An effective technique for optimized code generation is offset assignment. This is a well-used technique in the literature to decrease the code size by finding an offset assignment that can effectively utilize auto-increment/decrement. This problem is known as simple offset assignment when there is only one address register and as General Offset Assignment (GOA) for multiple available address registers. In this article, we present an optimal Integer Linear Programming (ILP) solution to the offset assignment problem with variable coalescing where more than one variable can share the same memory location. Variable permutation is also formulated to find the best access sequence to achieve the best offset assignment that decreases the code size the most. Experimental results on several benchmarks show the effectiveness of our variable permutation technique as well as the large improvement from the ILP-based solutions compared to heuristics.
C1 [Salamy, Hassan] Texas State Univ, Ingram Sch Engn, San Marcos, TX 78666 USA.
   [Ramanujam, J.] Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA.
   [Ramanujam, J.] Louisiana State Univ, Ctr Computat & Technol, Baton Rouge, LA 70803 USA.
C3 Texas State University System; Texas State University San Marcos;
   Louisiana State University System; Louisiana State University; Louisiana
   State University System; Louisiana State University
RP Salamy, H (corresponding author), Texas State Univ, Ingram Sch Engn, San Marcos, TX 78666 USA.
EM hsalamy@txstate.edu
RI Ramanujam, Jagannathan/R-3584-2019
OI Ramanujam, Jagannathan/0000-0002-4349-1327
FU U.S. National Science Foundation [0811457, 0926687, 1059417]; U.S. Army
   [W911NF-10-1-0004]; Direct For Computer & Info Scie & Enginr; Division
   of Computing and Communication Foundations [0811457] Funding Source:
   National Science Foundation; Division Of Computer and Network Systems;
   Direct For Computer & Info Scie & Enginr [1059417] Funding Source:
   National Science Foundation; Office of Advanced Cyberinfrastructure
   (OAC); Direct For Computer & Info Scie & Enginr [0926687] Funding
   Source: National Science Foundation
FX This work was supported in part by the U.S. National Science Foundation
   under grants 0811457, 0926687, 1059417, and by the U.S. Army through
   contract W911NF-10-1-0004.
CR Atri S., 2001, LECT NOTES COMPUTER
   BARTLEY D. H., 1992, SOFTWARE PRACTICE EX, V22, P102
   Chen G., 2006, ACM Transactions on Embedded Computing (TECS), V5, P225
   CHOI Y., 2003, IEEE T COMPUT AID D, V22, P8
   Gebotys C, 1997, P IEEE ACM INT C COM
   HUYNH J., 2007, P INT C HIGH PERF EM
   ILOG Inc, 2012, ILOG CPLEX 8 1 REF M
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEUPERS R., 2003, LECT NOTES COMPUTER, V2622
   LEUPERS R, 2000, P 13 INT SYST SYNTH
   LEUPERS R, 1998, P 11 INT SYST SYNTH
   LEUPERS R, 1996, P INT C COMP AID DES
   Li B., 2003, Proceedings International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2003), P12
   LIAO S, 1995, P ACM SIGPLAN C PROG
   LIAO SYH, 1996, THESIS MIT
   Muchnick S., 1997, ADV COMPILER DESIGN
   Offset, 2012, OFFSETSTONE
   OTTONI D., 2006, ACM T EMBED COMPUT S, V5, P4
   OTTONI G, 2001, LNCS, V2027, P274
   OZTURK O, 2006, P ACM GREAT LAK S VL
   RAO A, 1999, P ACM SIGPLAN C PROG, P128
   Sudarsanam A, 1997, DES AUT CON, P287, DOI 10.1145/266021.266103
   SUGINO N, 1996, IEICE T FUND ELECTR, P1217
   UDAYANARAYANAN S, 2001, P 38 DES AUT C DAC
   WESS B., 2004, P INT C AC SPEECH SI
   WESS B, 1997, P INT S CIRC SYST IS
   ZHANG Y., 2010, P ACM SIGPLAN C LANG
   Zhuang XT, 2003, ACM SIGPLAN NOTICES, V38, P220, DOI 10.1145/780731.780763
NR 28
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 28
DI 10.1145/2209291.2209301
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000010
DA 2024-07-18
ER

PT J
AU Jamieson, P
   Becker, T
   Cheung, PYK
   Luk, W
   Rissa, T
   Pitkänen, T
AF Jamieson, Peter
   Becker, Tobias
   Cheung, Peter Y. K.
   Luk, Wayne
   Rissa, Tero
   Pitkanen, Teemu
TI Benchmarking and Evaluating Reconfigurable Architectures Targeting the
   Mobile Domain
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Measurement; Experimentation; Benchmarking; FPGAs; benchmark; mobile;
   power
AB We present the GroundHog 2009 benchmarking suite that evaluates the power consumption of reconfigurable technology for applications targeting the mobile computing domain. This benchmark suite includes seven designs; one design targets fine-grained FPGA fabrics allowing for quick state-of-the-art evaluation, and six designs are specified at a high level allowing them to target a range of existing and future reconfigurable technologies. Each of the six designs can be stimulated with the help of synthetically generated input stimuli created by an open-source tool included in the downloadable suite. Another tool is included to help verify the correctness of each implemented design. To demonstrate the potential of this benchmark suite, we evaluate the power consumption of two modern industrial FPGAs targeting the mobile domain. Also, we show how an academic FPGA framework, VPR 5.0, that has been updated for power estimates can be used to estimates the power consumption of different FPGA architectures and an open-source CAD flow mapping to these architectures.
C1 [Jamieson, Peter] Miami Univ, Dept Elect & Comp Engn, Oxford, OH 45056 USA.
   [Becker, Tobias; Cheung, Peter Y. K.; Luk, Wayne] Univ London Imperial Coll Sci Technol & Med, London SW7 2AZ, England.
   [Pitkanen, Teemu] Tampere Univ Technol, FI-33101 Tampere, Finland.
C3 University System of Ohio; Miami University; Imperial College London;
   Tampere University
RP Jamieson, P (corresponding author), Miami Univ, Dept Elect & Comp Engn, Oxford, OH 45056 USA.
EM jamieson@eecg.toronto.edu
OI Becker, Tobias/0000-0001-5939-6757
CR *ACT, 2008, IGL HDB
   Anderson JH, 2004, IEEE T VLSI SYST, V12, P1015, DOI 10.1109/TVLSI.2004.831478
   [Anonymous], 2009, P IEEE S FIELD PROGR
   [Anonymous], 2006, STRAT 3 DEV HDB
   [Anonymous], 2006, VIRT 5 FAM OV
   [Anonymous], 2007, CYCL 2 DEV HDB
   [Anonymous], P INT C FIELD PROGR
   BECKER T, 2009, P SO PROGR LOG C
   BECKER T, 2008, P INT C FIELD PROGR, P691
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   BETZ V, 1996, P IEEE ACM INT C COM, P652
   BURLESON W, 2001, P INT C AC SPEECH SI
   Gayasen A, 2004, LECT NOTES COMPUT SC, V3203, P145
   GUSTAFSON J, 1991, J PARALLEL DISTR COM, V12, P388, DOI 10.1016/0743-7315(91)90008-W
   HAVINGA P, 2001, P 15 INT PAR DISTR P, P840
   Jamieson P., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P305
   Kuon I, 2008, DES AUT CON, P792
   LAMOUREUX J, 2007, THESIS U BRIT COLUMB
   Lemieux G, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P41, DOI 10.1109/FPT.2004.1393249
   Lemieux Guy., 2001, Proceedings of the 2001 ACM/SIGDA Ninth International Symposium on Field Programmable Gate Arrays, P59
   Lewis D., 2005, ACM FPGA, P14
   Liang J, 2004, ANN IEEE SYM FIELD P, P91
   Luu J., 2009, P ACM SIGDA INT S FP
   Marquardt A., 1999, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, DOI [10.1145/296399.296426, DOI 10.1145/296399.296426]
   Mishchenko A, 2007, IEEE T COMPUT AID D, V26, P240, DOI 10.1109/TCAD.2006.887925
   *NAT INSTR, 2008, NI PXI 4130 20 V 2A
   NOGUERA J, 2007, P 2007 INT C FIELD P, P240
   Plessl C, 2003, PERS UBIQUIT COMPUT, V7, P299, DOI 10.1007/s00779-003-0243-x
   Shang L., 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P157, DOI 10.1145/503048.503072
   *SILICONBLUE, 2008, ICE DICE ICE65L04 UL
   Singh A., 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P59, DOI 10.1145/503048.503058
   TINMAUNG KO, 2007, P ACM SIGDA 15 INT S, P148
   TUAN I, 2006, P INT S FIELD PROGR, P3
   *XIL, 2003, VIRT 2 PLATF FPGAS F
   Yang S., 1991, LOGIC SYNTHESIS OPTI
NR 35
TC 7
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 14
DI 10.1145/1698759.1698764
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500006
DA 2024-07-18
ER

PT J
AU Zhou, XR
   Petrov, P
AF Zhou, Xiangrong
   Petrov, Peter
TI Heterogeneously tagged caches for low-power embedded systems with
   virtual memory support
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; experimentation
AB An energy-efficient data cache organization for embedded processors with virtual memory is proposed. Application knowledge regarding memory references is used to eliminate most tag translations. A novel tagging scheme is introduced, where both virtual and physical tags coexist. Physical tags and special handling of superset index bits are only used for references to shared regions in order to avoid cache inconsistency. By eliminating the need for most address translations on cache access, a significant power reduction is achieved. We outline an efficient hardware architecture, where the application information is captured in a reprogrammable way and the cache is minimally modified.
C1 [Zhou, Xiangrong; Petrov, Peter] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Petrov, P (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM ppetrov@ece.umd.edu
RI Petrov, Peter/HGT-9584-2022
CR *ARM LTD, 1995, ARM920T
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Benini L, 2004, IEEE T COMPUT, V53, P467, DOI 10.1109/TC.2004.1268405
   Benini L., 2003, ACM T EMBED COMPUT S, V2, P5
   Cekleov M, 1997, IEEE MICRO, V17, P64, DOI 10.1109/40.621215
   Chilimbi TM, 1999, ACM SIGPLAN NOTICES, V34, P1, DOI 10.1145/301631.301633
   Ekman M, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P243, DOI 10.1109/LPE.2002.1029612
   *INTEL CORP, 2007, INT XSCALE MICR
   Jacob B, 1998, COMPUTER, V31, P33, DOI 10.1109/2.683005
   Juan T, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P196, DOI 10.1109/LPE.1997.621281
   Kadayif I, 2004, INT SYM PERFORM ANAL, P161, DOI 10.1109/ISPASS.2004.1291368
   Kadayif I, 2002, INT SYMP MICROARCH, P185, DOI 10.1109/MICRO.2002.1176249
   Kandemir M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P98
   Kim J., 1995, P 1 ANN S HIGH PERFO, P243
   Kulkarni C, 2005, IEEE T COMPUT, V54, P76, DOI 10.1109/TC.2005.2
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee JH, 2001, PR IEEE COMP DESIGN, P118, DOI 10.1109/ICCD.2001.955013
   MIDDHA B, 2005, P INT C COMP ARCH SY, P191
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Petrov P, 2005, DES AUT CON, P17
   Qiu XG, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P51, DOI 10.1109/HPCA.2001.903251
   Simpson Matthew., 2005, P INT C COMPILERS AR, P66
   TARJAN D, 2006, CACTI 4 0 INTEGRATED
   Vratonjic M, 2005, PR IEEE COMP DESIGN, P249, DOI 10.1109/ICCD.2005.71
   Woo DongHyuk., 2006, CASES 06, P179
   [No title captured]
NR 26
TC 4
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 32
DI 10.1145/1344418.1344428
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500010
DA 2024-07-18
ER

PT J
AU Elshoukry, M
   Tehranipoor, M
   Ravikumar, CR
AF Elshoukry, Mohammed
   Tehranipoor, Mohammad
   Ravikumar, C. R.
TI A critical-path-aware partial gating approach for test power reduction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; economics; experimentation; performance;
   reliability; low-power testing; scan testing; scan cell gating; partial
   gating
ID SCAN; CIRCUITS
AB Power reduction during test application is important from the viewpoint of chip reliability and for obtaining correct test results. One of the ways to reduce scan test power is to block transitions propagating from the outputs of scan cells through combinational logic. In order to accomplish this, some researchers have proposed setting primary inputs to appropriate values or adding extra gates at the outputs of scan cells. In this article, we point out the limitations of such full gating techniques in terms of area overhead and performance degradation. We propose an alternate solution where a partial set of scan cells is gated. A subset of scan cells is selected to give maximum reduction in test power within a given area constraint. An alternate formulation of the problem is to treat maximum permitted test power as a constraint and achieve a test power that is within this limit using the fewest number of gated scan cells, thereby leading to the least impact in area overhead. Our problem formulation also comprehends performance constraints and prevents the inclusion of gating points on critical paths. The area overhead is predictable and closely corresponds to the average power reduction.
C1 Univ Maryland, Dept Comp Sci & Elect Engn, Baltimore, MD 21201 USA.
   Univ Connecticut, Elect & Comp Engn Dept, Storrs, CT 06269 USA.
   Texas Instruments India, ASIC Prod Dev Ctr, Bangalore 560093, Karnataka, India.
C3 University System of Maryland; University of Maryland Baltimore;
   University of Connecticut; Texas Instruments
RP Elshoukry, M (corresponding author), Univ Maryland, Dept Comp Sci & Elect Engn, Baltimore, MD 21201 USA.
EM elshoukry@umbc.edu; tehrani@engr.uconn.edu; ravikumar@ti.com
CR Ahmed N, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, P689
   [Anonymous], P INT TEST CO
   Bhunia S, 2004, PR IEEE COMP DESIGN, P60, DOI 10.1109/ICCD.2004.1347900
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Butler KM, 2004, INT TEST CONF P, P355
   Chakravarty S., 1994, Proceedings of the Third Asian Test Symposium (Cat. No.94TH8016), P324, DOI 10.1109/ATS.1994.367211
   Chou RM, 1997, IEEE T VLSI SYST, V5, P175, DOI 10.1109/92.585217
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Ghosh D, 2003, INT SYM DEFEC FAU TO, P191, DOI 10.1109/DFTVS.2003.1250112
   Girard P, 2002, IEEE DES TEST COMPUT, V19, P82, DOI 10.1109/MDT.2002.1003802
   Girard P, 2000, INT TEST CONF P, P652, DOI 10.1109/TEST.2000.894260
   Girard P, 1999, PR GR LAK SYMP VLSI, P24, DOI 10.1109/GLSV.1999.757369
   Girard P., 1999, Proceedings Eighth Asian Test Symposium (ATS'99), P89, DOI 10.1109/ATS.1999.810734
   Girard P, 1998, ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, pA296
   Huang TC, 2001, IEEE T COMPUT AID D, V20, P911, DOI 10.1109/43.931040
   Nicolici N., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P715, DOI 10.1109/DATE.2000.840866
   Ravikumar C. P., 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design, P462, DOI 10.1109/ICVD.2000.812650
   Sankaralingam R, 2002, INT SYM DEFEC FAU TO, P138, DOI 10.1109/DFTVS.2002.1173510
   Sankaralingam R, 2002, IEEE VLSI TEST SYMP, P153, DOI 10.1109/VTS.2002.1011127
   Sankaralingam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P35, DOI 10.1109/VTEST.2000.843824
   Sankaralingam R, 2001, IEEE VLSI TEST SYMP, P319, DOI 10.1109/VTS.2001.923456
   Saxena J, 2001, INT TEST CONF P, P670, DOI 10.1109/TEST.2001.966687
   *SYN INC, 2004, SYN DES COMP US MAN
   *SYN INC, 2004, SYN TETRAMAX US MAN
   *SYN INC, 2004, SYN DFT COMP US MAN
   *SYN INC, 2004, SYN PRIM POW US MAN
   WANG SM, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P250, DOI 10.1109/TEST.1994.527956
   Wang SM, 1997, DES AUT CON, P614, DOI 10.1145/266021.266298
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
   Zhang XD, 2000, 6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, P133, DOI 10.1109/OLT.2000.856625
   Zorian Y., 1993, P VLSI TEST S, P4
NR 31
TC 14
Z9 16
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 17
DI 10.1145/1230800.1230809
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300009
DA 2024-07-18
ER

PT J
AU Ha, S
   Kim, S
   Lee, C
   Yi, Y
   Kwon, S
   Joo, YP
AF Ha, Soonhoi
   Kim, Sungchan
   Lee, Choonseling
   Yi, Youngmin
   Kwon, Seongnam
   Joo, Young-Pyo
TI PeaCE: A hardware-software codesign environment for multimedia embedded
   systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; experimentation; performance; verification; hardware-software
   codesign; embedded systems; model-based design; design-space
   exploration; hardware-software cosimulation
ID EFFICIENT; COSYNTHESIS; DESIGN
AB Existent hardware-software (HW-SW) codesign tools mainly focus on HW-SW cosimulation to build a virtual prototyping environment that enables software design and system verification without need of making a hardware prototype. Not only HW-SW cosimulation, but also HW-SW codesign methodology involves system specification, functional simulation, design-space exploration, and hardware-software cosynthesis. The PeaCE codesign environment is the first full-fledged HW-SW codesign environment that provides seamless codesign flow from functional simulation to system synthesis. Targeting for multimedia applications with real-time constraints, PeaCE specifies the system behavior with a heterogeneous composition of three models of computation and utilizes features of the formal models maximally during the whole design process. It is also a reconfigurable framework in the sense that third-party design tools can be integrated to build a customized tool chain. Experiments with industry-strength examples prove the viability of the proposed technique.
C1 Seoul Natl Univ, Sch Engn & Comp Sci, CAP Lab, Seoul 151742, South Korea.
C3 Seoul National University (SNU)
RP Ha, S (corresponding author), Seoul Natl Univ, Sch Engn & Comp Sci, CAP Lab, Seoul 151742, South Korea.
EM sha@iris.snu.ae.kr
RI Yi, Youngmin/AAC-8606-2019
CR BALARIAN F, 1997, IEEE COMPUT, V36, P45
   BALARIAN F, 1997, HARDWARE SOFTWARE CO
   Bichler L, 2002, PROCEEDINGS OF THE SEVENTH IEEE INTERNATIONAL WORKSHOP ON OBJECT-ORIENTED REAL-TIME DEPENDABLE SYSTEMS, P271, DOI 10.1109/WORDS.2002.1000062
   BRUNEL J, 2000, P DES AUT C LOS ANG, P402
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Densmore D, 2006, IEEE DES TEST COMPUT, V23, P359, DOI 10.1109/MDT.2006.112
   Edwards S, 1997, P IEEE, V85, P366, DOI 10.1109/5.558710
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   Gajski D. D., 2000, SPEC C SPECIFICATION
   GROTHKER T, 2002, SYSTEM DESIGN SYSTEM
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   HAREL D, 1990, IEEE T SOFTWARE ENG, V16, P403, DOI 10.1109/32.54292
   HOARE CAR, 1978, CACM, V21, P8
   Jung H, 2002, IEEE T VLSI SYST, V10, P423, DOI 10.1109/TVLSI.2002.807765
   Kahn G., 1974, P IFIP C
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Kim D, 2002, IEEE T VLSI SYST, V10, P672, DOI 10.1109/TVLSI.2002.801572
   KIM D, 2005, P AS S PAC DES AUT C, P18
   Kim S, 2005, IEEE T VLSI SYST, V13, P539, DOI 10.1109/TVLSI.2004.842912
   Kim S, 2006, IEEE T VLSI SYST, V14, P681, DOI 10.1109/TVLSI.2006.878260
   KWON S, 2004, P INT SOC DES C OCT, P9
   LEE C, 2005, P 6 INT C ASIC SHANG, P919
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Oh H, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P133, DOI 10.1109/CODES.2002.1003614
   Oh H, 2002, ACM SIGPLAN NOTICES, V37, P12, DOI 10.1145/566225.513834
   Park C, 2002, DES AUTOM EMBED SYST, V6, P295, DOI 10.1023/A:1014070804761
   *REAL TIM WORKSH, 2005, SOFTW PACK VERS 6 2
   Saultz JE, 1997, J VLSI SIG PROCESS S, V15, P29, DOI 10.1023/A:1007918220216
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Tripakis S., 2005, ACM T EMBED COMPUT S, V4, P779, DOI DOI 10.1145/1113830.1113834
   Verkest D., 1996, Design Automation for Embedded Systems, V1, P357, DOI 10.1007/BF00209910
   Yi YM, 2003, DES AUTOM EMBED SYST, V8, P211, DOI 10.1023/B:DAEM.0000003963.20442.29
NR 33
TC 50
Z9 56
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 24
DI 10.1145/1255456.1255461
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700005
DA 2024-07-18
ER

PT J
AU Pinto, A
   Bonivento, A
   Sangiovanni-Vincentelli, AL
   Passerone, R
   Sgroi, M
AF Pinto, Alessandro
   Bonivento, Alvise
   Sangiovanni-Vincentelli, Alberto L.
   Passerone, Roberto
   Sgroi, Marco
TI System level design paradigms: Platform-based design and communication
   synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE design; theory; embedded systems; platform-based design; communication
   synthesis
AB Embedded system level design must be based on paradigms that make formal foundations and unification a cornerstone of their construction. Platform-Based designs and communication synthesis are important components of the paradigm shift we advocate.
   Communication synthesis is a fundamental productivity tool in a design methodology where reuse is enforced. Communication design in a reuse methodology starts with a set of functional requirements and constraints on the interaction among components and then proceeds to build protocols, topology, and physical implementations that satisfy requirements and constraints while optimizing appropriate measures of efficiency of the implementation. Maximum efficiency can be reached when the communication specifications are entered at high levels of abstraction and the design process optimizes the implementation from this specification. Unfortunately, this process is very difficult if it is not cast in a rigorous framework. Platform-Based design helps define a successive refinement process where each step can be carried out automatically and optimized appropriately. We present two cases, an on-chip and a wireless sensor network design, where the resulting methodology gave encouraging results.
C1 Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
   Univ Trent, Dept Informat & Commun Technol, I-38100 Trento, Italy.
   DoCoMo Euro Labs, D-80687 Munich, Germany.
C3 University of California System; University of California Berkeley;
   Fondazione Bruno Kessler; FBK-ICT - Center for Information &
   Communication Technology; University of Trento; NTT Docomo
RP Pinto, A (corresponding author), Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
EM apinto@eecs.berkeley.edu
RI Sangiovanni-Vincentelli, Alberto/S-3822-2019; Passerone,
   Roberto/B-5272-2015; Sangiovanni-Vincentelli, Alberto/F-5742-2018
OI Passerone, Roberto/0000-0001-6315-1023; Sangiovanni-Vincentelli,
   Alberto/0000-0003-1298-8389; Pinto, Alessandro/0000-0001-8308-311X
CR Ahonen T., 2004, Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, P53
   Bakshi A, 2004, PROC INT CONF PARAL, P423
   BALARIN F, 2002, ADV PETRI NETS, P228
   Benini L., 2002, IEEE Computer, Vol, V35, No, P70
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   BONIVENTO A, 2006, P IEEE CONS COMM NET
   BONIVENTO A, 2005, P 5 ACM INT C EMB SO
   BONIVENTO A, 2006, IN PRESS MONET
   BONIVENTO A, 2005, P INT C MULT SYST WA
   CHAKI S, 2002, P 29 ACM S PRINC PRO
   CHAKRABARTI A, 2003, LECT NOTES COMPUTER, V2855
   CHAKRABARTI A, 2002, LNCS, V2404, P428
   Chang H., 1999, SURVIVING SOC REVOLU
   CHARIKAR M, 2005, STOC, P176
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   de Alfaro L., 2001, LECT NOTES COMPUTER, V2211, P148
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   FERRARI A, 1999, P 1999 IEEE INT C CO
   Gajski DD, 1998, IEEE T VLSI SYST, V6, P84, DOI 10.1109/92.661251
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Gasteier M, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P36, DOI 10.1109/DATE.1998.655834
   Hu J., 2003, P AS S PAC DES AUT C
   HU J, 2002, P AS S PAC DES AUT V
   Hu JC, 2004, DES AUT CON, P260
   Lahiri K, 2004, IEEE T COMPUT AID D, V23, P620, DOI 10.1109/TCAD.2004.826585
   LI Y, 1998, ICCAD 98 P 1998 IEEE, P430
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   Ortega RB, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P437, DOI 10.1109/ICCAD.1998.742910
   Passerone R, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P132, DOI 10.1109/ICCAD.2002.1167525
   PASSERONE R, 1998, P DES AUT C SAN FRAN
   Passerone Roberto, 2004, THESIS U CALIFORNIA
   Pinto A, 2002, DES AUT CON, P783, DOI 10.1109/DAC.2002.1012729
   PINTO A, 2003, P 21 INT C COMP DES, V5
   POLASTRE J, 2005, P 3 INT C EMB NETW S
   Prakash S., 1992, Computer Architecture News, V20, DOI 10.1145/146628.140538
   Rowson JA, 1997, DES AUT CON, P178, DOI 10.1145/266021.266060
   ROWSON JA, 1997, P DES AUT C
   SGROI M, 2001, P DES AUT C
   SGROI M, 2004, WHITEPAPER
   SHIMIZU K, 2002, P DES AUT C NEW ORL
   Srinivasan K, 2004, PR IEEE COMP DESIGN, P422, DOI 10.1109/ICCD.2004.1347957
   Vazirani V. V., 2003, Approximation algorithms
   VINCENTELLI AS, 2002, EEDESIGN EETIMES
   Wang HS, 2005, DES AUT TEST EUROPE, P1238
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Wynants C., 2001, Network Synthesis Problems
   YEN TY, 1995, IEEE ACM INT C COMP, P288
   Yu Y., 2005, P IEEE INT PAR DISTR
   [No title captured]
NR 50
TC 24
Z9 28
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 537
EP 563
DI 10.1145/1142980.1142982
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300002
DA 2024-07-18
ER

PT J
AU Pop, P
   Eles, P
   Peng, Z
   Pop, T
AF Pop, Paul
   Eles, Petru
   Peng, Zebo
   Pop, Traian
TI Analysis and optimization of distributed real-time embedded systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE algorithms; design; performance; theory
ID SCHEDULABILITY ANALYSIS
AB An increasing number of real-time applications are today implemented using distributed heterogeneous architectures composed of interconnected networks of processors. The systems are heterogeneous not only in terms of hardware and software components, but also in terms of communication protocols and scheduling policies. In this context, the task of designing such systems is becoming increasingly difficult. The success of new adequate design methods depends on the availability of efficient analysis as well as optimization techniques. In this article, we present both analysis and optimization approaches for such heterogeneous distributed real-time embedded systems. More specifically, we discuss the schedulability analysis of hard real-time systems, highlighting particular aspects related to the heterogeneous and distributed nature of the applications. We also introduce several design optimization problems characteristic of this class of systems: mapping of functionality, the optimization of access to communication channel, and the assignment of scheduling policies to processes. Optimization heuristics aiming at producing a schedulable system with a given amount of resources are presented.
C1 Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
C3 Linkoping University
RP Pop, P (corresponding author), Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden.
EM paupo@ida.liu.se
RI Pop, Paul/IQV-8126-2023
OI Pop, Paul/0000-0001-9981-1775
CR [Anonymous], 1997, HARDWARE SOFTWARE CO
   Audsley N., 1993, In Real-Time Systems, 1993, P36, DOI DOI 10.1109/EMWRT.1993.639042
   AUDSLEY NC, 1995, REAL-TIME SYST, V8, P173, DOI 10.1007/BF01094342
   Balarin F, 1998, IEEE DES TEST COMPUT, V15, P71, DOI 10.1109/54.655185
   BERWANGER J, 2000, NEW HIGH PERFORMANCE
   *BOSCH GMBH, 1991, CAN SPEC VERS 2 0
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Chiodo M, 1996, NATO ADV SCI INST SE, V310, P295
   Demmeler T, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P47, DOI 10.1109/DATE.2001.915000
   *EAST EEA PROJ, 2002, ITEA FULL PROJ PROP
   *ECH, 2005, LONWORKS LONTALK PRO
   Eles P, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P132, DOI 10.1109/DATE.1998.655847
   Eles P, 2000, IEEE T VLSI SYST, V8, P472, DOI 10.1109/92.894152
   *ETAS, 2005, RTA OSEK PLANN
   *FLEXRAY GROUP, 2005, FLEXRAY REQ SPEC VER
   Garcia J. J. G., 1995, Proceedings of the Third Workshop on Parallel and Distributed Real-Time Systems, P124, DOI 10.1109/WPDRTS.1995.470498
   Garey M.R., 2003, COMPUTERS INTRACTABI
   GU Z, 2003, P 24 IEEE INT REAL T
   HANSEN P, 2002, HANSEN REPORT AUTOMO
   Harbour MG, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P200, DOI 10.1109/REAL.2003.1253267
   Harbour MG, 2001, EUROMICRO, P125, DOI 10.1109/EMRTS.2001.934015
   HOYME K, 1992, IEEE AEROSPACE ELECT, V8, P34
   *INT ORG STAND, 2002, 118984 ISODIS
   JOST K, 2001, AUTOMOTIVE ENG INT
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   KLAUS S, 2001, P ECSI INT FOR DES L
   Kopetz H, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P132, DOI 10.1109/EMRTS.1999.777459
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   *LIN CONS, 2005, LOC INT NETW PROT SP
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Livani MA, 1998, LECT NOTES COMPUT SC, V1388, P1088
   Lonn H, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P142, DOI 10.1109/EMRTS.1999.777460
   *MENT GRAPH, 2005, VOL NETW ARCH
   Miner P. S., 2000, P 5 NASA LANGL FORM
   Navet N, 2005, P IEEE, V93, P1204, DOI 10.1109/JPROC.2005.849725
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Palencia JC, 2003, 15TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P3, DOI 10.1109/EMRTS.2003.1212721
   Pop P, 2003, IEE P-COMPUT DIG T, V150, P303, DOI 10.1049/ip-cdt:20030829
   Pop P, 2000, EUROMICRO, P201, DOI 10.1109/EMRTS.2000.854008
   Pop P., 2005, ACM Trans. Embedded Comput. Syst., V4, P112
   Pop P., 2004, Analysis and Synthesis of Distributed Real-Time Embedded Systems
   Pop T, 2005, 11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P67, DOI 10.1109/RTCSA.2005.67
   Pop T, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P187, DOI 10.1109/CODES.2002.1003623
   *PROF INT, 2005, PROFIBUS DP SPEC
   Puschner P, 2000, REAL-TIME SYST, V18, P115, DOI 10.1023/A:1008119029962
   Richter K, 2003, COMPUTER, V36, P60, DOI 10.1109/MC.2003.1193230
   Rushby JohnM., 2001, Proceedings of the 1st International Workshop on Embedded Software, P306
   *SAE VEH NETW MULT, 1994, J1850 SAE VEH NETW M
   Sha L, 2004, REAL-TIME SYST, V28, P101, DOI 10.1023/B:TIME.0000045315.61234.1e
   Stankovic J.A., 1993, ADV REAL TIME SYSTEM
   THIELE L, 1999, P INT C COMP AID DES, P558
   *TIMESYS, 2005, TIMEWIZ
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   TINDELL K, 1995, CONTROL ENG PRACT, V3, P1163, DOI 10.1016/0967-0661(95)00112-8
   *TRI PAC SOFTWARE, 2005, RAPIDRMA
   *X BY WIR CONS, 1998, X BY WIR SAF REL FAU
   Xu J, 2000, REAL-TIME SYST, V18, P7, DOI 10.1023/A:1008198310125
   XU J, 1990, IEEE T SOFTWARE ENG, V16, P360, DOI DOI 10.1109/32.48943
   Xu J., 1993, IEEE T SOFTWARE ENG, V19, P1
NR 60
TC 24
Z9 30
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 593
EP 625
DI 10.1145/1142980.1142984
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Schaumont, P
   Ching, D
   Verbauwhede, I
AF Schaumont, P
   Ching, D
   Verbauwhede, I
TI An interactive codesign environment for domain-specific coprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; cosimulation; hardware description language; hardware-software
   codesign
AB Energy-efficient embedded systems rely on domain-specific coprocessors for dedicated tasks such as baseband processing, video coding, or encryption. We present a language and design environment called GEZEL that can be used for the design, verification and implementation of such coprocessor-based systems.
   The GEZEL environment creates a platform simulator by combining a hardware simulation kernel with one or more instruction-set simulators. The hardware part of the platform is programmed in GEZEL, a deterministic, cycle-true and implementation-oriented hardware description language. GEZEL designs are scripted, allowing the hardware configuration of the platform simulator to be changed quickly without going through lengthy recompiles. For this reason, we call the environment interactive. We present the execution ladder as an optimization framework to balance interactivity against simulation speed.
   We demonstrate our approach using several designs including an AES encryption coprocessor and a Viterbi decoding coprocessor. We discuss the advantages of our approach as opposed to more conventional approaches using SystemC and Verilog/VHDL.
C1 Virginia Tech, Blacksburg, VA 24061 USA.
   Raytheon Co, El Segundo, CA 90245 USA.
   Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
   Katholieke Univ Leuven, Dept Elect Engn, B-3001 Heverlee, Belgium.
C3 Virginia Polytechnic Institute & State University; Raytheon
   Technologies; University of California System; University of California
   Los Angeles; KU Leuven
RP Virginia Tech, 361 Durham, Blacksburg, VA 24061 USA.
EM schaum@vt.edu; doris.kc@gmail.com; ingrid@ee.ucla.edu
RI Schaumont, Patrick/AAD-9869-2022; Verbauwhede, Ingrid/W-8616-2019
OI Verbauwhede, Ingrid/0000-0002-0879-076X; Schaumont,
   Patrick/0000-0002-4586-5476
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   [Anonymous], 1993, Partial Evaluation and Automatic Program Generation
   [Anonymous], FED INF PROC STAND P
   AU WY, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P205, DOI 10.1145/127601.127665
   Ching D., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   DEMICHELI G, 2001, MORGANKAUFMANN SYSTE
   DEVANE C, 1997, P INT C COMP AID DES, P154
   EDWARDS S, 2004, CUCS04604
   FUMMI F, 2004, P 2004 DES AUT TEST, P464
   GALISER J, 2004, STRUCTURED VHDL DES
   Hoffmann A, 2001, IEEE T COMPUT AID D, V20, P1338, DOI 10.1109/43.959863
   Kim P, 1998, NEUROL DIS, V45, P11
   MADSEN J, 2002, COMPUTER         NOV, P108
   MATSUOKA Y, 2004, P INT C COMP ARCH SY, P303
   Muchnick S., 1997, ADV COMPILER DESIGN
   Nohl A, 2002, DES AUT CON, P22, DOI 10.1109/DAC.2002.1012588
   Pasko R, 1999, IEEE T COMPUT AID D, V18, P58, DOI 10.1109/43.739059
   Qin W, 2003, DES AUT CON, P764, DOI 10.1109/DAC.2003.1219122
   ROWEN C, 2004, PRENTICEHALL MODERN
   Schaumont P., 2004, Proceedings. 18th International Parallel and Distributed Processing Symposium
   Schaumont P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P642, DOI 10.1109/DATE.2004.1268917
   SEMERIA L, 2000, ASPDAC 00, P405
   SMITH S, 1987, P 24 DES AUT C MIAM
   STOJANOVIC V, 1999, BABY VITERBI DECODER
   *SYN INC, 2002, DESCR SYNTH RTL SYST
   TIRI K, 2005, P 42 DES AUT C AN CA
   USSELMAN R, 2003, OPEN CORES AES CORE
   Vahid F, 2003, COMPUTER, V36, P27, DOI 10.1109/MC.2003.1193225
   Vahid F, 2001, COMPUTER, V34, P112, DOI 10.1109/2.901171
   *XILINX, 2004, SYNTH SIM GUID
   YANG S, 2003, P 37 IEEE AS C SIGN, P405
   Zivojnovic V, 1996, VLSI SIGNAL PROCESSING, IX, P127, DOI 10.1109/VLSISP.1996.558311
NR 33
TC 9
Z9 11
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 70
EP 87
DI 10.1145/1124713.1124719
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100005
OA Green Published
DA 2024-07-18
ER

PT J
AU Bhattacharya, S
   Chatterjee, A
AF Bhattacharya, S
   Chatterjee, A
TI Optimized wafer-probe and assembled package test design for analog
   circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE assembled package; wafer-probe; test cost minimization; cooptimization;
   simulation; prototype; test; test generation and co-optimization; analog
   and mixed-signal test
AB It is well known that wafer-probe test costs of analog ICs are an order of magnitude less than the corresponding test costs of assembled packages. It is therefore natural to push as much of the testing process into wafer-probe testing as possible to reduce the scope of assembled package testing. However, the signal drive and response observation capabilities during wafer probe testing are limited in comparison to assembled packages. In this article, it is shown that by using band-limited transient test signals, which can be supported by wafer-probe test instrumentation, significant numbers of bad ICs can be detected early during the wafer-probe test. The optimal test stimuli are determined by cooptimizing the wafer-probe and assembled package test waveforms. Overall test costs, including the cost of packaging bad ICs, are minimized and are reduced up to four times. The proposed method has been validated using hardware test data, which were obtained through measurements made on a prototype.
C1 Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
EM soumendu@ece.gatech.edu; chat@ece.gatech.edu
CR Abderrahman A, 1996, J ELECTRON TEST, V9, P59, DOI 10.1007/BF00137565
   Allen PhillipE., 2002, CMOS ANALOG CIRCUIT, V2nd
   Balivada A, 1996, IEEE DES TEST COMPUT, V13, P18, DOI 10.1109/54.500197
   Bhattacharya S, 2002, FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, P25, DOI 10.1109/DELTA.2002.994583
   BHATTACHARYA S, 2002, P INT MIX SIGN TEST, P15
   BHATTACHARYA S, 2003, P VLSI TEST S
   BROCKMAN JB, 1989, IEEE T SEMICONDUCT M, V2, P104, DOI 10.1109/66.29679
   CHAIYARATANA N, 1997, P 2 INT C GEN ALG EN, V446, P270
   DEVARAYANADURG G, 1994, IEEE IC CAD, P44
   FRIEDMAN JH, 1991, ANN STAT, V19, P1, DOI 10.1214/aos/1176347963
   Goldberg David E, 1989, GENETIC ALGORITHMS S
   Gomes AV, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P189, DOI 10.1109/DATE.1999.761120
   GRAY P, 2001, ANAL DES ANALOG INTE
   MILOR L, 1989, IEEE T COMPUT AID D, V8, P114, DOI 10.1109/43.21830
   NAGI N, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P88, DOI 10.1109/ICCAD.1993.580036
   Neter J., 1996, APPL LINEAR STAT MOD, V81, P1126
   *OPENB, 1999, OP CAD SPECTR SIM HD
   PRESS WH, 1998, NUMERICAL RECIPES C
   SALAMANI M, 1994, P INT TEST C, P631
   Tsai S.-J., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P592, DOI 10.1109/TEST.1991.519722
   Variyam PN, 1998, IEEE VLSI TEST SYMP, P132, DOI 10.1109/VTEST.1998.670860
   VARIYAM PN, 1997, P INT C COMP AID DES, P382
   Voorakaranam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P137, DOI 10.1109/VTEST.2000.843837
   Zheng HH, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P470, DOI 10.1109/VTEST.1996.510895
NR 24
TC 13
Z9 14
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 303
EP 329
DI 10.1145/1059876.1059882
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800006
DA 2024-07-18
ER

PT J
AU El-Maleh, AH
   Osais, YE
AF El-Maleh, AH
   Osais, YE
TI Test vector decomposition-based static compaction algorithms for
   combinational circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE theory; algorithms; static compaction; combinational circuits; taxonomy;
   test vector; decomposition; independent fault clustering; class-based
   clustering
ID TEST SET COMPACTION
AB Testing system-on-chips involves applying huge amounts of test data, which is stored in the tester memory and then transferred to the chip under test during test application. Therefore, practical techniques, such as test compression and compaction, are required to reduce the amount of test data in order to reduce both the total testing time and memory requirements for the tester. In this article, a new approach to static compaction for combinational circuits, referred to as test vector decomposition (TVD), is proposed. In addition, two new TVD based static compaction algorithms are presented. Experimental results for benchmark circuits demonstrate the effectiveness of the two new static compaction algorithms.
C1 King Fahd Univ Petr & Minerals, Dhahran 31261, Saudi Arabia.
C3 King Fahd University of Petroleum & Minerals
RP King Fahd Univ Petr & Minerals, POB 1063, Dhahran 31261, Saudi Arabia.
EM aimane@ccse.kfupm.edu.sa; yosais@ccse.kfupm.edu.sa
RI El-Maleh, Aiman/B-7281-2015
OI El-Maleh, Aiman/0000-0002-3247-0598
CR ABRAMOVICI M, 1984, IEEE DES TEST COMPUT, V1, P83, DOI 10.1109/MDT.1984.5005582
   Abramovici M., 1990, DIGITAL SYSTEMS TEST
   Akers S. B., 1987, International Test Conference 1987 Proceedings: Integration of Test with Design and Manufacturing (Cat. No.87CH2347-2), P1100
   AKERS SB, 1989, IEEE DES TEST COMPUT, V6, P58, DOI 10.1109/54.43080
   AKERS SB, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P786, DOI 10.1109/TEST.1990.114096
   AYARI B, 1994, IEEE T COMPUT AID D, V13, P353, DOI 10.1109/43.265676
   Boateng KO, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P137, DOI 10.1109/ATS.2001.990272
   CHANG JS, 1995, IEEE T COMPUT AID D, V14, P1370, DOI 10.1109/43.469663
   El-Maleh A, 2002, IEEE VLSI TEST SYMP, P53, DOI 10.1109/VTS.2002.1011111
   Flores PF, 1999, PR GR LAK SYMP VLSI, P8, DOI 10.1109/GLSV.1999.757365
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hamzaoglu I, 2000, IEEE T COMPUT AID D, V19, P957, DOI 10.1109/43.856980
   Hamzaoglu I, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P283, DOI 10.1109/ICCAD.1998.742885
   Hochbaum DS, 1996, IEEE T COMPUT AID D, V15, P1294, DOI 10.1109/43.541449
   KAJIHARA S, 1995, IEEE T COMPUT AID D, V14, P1496, DOI 10.1109/43.476580
   Kajihara S, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P364, DOI 10.1109/ICCAD.2001.968648
   KAJIHARA S, 1994, P VLSI TEST S CHERR, P25
   KRISHNAMURTHY B, 1984, IEEE T COMPUT, V33, P750, DOI 10.1109/TC.1984.5009364
   Lee HK, 1996, IEEE T COMPUT AID D, V15, P1048, DOI 10.1109/43.536711
   Lin XJ, 2001, INT TEST CONF P, P1088, DOI 10.1109/TEST.2001.966735
   Mchugh J.A., 1990, ALGORITHMIC GRAPH TH
   Miyase K, 2002, FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, P392, DOI 10.1109/DELTA.2002.994657
   Niermann T.M., 1991, P EUR DES AUT C, P214
   POMERANZ I, 1993, IEEE T COMPUT AID D, V12, P1040, DOI 10.1109/43.238040
   Pomeranz I, 2001, IEEE T COMPUT AID D, V20, P1262, DOI 10.1109/43.952743
   POMERANZ I, 1992, P VLSI TEST S ATL CI, P7
   Reddy L. N., 1992, Proceedings. Euro ASIC '92 (Cat. No.92TH0442-4), P189, DOI 10.1109/EUASIC.1992.228026
   SCHUSTER G, 1988, EMBO J, V7, P1
   Tromp G.-J., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P204, DOI 10.1109/TEST.1991.519511
   WANG JC, 1995, IEEE INT SYMP CIRC S, P2008, DOI 10.1109/ISCAS.1995.523816
NR 30
TC 42
Z9 44
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 430
EP 459
DI 10.1145/944027.944030
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lee, JY
   Park, IC
AF Lee, JY
   Park, IC
TI Address code generation for DSP instruction-set architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; code size; cycle counts; auto-modification addressing
AB This paper presents a new DSP-oriented code optimization method to enhance performance by exploiting the specific architectural features of digital signal processors. In the proposed method, a source code is translated into the static single assignment form while preserving the high-level information related to the address computation of array accesses. The information is used in generating auto-modification addressing operations provided by most digital signal processors. In addition to the conventional control-data flow graph, a new graph is employed to find auto-modification addressing modes efficiently. Experimental results on benchmark programs show that the proposed method is effective in improving performance and reducing code size.
C1 Hynix Semicond Inc, MCU Applicat Team, Chengju Si 361725, South Korea.
   Korea Adv Inst Sci & Technol, Div Elect Engn, Dept EECS, Taejon 305701, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Lee, JY (corresponding author), Hynix Semicond Inc, MCU Applicat Team, 1 Hyangjeong Dong, Chengju Si 361725, South Korea.
EM jongyeol.lee@hynix.com; icpark@ics.kaist.ac.kr
RI Park, In-Cheol/GYV-4959-2022; Park, In-Cheol/C-1549-2011
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   BARTLEY DH, 1992, SOFTWARE PRACT EXPER, V22, P101, DOI 10.1002/spe.4380220202
   Basu A, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P330, DOI 10.1109/ICVD.1999.745175
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   GEBOTYS C, 1997, P INT C COMP AID DES, P100
   LIAO S, 1996, ACM T PROGR LANG SYS, V18, P186
   McConnell C., 1992, ACM Letters on Programming Languages and Systems, V1, P152, DOI 10.1145/151333.151368
   Miranda MA, 1998, IEEE T VLSI SYST, V6, P677, DOI 10.1109/92.736141
   OTTONI G, 2001, P 10 INT C COMP CONS, P274
   Sudarsanam A, 1997, DES AUT CON, P287, DOI 10.1145/266021.266103
   *TEX INSTR, 1999, TMS320C4X US GUID
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   ZIVOJNOVICI V, 1994, P INT C SIGN PROC TE
   [No title captured]
NR 14
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2003
VL 8
IS 3
BP 384
EP 395
DI 10.1145/785411.785417
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 696JX
UT WOS:000183884800006
DA 2024-07-18
ER

PT J
AU Yang, CC
   Chen, YR
   Liao, HH
   Chang, YM
   Lee, JK
AF Yang, Chun-Chieh
   Chen, Yi-Ru
   Liao, Hui-Hsin
   Chang, Yuan-Ming
   Lee, Jenq-Kuen
TI Auto-tuning Fixed-point Precision with TVM on RISC-V Packed SIMD
   Extension
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE TVM; LLVM; fixed-point; RISC-V P extension; Subword SIMD
AB Today, as deep learning (DL) is applied more often in daily life, dedicated processors such as CPUs and GPUs have become very important for accelerating model executions. With the growth of technology, people are becoming accustomed to using edge devices, such as mobile phones, smart watches, and VR devices in their daily lives. A variety of technologies using DL are gradually being applied to these edge devices. However, there is a large number of computations in DL. It faces a challenging problem how to provide solutions in the edge devices. In this article, the proposed method enables a flow with the RISC-V Packed extension (P extension) in TVM. TVM, an open deep learning compiler for neural network models, is growing as a key infrastructure for DL computing. RISC-V is an open instruction set architecture (ISA) with customized and flexible features. The Packed-SIMD extension is a RISC-V extension that enables subword single-instruction multiple-data (SIMD) computations in RISC-V architectures to support fallback engines in AI computing. In the proposed flow, a fixed-point type that is supported by an integer of 16-bit type and saturation instructions is added to replace the original 32-bit float type. In addition, an auto-tuning method is proposed to use a uniform selector mechanism (USM) to find the binary point position for fixed-point type use. The tensorization feature of TVM can be used to optimize specific hardware such as subword SIMD instructions with RISC-V P extension. With our experiment on the Spike simulator, the proposed method with the USM can improve performance by approximately 2.54 to 6.15x in terms of instruction counts with little accuracy loss.
C1 [Yang, Chun-Chieh; Chen, Yi-Ru; Liao, Hui-Hsin; Chang, Yuan-Ming; Lee, Jenq-Kuen] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
C3 National Tsing Hua University
RP Lee, JK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM jet@pllab.cs.nthu.edu.tw; yrchen@pllab.cs.nthu.edu.tw;
   hhliao@pllab.cs.nthu.edu.tw; ymchang@pllab.cs.nthu.edu.tw;
   jklee@cs.nthu.edu.tw
OI Liao, Hui-Hsin/0000-0002-4674-9872; Lee, Jenq-Kuen/0000-0001-9919-6258
FU Google research award; Taiwan NSTC
FX This work is supported in part by Google research award for supporting
   excellent research in academia and Taiwan NSTC.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Andes Technology, 2019, AND HAS DON RISC V P
   Andes Technology, 2005, US
   [Anonymous], 2017, COR ML
   [Anonymous], 2018, FIX POINT REAL NUMB
   Apache MXNet, 2015, AP MXNET INC DEEP LE
   Chen TQ, 2015, Arxiv, DOI arXiv:1512.01274
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen YR, 2020, INT SYMPOS VLSI DES, DOI 10.1109/vlsi-dat49148.2020.9196477
   Chen Yi-Ru, 2020, SUPPORT TVM QNN FLOW
   Chollet F., KERAS
   Dally W., 2015, NIPS Tutorial
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Garcia-Canadilla P, 2020, FETAL DIAGN THER, V47, P363, DOI 10.1159/000505021
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hochreiter S., 2001, FIELD GUIDE DYNAMICA
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Hubara I, 2018, J MACH LEARN RES, V18
   Hung Ming-Yu, 2021, WORKSHOP COMPILER TE
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   KMADA, 2019, RISC V P EXT PROP
   Krizhevsky A., 2010, UNPUB, V40, P1
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kuan CB, 2012, CONCURR COMP-PRACT E, V24, P517, DOI 10.1002/cpe.1845
   Kung Hsiang-Tsung, 2020, INT C HIGH PERFORMAN, P1
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lee CL, 2020, J SYST ARCHITECT, V111, DOI 10.1016/j.sysarc.2020.101783
   Microsoft, 2015, MICROSOFT COGNITIVE
   Migacz S, 2017, 8-bit Inference with TensorRT
   Miyashita D, 2016, Arxiv, DOI arXiv:1603.01025
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   numpy, 1995, US
   OpenCL, 2009, OP COMP LANG
   Paszke A, 2019, ADV NEUR IN, V32
   RISC-V International, 2010, SPIK RISC V ISA SIM
   Shih WL, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2668119
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   TensorFlow, 2021, TENSORFLOW LIT 8 BIT
   Wang S., 2017, ACM T DES AUTOMAT EL, V23, P1
   Yamashita R, 2018, INSIGHTS IMAGING, V9, P611, DOI 10.1007/s13244-018-0639-9
NR 42
TC 2
Z9 2
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 33
DI 10.1145/3569939
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800004
DA 2024-07-18
ER

PT J
AU Spieck, J
   Wildermann, S
   Teich, J
AF Spieck, Jan
   Wildermann, Stefan
   Teich, Juergen
TI A Learning-based Methodology for Scenario-aware Mapping of Soft
   Real-time Applications onto Heterogeneous MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hybrid application mapping; machine learning; runtime manager; design
   space exploration
AB Soft real-time streaming applications often process input data that evoke varying workloads for their tasks. This may lead to high energy consumption or deadline misses in case their mapping onto a heterogeneous MPSoC target architecture is not adapted, e.g., when tasks with high execution times for the current input are assigned to resources of low computational power. To handle the vast variety of different input data, we propose to cluster data with similar execution characteristics into so-called data scenarios for which we determine specialized mappings by performing a scenario-aware design space exploration (DSE). A runtime manager (RTM) uses these mappings to adapt the execution of the running applications to their upcoming input by first identifying their best-suited scenarios. Subsequently, the RTM selects mappings considering their identified scenarios, which minimize the total number of deadline misses and the consumed energy. We embed the RTM into hybrid application mapping (HAM); ergo, performing time-consuming optimizations offline. In this article, we propose a novel data-scenario-aware HAM methodology that can cope with multiple applications and comprises two novel scenario-based mapping selection algorithms: Inter-Application Resource MediationMapping introduces barely any runtime overhead. Adaptivemulti-appmapping selection is highly adaptive to changes in the application workload but imposes a small runtime overhead. Our HAM approach is fully automated and uses machine-learning techniques to learn the selection of suitable mappings from training data sequences at design time. Experiments on three differently complex target architectures show that our proposed approach consistently outperforms existing state-of-the-art solutions regarding the number of deadline misses and consumed energy.
C1 [Spieck, Jan; Wildermann, Stefan; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Bavaria, Germany.
C3 University of Erlangen Nuremberg
RP Spieck, J (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Bavaria, Germany.
EM jan.spieck@fau.de; stefan.wildermann@fau.de; juergen.teich@fau.de
FU Deutsche Forschungsgemeinschaft (DFG, German Research Foundation)
   [146371743 - TRR 89]
FX This work is funded by the Deutsche Forschungsgemeinschaft (DFG, German
   Research Foundation) - Project Number 146371743 - TRR 89 Invasive
   Computing.
CR Aalsaud A, 2016, I SYMPOS LOW POWER E, P368, DOI 10.1145/2934583.2934612
   Abdi A, 2018, J SUPERCOMPUT, V74, P2213, DOI 10.1007/s11227-018-2248-2
   Abdou Wahabou, 2012, Evolutionary Computation in Combinatorial Optimization. Proceedings of the 12th European Conference, EvoCOP 2012, P194, DOI 10.1007/978-3-642-29124-1_17
   [Anonymous], 2014, P ANN C DESIGN AUTOM
   Basireddy KR, 2020, IEEE T COMPUT AID D, V39, P2206, DOI 10.1109/TCAD.2019.2935065
   Breiman L, 2001, MACH LEARN, V45, P5, DOI 10.1023/A:1010933404324
   Briao E., 2008, P C DES AUT TEST EUR, P1386, DOI DOI 10.1145/1403375.1403709
   Brown M, 2007, INT J COMPUT VISION, V74, P59, DOI 10.1007/s11263-006-0002-3
   de Dinechin BD, 2013, IEEE HIGH PERF EXTR
   FISCHLER MA, 1981, COMMUN ACM, V24, P381, DOI 10.1145/358669.358692
   Gheorghita SV, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P63, DOI 10.1109/ICSAMOS.2006.300810
   HeiSSwolf J., 2012, 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications (ISPA), P625, DOI 10.1109/ISPA.2012.93
   Hifi M, 2004, J OPER RES SOC, V55, P1323, DOI 10.1057/palgrave.jors.2601796
   Hölzenspies PKF, 2008, DES AUT TEST EUROPE, P210
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Huang GB, 2005, IEEE T NEURAL NETWOR, V16, P57, DOI 10.1109/TNN.2004.836241
   Karnin E D, 1990, IEEE Trans Neural Netw, V1, P239, DOI 10.1109/72.80236
   Khasanov R, 2020, DES AUT TEST EUROPE, P909, DOI 10.23919/DATE48585.2020.9116381
   Koza JR, 2005, GENET PROGR SER, V8, P121, DOI 10.1007/0-387-23254-0_8
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Madalozzo G, 2016, IEEE I C ELECT CIRC, P396, DOI 10.1109/ICECS.2016.7841216
   Manolache S, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331343
   Meneghetti Giulia, 2015, Image Analysis. 19th Scandinavian Conference, SCIA 2015. Proceedings: LNCS 9127, P428, DOI 10.1007/978-3-319-19665-7_36
   Pourmohseni B, 2020, J LOW POWER ELECT AP, V10, DOI 10.3390/jlpea10040038
   Pourmohseni B, 2019, REAL TIM SYST SYMP P, P220, DOI 10.1109/RTSS46320.2019.00029
   Pourmohseni B, 2017, DES AUT TEST EUROPE, P1135, DOI 10.23919/DATE.2017.7927160
   Pourmohseni Behnaz., 2019, P 31 EUROMICRO C REA, V133
   Quan W, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2680542
   Reynolds D., 2015, ENCY BIOMETRICS, P827, DOI 10.1007/978-1-4899-7488-4_196
   Roloff S., 2016, P ACM SIGPLAN WORKSH, P24
   Roloff S, 2015, DES AUT CON, DOI 10.1145/2744769.2744840
   Sasaki H, 2013, INT CONFER PARA, P51, DOI 10.1109/PACT.2013.6618803
   Sinaei S, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P373, DOI 10.1109/DSD.2018.00071
   Singh A. K., 2013, DES AUT CON, P1
   Singh AK, 2010, PROCEDIA COMPUT SCI, V1, P1013, DOI 10.1016/j.procs.2010.04.113
   Spieck J, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218537
   Spieck J, 2019, 2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), P334, DOI 10.1109/MCSoC.2019.00054
   Spieck Jan, 2020, P ANN C MACHINE LEAR
   Teich J, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P241, DOI 10.1007/978-1-4419-6460-1_11
   Tilera Corporation, 2012, TILERA OFFICIAL DOCU
   Van Craeynest K, 2012, CONF PROC INT SYMP C, P213, DOI 10.1109/ISCA.2012.6237019
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Weichslgartner A, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3274665
   Weichslgartner A, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656083
   Yang SM, 2019, CONF DESIGN ARCHIT, P29, DOI [10.1109/DASIP48288.2019.9049177, 10.1109/dasip48288.2019.9049177]
   Zhang XY, 2015, IEEE T EVOLUT COMPUT, V19, P201, DOI 10.1109/TEVC.2014.2308305
NR 46
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 4
DI 10.1145/3529230
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400004
DA 2024-07-18
ER

PT J
AU Feng, L
   Huang, JY
   Huang, J
   Hu, J
AF Feng, Lang
   Huang, Jiayi
   Huang, Jeff
   Hu, Jiang
TI Toward Taming the Overhead Monster for Data-flow Integrity
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Data-flow integrity; processing in memory
ID MEMORY; DRAM
AB Data-Flow Integrity (DFI) is a well-known approach to effectively detecting a wide range of software attacks. However, its real-world application has been quite limited so far because of the prohibitive performance overhead it incurs. Moreover, the overhead is enormously difficult to overcome without substantially lowering the DFI criterion. In this work, an analysis is performed to understand the main factors contributing to the overhead. Accordingly, a hardware-assisted parallel approach is proposed to tackle the overhead challenge. Simulations on SPEC CPU 2006 benchmark show that the proposed approach can completely enforce the DFI defined in the original seminal work while reducing performance overhead by 4x, on average.
C1 [Feng, Lang] Nanjing Univ, 163 Xianlin Rd, Nanjing 210023, Peoples R China.
   [Feng, Lang; Huang, Jeff; Hu, Jiang] Texas A&M Univ, 400 Bizzell St, College Stn, TX 77840 USA.
   [Huang, Jiayi] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
C3 Nanjing University; Texas A&M University System; Texas A&M University
   College Station; University of California System; University of
   California Santa Barbara
RP Feng, L (corresponding author), Nanjing Univ, 163 Xianlin Rd, Nanjing 210023, Peoples R China.; Feng, L (corresponding author), Texas A&M Univ, 400 Bizzell St, College Stn, TX 77840 USA.
EM flang@nju.edu.cn; jyhuang@ucsb.edu; jeffhuang@tamu.edu; jianghu@tamu.edu
RI Huang, Jiayi/Y-2795-2019
OI Huang, Jiayi/0000-0003-4011-6668
FU NSF [CCF-1815583]
FX This work is partially supported by NSF (CNS-1618824) and NSF
   (CCF-1815583).
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   Akritidis P, 2008, P IEEE S SECUR PRIV, P263, DOI 10.1109/SP.2008.30
   [Anonymous], 2002, NULL HTTPD REMOTE HE
   [Anonymous], 2006, SPEC CPU 2006 benchmark
   [Anonymous], 2003, LLVM LLVM TEAM
   [Anonymous], 2003, EXPLOIT MITIGATION T
   [Anonymous], 2014, The heartbleed bug
   Azarkhish Erfan, 2016, Architecture of Computing Systems - ARCS 2016. 29th International Conference. Proceedings: LNCS 9637, P19, DOI 10.1007/978-3-319-30695-7_2
   Azarkhish Erfan, 2016, SMCSIM
   Biba K., 1977, Defense Technical Information Center, P68
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bletsch T., 2011, P 6 ACM S INF COMP C, P30
   Castro M, 2006, Usenix Association 7th Usenix Symposium on Operating Systems Design and Implementation, P147
   Clark Lawrence T., 2016, ASAP 7NM PREDICTIVE
   Crandall JR, 2004, INT SYMP MICROARCH, P221
   Das S, 2016, IEEE T INF FOREN SEC, V11, P289, DOI 10.1109/TIFS.2015.2491300
   Davi L, 2012, ANN NETWORK DISTRIBU
   Ge XY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P585, DOI 10.1145/3037697.3037716
   Hu H, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P1470, DOI 10.1145/3243734.3243797
   Hu H, 2016, P IEEE S SECUR PRIV, P969, DOI 10.1109/SP.2016.62
   Jun H, 2017, IEEE INT MEM WORKSH, P99
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Lee DU, 2015, IEEE J SOLID-ST CIRC, V50, P191, DOI 10.1109/JSSC.2014.2360379
   Lee Y, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3035965
   Liu T, 2018, IEEE TRUST BIG, P545, DOI 10.1109/TrustCom/BigDataSE.2018.00083
   Liu YT, 2017, INT S HIGH PERF COMP, P529, DOI 10.1109/HPCA.2017.18
   Macnair Michael, 2014, SOURCE CODE TRIGGERI
   Nyman T., 2017, HARDSCOPE THWARTING
   Pugsley SH, 2014, INT SYM PERFORM ANAL, P190, DOI 10.1109/ISPASS.2014.6844483
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   Song CY, 2016, 23RD ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2016), DOI 10.14722/ndss.2016.23218
   Song C, 2016, P IEEE S SECUR PRIV, P1, DOI [10.1109/SP.2016.9, 10.1109/iFUZZY.2016.8004943]
   Sui YL, 2016, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC 2016), P265, DOI 10.1145/2892208.2892235
   Watson RNM, 2015, P IEEE S SECUR PRIV, P20, DOI 10.1109/SP.2015.9
   Wilander J, 2011, 27TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2011), P41
   Wilander John, 2011, RIPE
   Xia YB, 2012, I C DEPEND SYS NETWO
   Yang X, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19010140
   Zonglin Guo, 2014, 2014 International Conference on Smart Computing Workshops (SMARTCOMP Workshops). Proceedings, P87, DOI 10.1109/SMARTCOMP-W.2014.7046672
NR 40
TC 0
Z9 0
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 25
DI 10.1145/3490176
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ge, MK
   Ni, XB
   Qi, X
   Chen, S
   Huang, JL
   Kang, Y
   Wu, F
AF Ge, Mengke
   Ni, Xiaobing
   Qi, Xu
   Chen, Song
   Huang, Jinglei
   Kang, Yi
   Wu, Feng
TI Synthesizing Brain-network-inspired Interconnections for Large-scale
   Network-on-chips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Network-on-chip; brain network; scale-free; small-world; modularity;
   topology generation
ID SMALL-WORLD; OPTIMIZATION; COMMUNICATION; EFFICIENT; ENERGY
AB Brain network is a large-scale complex network with scale-free, small-world, and modularity properties, which largely supports this high-efficiency massive system. In this article, we propose to synthesize brain-network-inspired interconnections for large-scale network-on-chips. First, we propose a method to generate brain-network-inspired topologies with limited scale-free and power-law small-world properties, which have a low total link length and extremely low average hop count approximately proportional to the logarithm of the network size. In addition, given the large-scale applications, considering the modularity of the brain-network-inspired topologies, we present an application mapping method, including task mapping and deterministic deadlock-free routing, to minimize the power consumption and hop count. Finally, a cycle-accurate simulator BookSim2 is used to validate the architecture performance with different synthetic traffic patterns and large-scale test cases, including real-world communication networks for the graph processing application. Experiments show that, compared with other topologies and methods, the brain-network-inspired network-on-chips (NoCs) generated by the proposed method present significantly lower average hop count and lower average latency. Especially in graph processing applications with a power-law and tightly coupled inter-core communication, the brain-network-inspired NoC has up to 70% lower average hop count and 75% lower average latency than mesh-based NoCs.
C1 [Ge, Mengke; Ni, Xiaobing; Qi, Xu] Univ Sci & Technol China, Sch Microelect, Hefei 230026, Anhui, Peoples R China.
   [Chen, Song; Kang, Yi; Wu, Feng] USTC, Sch Microelect, Hefei 230026, Anhui, Peoples R China.
   [Chen, Song; Kang, Yi; Wu, Feng] Hefei Comprehens Natl Sci Ctr, Inst Artificial Intelligence, Hefei 230026, Anhui, Peoples R China.
   [Huang, Jinglei] State Key Lab Air Traff Management Syst & Technol, Nanjing 210007, Jiangsu, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS
RP Ge, MK (corresponding author), Univ Sci & Technol China, Sch Microelect, Hefei 230026, Anhui, Peoples R China.
EM gmk@mail.ustc.edu.cn; songch@ustc.edu.cn
RI Chen, Song/K-3842-2012; Wu, Feng/Q-9657-2017
OI Chen, Song/0000-0003-0341-3428; Wu, Feng/0000-0003-3989-0509
FU National Key R&D Program of China [2019YFB2204800]; National Natural
   Science Foundation of China (NSFC) [61874102, 61732020, 61931008,
   U19A2074]; Strategic Priority Research Program of Chinese Academy of
   Sciences [XDB44000000]
FX This work was partially supported by the National Key R&D Program of
   China under Grant No. 2019YFB2204800, National Natural Science
   Foundation of China (NSFC) under Grants No. 61874102, No. 61732020, No.
   61931008, and No. U19A2074, and Strategic Priority Research Program of
   Chinese Academy of Sciences under Grant No. XDB44000000.
CR [Anonymous], 2003, Principles and practices of interconnection networks
   [Anonymous], 2006, P IEEE ACM INT C COM
   [Anonymous], 2007, INT TECHNOLOGY ROADM
   Avena-Koenigsberger A, 2018, NAT REV NEUROSCI, V19, P17, DOI 10.1038/nrn.2017.149
   Bai MM, 2016, 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P52, DOI 10.1109/SOCC.2016.7905433
   Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Barabási AL, 1999, SCIENCE, V286, P509, DOI 10.1126/science.286.5439.509
   Benjamin B, 2014, P IEEE, V102, P699, DOI 10.1109/JPROC.2014.2313565
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Blondel V. D., 2008, FAST UNFOLDING COMMU
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Bulut E., 2014, IEEE T PARALL DISTR
   Carrillo S, 2013, IEEE T PARALL DISTR, V24, P2451, DOI 10.1109/TPDS.2012.289
   Chen S, 2020, IEEE T COMPUT AID D, V39, P1191, DOI 10.1109/TCAD.2019.2952134
   Das S, 2017, IEEE T COMPUT AID D, V36, P719, DOI 10.1109/TCAD.2016.2604288
   Dinh TN, 2013, IEEE J SEL AREA COMM, V31, P997, DOI 10.1109/JSAC.2013.130602
   Eguíluz VM, 2005, PHYS REV LETT, V94, DOI 10.1103/PhysRevLett.94.018102
   Gonzalez Joseph E., 2012, P 10 USENIX S OP SYS, P17
   Guclu H, 2009, IEEE T PARALL DISTR, V20, P667, DOI 10.1109/TPDS.2008.150
   Guimerà R, 2005, NATURE, V433, P895, DOI 10.1038/nature03288
   He O, 2012, IEEE T VLSI SYST, V20, P1496, DOI 10.1109/TVLSI.2011.2159280
   Huang J., 2018, LAGRANGIAN RELAXATIO
   Huang JL, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2890499
   James M, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P145, DOI 10.1145/3372780.3380846
   Jang W, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209299
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kim D, 2016, CONF PROC INT SYMP C, P380, DOI 10.1109/ISCA.2016.41
   Kim H, 2016, IEEE T COMPUT, V65, P480, DOI 10.1109/TC.2015.2417525
   Kinsy MA, 2013, IEEE T COMPUT, V62, P59, DOI 10.1109/TC.2011.219
   Kong F, 2014, 2014 5TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), P1080, DOI 10.1109/ICSESS.2014.6933753
   Laughlin SB, 2003, SCIENCE, V301, P1870, DOI 10.1126/science.1089662
   Leskovec J., 2014, SNAP Datasets: Stanford large network dataset collection
   Li YH, 2018, J SUPERCOMPUT, V74, P2916, DOI 10.1007/s11227-018-2339-0
   Liao XH, 2017, NEUROSCI BIOBEHAV R, V77, P286, DOI 10.1016/j.neubiorev.2017.03.018
   Liu WH, 2013, IEEE T COMPUT AID D, V32, P709, DOI 10.1109/TCAD.2012.2235124
   Ma S., 2015, NETWORKS ON CHIP
   Mengke Ge, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P303, DOI 10.1145/3386263.3406904
   Merolla PA, 2014, SCIENCE, V345, P668, DOI 10.1126/science.1254642
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Oshida N, 2006, PHYS REV E, V74, DOI 10.1103/PhysRevE.74.026115
   Petermann T., 2005, ARXIV
   Roy A, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P472, DOI 10.1145/2517349.2522740
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Satish N, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P979, DOI 10.1145/2588555.2610518
   Sawada J, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P130, DOI 10.1109/SC.2016.11
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   SMITH DK, 1994, J OPER RES SOC, V45, P1340, DOI 10.2307/2583863
   Sporns O, 2007, PLOS ONE, V2, DOI 10.1371/journal.pone.0001049
   Sporns O, 2016, ANNU REV PSYCHOL, V67, P613, DOI 10.1146/annurev-psych-122414-033634
   Starobinski D, 2003, IEEE ACM T NETWORK, V11, P411, DOI 10.1109/TNET.2003.813040
   Teuscher C, 2007, CHAOS, V17, DOI 10.1063/1.2740566
   Tosun S, 2009, INT C APPL INF COMM, P1
   Tosun S, 2015, IEEE T COMPUT AID D, V34, P1495, DOI 10.1109/TCAD.2015.2413848
   van den Heuvel MP, 2008, NEUROIMAGE, V43, P528, DOI 10.1016/j.neuroimage.2008.08.010
   van den Heuvel MP, 2013, TRENDS COGN SCI, V17, P683, DOI 10.1016/j.tics.2013.09.012
   Wang XL, 2018, IEICE ELECTRON EXPR, V15, DOI 10.1587/elex.15.20180738
   Watts DJ, 1998, NATURE, V393, P440, DOI 10.1038/30918
   Wu C, 2015, IEEE T COMPUT AID D, V34, P1264, DOI 10.1109/TCAD.2015.2422843
   Xiao Y, 2018, DES AUT TEST EUROPE, P1387, DOI 10.23919/DATE.2018.8342229
   Xue Y., 2014, P 51 ANN DES AUT C, P1
   Zhang Y, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3414060
   Zhong W, 2013, IEICE T FUND ELECTR, VE96A, P1174, DOI 10.1587/transfun.E96.A.1174
NR 62
TC 1
Z9 1
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 9
DI 10.1145/3480961
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Gebregirogis, A
   Tahoori, M
AF Gebregirogis, Anteneh
   Tahoori, Mehdi
TI Approximate Learning and Fault-Tolerant Mapping for Energy-Efficient
   Neuromorphic Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate learning; fault tolerant mapping; CNN; voltage scaling
AB Brain-inspired deep neural networks such as Convolutional Neural Network (CNN) have shown great potential in solving difficult cognitive problems such as object recognition and classification. However, such architectures have high computational energy demand and sensitivity to variation effects, making them inapplicable for energy-constrained embedded learning platforms. To address this issue, we propose a learning and mapping approach that utilizes approximate computing during early design phases for a layer-wise pruning and fault tolerant weight mapping scheme of reliable and energy-efficient CNNs. In the proposed approach, approximate CNN is prepared first by layer-wise pruning of approximable neurons, which have high error tolerance margins using a two-level approximate learning methodology. Then, the pruned network is retrained to improve its accuracy by fine-tuning the weight values. Finally, a fault-tolerant layer-wise neural weight mapping scheme is adopted to aggressively reduce memory operating voltage when loading the weights of error resilient layers for energy-efficiency. Thus, the combination of approximate learning and fault tolerance aware memory operating voltage downscaling techniques enable us to implement robust and energy-efficient approximate inference engine for CNN applications. Simulation results show that the proposed fault tolerant and approximate learning approach can improve the energy-efficiency of CNN inference engines by more than 50% with less than 5% reduction in classification accuracy. Additionally, more than 26% energy-saving is achieved by using the proposed layer-wise mapping-based cache memory operating voltage down-scaling.
C1 [Gebregirogis, Anteneh; Tahoori, Mehdi] Karlsruhe Inst Technol, Chair Dependable Nano Comp, Haid & Neu Str 7 Technol Fabr, D-76131 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Gebregirogis, A (corresponding author), Karlsruhe Inst Technol, Chair Dependable Nano Comp, Haid & Neu Str 7 Technol Fabr, D-76131 Karlsruhe, Germany.
EM anteneh.gebregiorgis@kit.edu; mehdi.tahoori@kit.edu
CR Alemdar H, 2017, IEEE IJCNN, P2547, DOI 10.1109/IJCNN.2017.7966166
   [Anonymous], 2015, NATURE
   [Anonymous], 2020, ACM T DESIGN AUTOMAT, V26
   [Anonymous], 2016, INT C LEARNING REPRE
   [Anonymous], 2017, CoRR
   [Anonymous], 2015, P COMP SCI SWANS UK
   [Anonymous], 2016, ARXIV
   [Anonymous], 2016, PRUNING CONVOLUTIONA
   Audhkhasi Kartik, 2013, 2013 INT JOINT C NEU, P1
   Ballester P, 2016, AAAI CONF ARTIF INTE, P1124
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Bergamaschi Reinaldo, 2008, P 2008 AS S PAC DES
   Castellano G, 1997, IEEE T NEURAL NETWOR, V8, P519, DOI 10.1109/72.572092
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen WL, 2015, PR MACH LEARN RES, V37, P2285
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chippa VK, 2013, DES AUT CON
   Chippa VK, 2010, DES AUT CON, P555
   Choi Jungwook, 2018, P INT C LEARN REPR I
   Ciresan D, 2012, PROC CVPR IEEE, P3642, DOI 10.1109/CVPR.2012.6248110
   Courbariaux M., 2016, BinaryNet: Training deep neural networks with weights and activa
   Dreslinski RG, 2008, INT SYMP MICROARCH, P459, DOI 10.1109/MICRO.2008.4771813
   Du ZD, 2014, ASIA S PACIF DES AUT, P201, DOI 10.1109/ASPDAC.2014.6742890
   Gebregiorgis Anteneh, 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), DOI 10.1145/3061639.3062240
   Gebregiorgis A, 2016, INT SYM QUAL ELECT, P325, DOI 10.1109/ISQED.2016.7479222
   Gebregiorgis A, 2016, DES AUT TEST EUROPE, P205
   Gong Y., 2014, COMPRESSING DEEP CON
   Han S., 2015, ARXIV151000149
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   Hecht-Nielsen R., 1989, IJCNN: International Joint Conference on Neural Networks (Cat. No.89CH2765-6), P593, DOI 10.1109/IJCNN.1989.118638
   Jain S., 2019, P 2019 IEEE STUD C E, P1, DOI DOI 10.1109/SCES46477.2019.8977211
   Krizhevsky A., 2014, CIFAR 10 DATASET
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kuhn KJ, 2011, IEEE T ELECTRON DEV, V58, P2197, DOI 10.1109/TED.2011.2121913
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   Lin M., 2013, ARXIV13124400
   Lin YY, 2016, 2016 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), P17, DOI 10.1109/SiPS.2016.11
   Lin Z., 2015, ARXIV151003009
   Liu T, 2017, ICCAD-IEEE ACM INT, P450, DOI 10.1109/ICCAD.2017.8203812
   Mukhopadhyay S, 2005, IEEE T COMPUT AID D, V24, P1859, DOI 10.1109/TCAD.2005.852295
   Oehlert D, 2018, SCOPES '18: PROCEEDINGS OF THE 21ST INTERNATIONAL WORKSHOP ON SOFTWARE AND COMPILERS FOR EMBEDDED SYSTEMS, P58, DOI 10.1145/3207719.3207731
   P E., 2012, PROC CICC, P1
   Querlioz D, 2013, IEEE T NANOTECHNOL, V12, P288, DOI 10.1109/TNANO.2013.2250995
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Rossi D, 2015, IEEE T VLSI SYST, V23, P743, DOI 10.1109/TVLSI.2014.2320307
   Sarwar SS, 2016, DES AUT TEST EUROPE, P145
   Schmitz Michael J., 2013, US Patent, Patent No. [8,442,697, 8442697]
   Subasi O, 2018, PROC INT CONF PARAL, DOI 10.1145/3225058.3225089
   Tchernev EB, 2005, NEURAL COMPUT, V17, P1646, DOI 10.1162/0899766053723096
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Wen W, 2016, ADV NEUR IN, V29
   Whatmough PN, 2017, ISSCC DIG TECH PAP I, P242, DOI 10.1109/ISSCC.2017.7870351
   Wibowo B, 2017, I S WORKL CHAR PROC, P250, DOI 10.1109/IISWC.2017.8167782
   Yang Haichuan, 2018, ENERGY CONSTRAINED C
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Zhang TY, 2018, LECT NOTES COMPUT SC, V11212, P191, DOI 10.1007/978-3-030-01237-3_12
   Zhou S., 2016, CORR
NR 59
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 21
DI 10.1145/3436491
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500005
DA 2024-07-18
ER

PT J
AU Zhang, Y
   Hong, XP
   Chen, ZS
   Peng, ZB
   Jiang, JH
AF Zhang, Ying
   Hong, Xinpeng
   Chen, Zhongsheng
   Peng, Zebo
   Jiang, Jianhui
TI A Deterministic-Path Routing Algorithm for Tolerating Many Faults on
   Very-Large-Scale Network-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Routing algorithm; fault-tolerant NoC; avoiding deadlock; turn model; 3D
   NoC
AB Very-large-scale network-on-chip (VLS-NoC) has become a promising fabric for supercomputers, but this fabric may encounter the many-fault problem. This article proposes a deterministic routing algorithm to tolerate the effects of many faults in VLS-NoCs. This approach generates routing tables offline using a breadth-first traversal algorithm and stores a routing table locally in each switch for online packet transmission. The approach applies the Tarjan algorithm to degrade the faulty NoC and maximizes the number of available nodes in the reconfigured NoC. In 2D NoCs, the approach updates routing tables of some nodes using the deprecated channel/node rules and avoids deadlocks in the NoC. In 3D NoCs, the approach uses a forbidden-turn selection algorithm and detour rules to prevent faceted rings and ensures the NoC is deadlock-free. Experimental results demonstrate that the proposed approach provides fault-free communications of 2D and 3D NoCs after injecting 40 faulty links. Meanwhile, it maximizes the number of available nodes in the reconfigured NoC. The approach also outperforms existing algorithms in terms of average latency, throughput, and energy consumption.
C1 [Zhang, Ying; Hong, Xinpeng; Chen, Zhongsheng; Jiang, Jianhui] Tongji Univ, Sch Software Engn, Beijing, Peoples R China.
   [Peng, Zebo] Linkoping Univ, Embedded Syst Lab, Linkoping, Sweden.
C3 Tongji University; Linkoping University
RP Zhang, Y (corresponding author), Tongji Univ, Sch Software Engn, Beijing, Peoples R China.
RI Hong, Xinpeng/JQW-5447-2023
OI Hong, Xinpeng/0000-0001-8525-6424
FU National Science Foundation of China (NSFC) [61432017, 61772199,
   61974105]
FX This work is supported by the National Science Foundation of China
   (NSFC), under grant No. (61432017, 61772199, and 61974105).
CR Akgun I, 2019, IEEE MICRO, V39, P46, DOI 10.1109/MM.2019.2937726
   Alizadeh R, 2014, 2014 INTERNATIONAL CONGRESS ON TECHNOLOGY, COMMUNICATION AND KNOWLEDGE (ICTCK)
   [Anonymous], 2016, TECHNICAL REPORT
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Chang K, 2017, ICCAD-IEEE ACM INT, P805, DOI 10.1109/ICCAD.2017.8203860
   Chen S, 2020, IEEE T COMPUT AID D, V39, P1191, DOI 10.1109/TCAD.2019.2952134
   Chen YY, 2017, IEEE T PARALL DISTR, V28, P838, DOI 10.1109/TPDS.2016.2588482
   Chen ZS, 2019, DES AUT TEST EUROPE, P1337, DOI 10.23919/date.2019.8714948
   Coelho A, 2019, IEEE T NANOTECHNOL, V18, P806, DOI 10.1109/TNANO.2019.2931271
   Ebrahimi Masoumeh, 2012, P 2012 15 EUR C DIG, DOI [10.1109/dsd.2012.82, DOI 10.1109/DSD.2012.82]
   Ebrahimi Masoumeh, 2013, P 2013 DES AUT TEST, DOI [10.7873/date.2013.325, DOI 10.7873/DATE.2013.325]
   Fu BZ, 2014, IEEE T VLSI SYST, V22, P113, DOI 10.1109/TVLSI.2012.2235188
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Jesshope C. R., 1989, P 16 ANN INT S COMP, DOI [10.1109/isca.1989.714549, DOI 10.1109/ISCA.1989.714549]
   Lee D, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3357158
   Lee D, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3223046
   Li C, 2018, IEEE T EMERG TOP COM, V6, P538, DOI 10.1109/TETC.2016.2597799
   Liu SL, 2015, IEEE T PARALL DISTR, V26, P2272, DOI 10.1109/TPDS.2014.2345065
   Liu WC, 2018, IEEE T COMPUT, V67, P1818, DOI 10.1109/TC.2018.2844365
   Lu ZH, 2017, IEEE T VLSI SYST, V25, P556, DOI 10.1109/TVLSI.2016.2584781
   Maabi S, 2016, 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P306, DOI 10.1109/SOCC.2016.7905497
   Mello A., 2004, HERMES NOC
   Musavvir S, 2020, IEEE T VLSI SYST, V28, P686, DOI 10.1109/TVLSI.2019.2954770
   Tan W, 2017, J LIGHTWAVE TECHNOL, V35, P5448, DOI 10.1109/JLT.2017.2764956
   Tarjan R., 1972, SIAM Journal on Computing, V1, P146, DOI 10.1137/0201010
   Wächter EW, 2018, IEEE T EMERG TOP COM, V6, P524, DOI 10.1109/TETC.2016.2593640
   Wang L, 2019, IEEE T COMPUT AID D, V38, P1373, DOI 10.1109/TCAD.2018.2855149
   Wu FH, 2019, TSINGHUA SCI TECHNOL, V24, P468, DOI 10.26599/TST.2018.9020104
   Xiang D, 2016, IEEE T COMPUT, V65, P2767, DOI 10.1109/TC.2015.2493548
   Zhang YY, 2017, MATH PROBL ENG, V2017, P1, DOI 10.1155/2017/7696858
   Zhao HZ, 2017, IEEE T COMPUT, V66, P1240, DOI 10.1109/TC.2017.2651828
   Zhao JS, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2015.2463282
   Zou QS, 2017, IEEE T VLSI SYST, V25, P2678, DOI 10.1109/TVLSI.2017.2707119
NR 33
TC 5
Z9 5
U1 7
U2 30
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 8
DI 10.1145/3414060
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200008
DA 2024-07-18
ER

PT J
AU Tadros, RN
   Beerel, PA
AF Tadros, Ramy N.
   Beerel, Peter A.
TI A Theoretical Foundation for Timing Synchronous Systems Using
   Asynchronous Structures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Asynchronous circuits; synchronous systems; timing analysis; clocking;
   Petri nets; marked graphs; superconducting electronics; single flux
   quantum
ID PERFORMANCE EVALUATION; TIME SEPARATION; ALGORITHM; CIRCUITS; EVENTS;
   DESIGN
AB Timing of synchronous systems is an everlasting stumbling block to the booming demands for lower power consumption and higher operation speeds in the electronics industry. This hardship is aggravated by the growing levels of variability in state-of-the-art silicon dimensions and in other beyond-CMOS technologies. Although some designers continue to strongly believe in the performance advantages of being fully synchronous, others have radically shifted toward extremely robust delay-insensitive domains. Targeting a different compromise of both performance and robustness, this article provides sufficient conditions for an asynchronous system to be able to generate the periodic signals necessary for the timing of a fully synchronous system and highlights a specific hierarchical clocking structure that with a single tunable delay satisfies these conditions. Using an asynchronous clock distribution network benefits from both the natural robustness of asynchronous structures and the advantageous performance of synchronous clocking.
C1 [Tadros, Ramy N.; Beerel, Peter A.] Univ Southern Calif USC, 3740 McClintock Ave, Los Angeles, CA 90089 USA.
RP Tadros, RN (corresponding author), Univ Southern Calif USC, 3740 McClintock Ave, Los Angeles, CA 90089 USA.
EM rtadros@use.edu; pabeerel@usc.edu
FU Office of the Director of National Intelligence (ODNI), Intelligence
   Advanced Research Projects Activity (IARPA), via the U.S. Army Research
   Office grant [W911NF-17-1-0120]
FX The research is based upon work supported by the Office of the Director
   of National Intelligence (ODNI), Intelligence Advanced Research Projects
   Activity (IARPA), via the U.S. Army Research Office grant
   W911NF-17-1-0120. The views and conclusions contained herein are those
   of the authors and should not be interpreted as necessarily representing
   the official policies or endorsements, either expressed or implied, of
   the ODNI, IARPA, or the U.S. Government. The U.S. Government is
   authorized to reproduce and distribute reprints for Governmental
   purposes not withstanding any copyright notation herein.
CR Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   Amde M, 2005, IEE P-COMPUT DIG T, V152, P273, DOI 10.1049/ip-cdt:20045093
   [Anonymous], 2015, Internatial Technology Roadmap for Semiconductors 2.0: Executive Report
   Beerel P. A., 2010, A Designer's Guide to Asynchronous VLSI
   Cortadella J, 2016, INT SYMP ASYNCHRON C, P19, DOI 10.1109/ASYNC.2016.14
   Cortadella Jordi, 2013, US Patent, Patent No. [8,446,224, 8446224]
   Dasdan A, 1998, IEEE T COMPUT AID D, V17, P889, DOI 10.1109/43.728912
   DAVID I, 1992, IEEE T COMPUT, V41, P12, DOI 10.1109/12.123378
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Friedman EG, 2001, P IEEE, V89, P665, DOI 10.1109/5.929649
   Gaj K, 1997, J VLSI SIG PROC SYST, V16, P247, DOI 10.1023/A:1007903527533
   Guthaus MR, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442102
   Guthaus MR, 2008, ASIA S PACIF DES AUT, P446
   Hua WMA, 2018, IEEE T COMPUT AID D, V37, P203, DOI 10.1109/TCAD.2017.2693268
   HULGAARD H, 1995, IEEE T COMPUT, V44, P1306, DOI 10.1109/12.475126
   Hulgaard Henrik, 1994, 940202 TR U WASH DEP
   Kameda Y, 1998, ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, P262, DOI 10.1109/ASYNC.1998.666511
   Kasapaki E, 2016, IEEE T VLSI SYST, V24, P479, DOI 10.1109/TVLSI.2015.2405614
   Krstic M, 2007, IEEE DES TEST COMPUT, V24, P430, DOI 10.1109/MDT.2007.164
   Leu D.-J., 1984, 1984 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No. 84CH1993-5), P1381
   Likharev KK, 1991, IEEE T APPL SUPERCON, V1, P3, DOI 10.1109/77.80745
   MAGOTT J, 1984, INFORM PROCESS LETT, V18, P7, DOI 10.1016/0020-0190(84)90067-X
   Mcgee PB, 2007, IEEE IC CAD, P180, DOI 10.1109/ICCAD.2007.4397263
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   Murata T., 1982, P IEEE INT S CIRC SY, V2, P609
   NIELSEN CD, 1994, ACM IEEE D, P70
   RAMAMOORTHY CV, 1980, IEEE T SOFTWARE ENG, V6, P440, DOI 10.1109/TSE.1980.230492
   REITER R, 1968, J ACM, V15, P590, DOI 10.1145/321479.321485
   Restle P. J., 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215), P2, DOI 10.1109/VLSIC.1998.687985
   Sokolov D, 2005, IEEE T COMPUT, V54, P449, DOI 10.1109/TC.2005.61
   Tadros RN, 2018, IEEE T APPL SUPERCON, V28, DOI 10.1109/TASC.2018.2856836
   Tadros RN, 2017, IEEE INT SUPERCOND E
   Tadros Ramy N., 2018, IEEE INT SYMP CIRC S
   Weste N. H. E., 2011, CIRCUITS SYSTEMS PER
NR 34
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 16
DI 10.1145/3373355
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800004
OA Bronze
DA 2024-07-18
ER

PT J
AU Lee, D
   Das, S
   Doppa, JR
   Pande, PP
   Chakrabarty, K
AF Lee, Dongjin
   Das, Sourav
   Doppa, Janardhan Rao
   Pande, Partha Pratim
   Chakrabarty, Krishnendu
TI Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on
   Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Monolithic 3D; electrostatic coupling; NoC; latency; energy; EDP;
   performance; energy efficiency; optimization
ID OPTIMIZATION; TECHNOLOGY; 3D
AB Monolithic-3D-integration (M3D) improves the performance and energy efficiency of 3D ICs over conventional through-silicon-vias-based counterparts. The smaller dimensions of monolithic inter-tier vias offer high-density integration, the flexibility of partitioning logic blocks across multiple tiers, and significantly reduced total wire-length enable high-performance and energy-efficiency. However, the performance of M3D ICs degrades due to the presence of electrostatic coupling when the inter-layer-dielectric thickness between two adjacent tiers is less than 50nm. In this work, we evaluate the performance of an M3D-enabled Network-on-chip (NoC) architecture in the presence of electrostatic coupling. Electrostatic coupling induces significant delay and energy overheads for the multi-tier NoC routers. This in turn results in considerable performance degradation if the NoC design methodology does not incorporate the effects of electrostatic coupling. We demonstrate that electrostatic coupling degrades the energy-delay-product of an M3D NoC by 18.1% averaged over eight different applications from SPLASH-2 and PARSEC benchmark suites. As a countermeasure, we advocate the adoption of electrostatic coupling-aware M3D NoC design methodology. Experimental results show that the coupling-aware M3D NoC reduces performance penalty by lowering the number of multi-tier routers significantly.
C1 [Lee, Dongjin; Das, Sourav; Doppa, Janardhan Rao; Pande, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, Box 642752, Pullman, WA 99164 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Elect & Comp Engn, Box 90291,130 Hudson Hall, Durham, NC 27708 USA.
C3 Washington State University; Duke University
RP Lee, D (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, Box 642752, Pullman, WA 99164 USA.
EM dongjinlee@wsu.edu; sourav.das@wsu.edu; jana.doppa@wsu.edu;
   pande@wsu.edu; krishnendu.chakrabarty@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU US National Science Foundation (NSF) [CNS-1564014, CCF 1514269]; USA
   Army Research Office [W911NF-17-1-0485]
FX This work is supported by the US National Science Foundation (NSF)
   grants CNS-1564014 and CCF 1514269 and USA Army Research Office grant
   W911NF-17-1-0485.
CR Acharya K, 2016, INT SYM QUAL ELECT, P41, DOI 10.1109/ISQED.2016.7479174
   Akturk I, 2013, EUROMICRO WORKSHOP P, P514, DOI 10.1109/PDP.2013.83
   Andrieu F., 2017, P IEEE INT EL DEV M
   [Anonymous], 2011, BENCHMARKING MODERN
   Bandyopadhyay S, 2008, IEEE T EVOLUT COMPUT, V12, P269, DOI 10.1109/TEVC.2007.900837
   Batude P, 2008, 2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P281, DOI 10.1109/ICICDT.2008.4567296
   Batude P., 2011, 2011 IEEE Symposium on VLSI Technology. Digest of Technical Papers, P158
   Batude P., 2017, P IEEE INT EL DEV M
   Batude P, 2012, IEEE J EM SEL TOP C, V2, P714, DOI 10.1109/JETCAS.2012.2223593
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bobba S., 2013, J EMERG TECHNOL COMP, V9, P3
   Das S, 2017, PR IEEE COMP DESIGN, P233, DOI 10.1109/ICCD.2017.43
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Ernst T, 2003, IEEE T ELECTRON DEV, V50, P830, DOI 10.1109/TED.2003.811371
   Golshani N., 2010, IEEE International 3D Systems Integration Conference (3DIC), P1, DOI DOI 10.1109/3DIC.2010.5751441
   Grecu C., 2004, P GREAT LAKES S VLSI, P192
   Hiramoto T, 2003, JPN J APPL PHYS 1, V42, P1975, DOI 10.1143/JJAP.42.1975
   Jeong K, 2009, IEEE T SEMICONDUCT M, V22, P552, DOI 10.1109/TSM.2009.2031789
   KHAYAMBASHI M, 2015, J EMERG TECHNOL COMP, V11, DOI DOI 10.1145/2700236
   Kim KM, 2016, I SYMPOS LOW POWER E, P70, DOI 10.1145/2934583.2934623
   Kim RG, 2016, IEEE T VLSI SYST, V24, P2488, DOI 10.1109/TVLSI.2015.2512611
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Knickerbocker JU, 2008, IBM J RES DEV, V52, P553, DOI 10.1147/JRD.2008.5388564
   KONERU A, 2017, J EMERG TECHNOL COMP, V13, DOI DOI 10.1145/3041026
   Lee Y.-J., 2013, P DES AUT C DAC 13
   Lee YJ, 2012, ICCAD-IEEE ACM INT, P539
   Lin C, 2006, IIH-MSP: 2006 INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, P113
   Liu C, 2011, DES AUT CON, P783
   Lysne O, 2006, IEEE T PARALL DISTR, V17, P51, DOI 10.1109/TPDS.2006.12
   Marinissen Erik Jan, 2009, Proceedings of the 2009 IEEE International Test Conference (ITC 2009), DOI 10.1109/TEST.2009.5355674
   Naor Z, 2015, 2015 INTERNATIONAL CONFERENCE ON COMPUTING, NETWORKING AND COMMUNICATIONS (ICNC), P133, DOI 10.1109/ICCNC.2015.7069329
   Nayak D.K., 2015, Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), P1, DOI 10.1109/S3S.2015.7333538
   Panth S., 2014, P 51 ACM EDAC IEEE D
   Peh LS, 2001, IEEE MICRO, V21, P26, DOI 10.1109/40.903059
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   Sabry M., 2015, IEEE COMPUT
   Samal SK, 2016, P INT C NANOCHANNEL
   Seiculescu C, 2009, DES AUT TEST EUROPE, P9
   Van der Plas G, 2011, IEEE J SOLID-ST CIRC, V46, P293, DOI 10.1109/JSSC.2010.2074070
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Yu YS, 2016, IEEE T ELECTRON DEV, V63, P3346, DOI 10.1109/TED.2016.2578946
NR 41
TC 10
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 62
DI 10.1145/3357158
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300004
OA Bronze
DA 2024-07-18
ER

PT J
AU Li, TT
   Sapatnekar, SS
AF Li, Tengtao
   Sapatnekar, Sachin S.
TI Stress-Induced Performance Shifts in 3D DRAMs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Stress; 3D DRAMs; wide I/O; finite element analysis; performance
   analysis; package substrate
ID STACKED DRAM; RELIABILITY; IMPACT
AB 3D-stacked DRAMs can significantly increase cell density and bandwidth while also lowering power consumption. However, 3D structures experience significant thermomechanical stress due to the differential rate of contraction of the constituent materials, which have different coefficients of thermal expansion. This impacts circuit performance. This article develops a procedure that performs a performance analysis of 3D DRAMs, capturing the impact of both layout-aware stress and layout-independent stress on parameters such as latency, leakage power, refresh power, area, and bus delay. The approach first proposes a semianalytical stress analysis method for the entire 3D DRAM structure, capturing the stress induced by through-silicon-vias (TSVs), micro bumps, package bumps, and warpage. Next, this stress is translated to variations in device mobility and threshold voltage, after which analytical models for latency, leakage power, and refresh power are derived. Finally, a complete analysis of performance variations is performed for various 3D DRAM layout configurations to assess the impact of layout-dependent stress. We explore the use of alternative flexible package substrate options to mitigate the performance impact of stress. Specifically, we explore the use of an alternative bendable package substrate made of polyimide to reduce warpage-induced stress, and show that it reduces stress-induced variations and improves the performance metrics for stacked 3D DRAMs.
C1 [Li, Tengtao; Sapatnekar, Sachin S.] Univ Minnesota, 200 Union St SE, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Li, TT (corresponding author), Univ Minnesota, 200 Union St SE, Minneapolis, MN 55455 USA.
EM lixx2967@umn.edu; sachin@umn.edu
FU NSF [CCF-1421606]
FX This work was supported in part by the NSF under award CCF-1421606.
CR Burghartz J., 2010, ULTRATHIN CHIP TECHN
   Cantatore E., 2013, Applications of organic and printed electronics
   Chen K, 2012, DES AUT TEST EUROPE, P33
   Coombs C.F., 2008, PRINTED CIRCUITS HDB, VFifth
   Diaham S, 2015, J APPL POLYM SCI, V132, DOI 10.1002/app.42461
   Garrou P., 2011, Technology and Applications of 3D Integrated Circuits, V1
   Hasegawa M, 2007, POLYM J, V39, P610, DOI 10.1295/polymj.PJ2006234
   HERRING C, 1956, PHYS REV, V101, P944, DOI 10.1103/PhysRev.101.944
   Jaeger RC, 2000, IEEE J SOLID-ST CIRC, V35, P85, DOI 10.1109/4.818923
   Jin DU, 2009, 2009 SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS, VOL XL, BOOKS I - III, P983
   Jung M, 2014, COMMUN ACM, V57, P107, DOI 10.1145/2494536
   Jung M, 2013, IEEE T COMPUT AID D, V32, P1694, DOI 10.1109/TCAD.2013.2265372
   Kang U, 2010, IEEE J SOLID-ST CIRC, V45, P111, DOI 10.1109/JSSC.2009.2034408
   Kim JS, 2012, IEEE J SOLID-ST CIRC, V47, P107, DOI 10.1109/JSSC.2011.2164731
   Kim W, 2014, IEEE INT INTERC TECH, P389, DOI 10.1109/IITC.2014.6831841
   Lee DU, 2015, IEEE J SOLID-ST CIRC, V50, P191, DOI 10.1109/JSSC.2014.2360379
   Li TL, 2010, J PHYS CHEM B, V114, P6825, DOI 10.1021/jp101857w
   Lienhard JH, 2011, HEAT TRANSFER TXB
   Macri J., 2015, 2015 IEEE HOT CHIPS
   Marella SK, 2015, IEEE T VLSI SYST, V23, P1308, DOI 10.1109/TVLSI.2014.2335154
   Montméat P, 2018, MICROSYST TECHNOL, V24, P793, DOI 10.1007/s00542-017-3519-1
   Pawlowski J.T., 2016, 2011 IEEE HOT CHIPS, DOI [DOI 10.1109/HOTCHIPS.2011.7477494, 10.1109/HOTCHIPS.2011.7477494]
   Sun Y., 2007, J APPL PHYS, V101, P10
   Tan CS, 2012, 3D INTEGRATION FOR VLSI SYSTEMS, P1
   Teixeira R.C., 2008, Journal Integrated Circuits and Systems, V3, P83
   Thoziyoor S., 2009, CACTI tools
   Thoziyoor Shyamkumar, 2008, Technical Report. Technical Report HPL-2008-20
   Wang C, 2013, NAT MATER, V12, P899, DOI [10.1038/NMAT3711, 10.1038/nmat3711]
   Wei Zhang, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P326, DOI 10.1109/ISSCC.2011.5746339
   Zhang T, 2014, PR GR LAK SYMP VLSI, P51, DOI 10.1145/2591513.2591529
   Zhang WM, 2005, IEEE T ELECTRON DEV, V52, P263, DOI [10.1109/TED.2004.842716, 10.1109/TEd.2004.842716]
   Zou QS, 2013, DES AUT TEST EUROPE, P1255
NR 32
TC 0
Z9 0
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 51
DI 10.1145/3331527
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600004
OA Bronze
DA 2024-07-18
ER

PT J
AU Erol, OE
   Ozev, S
AF Erol, Osman Emir
   Ozev, Sule
TI Knowledge- and Simulation-Based Synthesis of Area-Efficient Passive Loop
   Filter Incremental Zoom-ADC for Built-In Self-Test Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design automation; passive delta sigma modulators; incremental zooming
   ADC
ID HIGH-LEVEL SYNTHESIS; SWITCHED-CAPACITOR; DESIGN; BIST
AB We propose a fully differential, synthesizable zoom-ADC architecture with a passive loop filter for low-frequency Built-In Self-Test (BIST) applications, along with a synthesis tool that can target various design specifications. We present the detailed ADC architecture and a step-by-step process for designing the zoom-ADC. The design flow does not rely on the extensive knowledge of an experienced ADC designer. Two ADCs have been synthesized with different performance requirements in the 65nm CMOS process. The first ADC achieves a 90.4dB Signal-to-Noise Ratio (SNR) in 512 mu s measurement time and consumes 17 mu W power. The second design achieves a 78.2dB SNR in 31.25 mu s measurement time and consumes 63 mu W power.
C1 [Erol, Osman Emir; Ozev, Sule] Arizona State Univ, Sch Elect Comp & Energy Engn, Goldwater Ctr 208, 650 E Tyler Mall,POB 875706, Tempe, AZ 85287 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Erol, OE (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Goldwater Ctr 208, 650 E Tyler Mall,POB 875706, Tempe, AZ 85287 USA.
FU National Science Foundation [1617562]; Semiconductor Research
   Corporation [2712.003]; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [1617562] Funding
   Source: National Science Foundation
FX This work is supported by National Science Foundation with Grant Number
   1617562 and by Semiconductor Research Corporation by Task Number
   2712.003.
CR Agah A., 2010, IEEE J SOLID STATE C, V45
   Agnes A, 2012, ANALOG INTEGR CIRC S, V72, P531, DOI 10.1007/s10470-011-9752-0
   Allen P. E., 1986, Proceedings of the IEEE 1986 Custom Integrated Circuits Conference (Cat. No.86CH2258-2), P552
   [Anonymous], 2017, CISC VIS NETW IND GL
   Arabi K., 1998, IEEE T VLSI SYSTEMS, V6, P3
   Chae Y, 2013, IEEE J SOLID-ST CIRC, V48, P3019, DOI 10.1109/JSSC.2013.2278737
   Chandra N., 2001, P IEEE INT S CIRC SY, V5
   Chen C. H., 2014, P IEEE 6 INT C CLOUD, P312
   Chen F., 2003, IEEE INT SOL STAT CI
   Daems W, 2003, IEEE T COMPUT AID D, V22, P517, DOI 10.1109/TCAD.2003.810742
   DEGRAUWE MGR, 1987, IEEE J SOLID-ST CIRC, V22, P1106, DOI 10.1109/JSSC.1987.1052861
   Enz CC, 1996, P IEEE, V84, P1584, DOI 10.1109/5.542410
   Erol OE, 2015, DES AUT TEST EUROPE, P1559
   Gielen GGE, 1996, IEEE T CIRCUITS-II, V43, P77, DOI 10.1109/82.486454
   Hafed M., 2003, IEEE T INSTRUMENTATI, V52, P6
   HARJANI R, 1989, IEEE T COMPUT AID D, V8, P1247, DOI 10.1109/43.44506
   Harpe P, 2013, ISSCC DIG TECH PAP I, V56, P270, DOI 10.1109/ISSCC.2013.6487730
   Hong H, 2003, IEEE T CIRCUITS SY 2, Vii
   Hong HC, 2003, IEEE T CIRCUITS-II, V50, P553, DOI 10.1109/TCSII.2003.814812
   Huang J., 2000, P ASP DAC 2000 AS S
   Jeong JW, 2016, IEEE VLSI TEST SYMP
   Jyuo-Min S., 1998, IEEE International Conference on Computer-Aided Design, Santa Clara, CA, USA, 1988, P484
   Katic Nikola, 2013, P IEEE 56 INT MIDW S, P113
   Kenney J. G., 1988, IEEE International Conference on Computer-Aided Design, ICCAD-88. Digest of Technical Papers (IEEE Cat. No.88CH2657-5), P496, DOI 10.1109/ICCAD.1988.122557
   Kim J., 2012, P IEEE INT SOL STAT
   Kuo TH, 1999, IEEE T CIRCUITS-II, V46, P6, DOI 10.1109/82.749075
   Liou CY, 2013, ISSCC DIG TECH PAP I, V56, P280, DOI 10.1109/ISSCC.2013.6487735
   Liu T., 2014, Proc. IEEE VLSI Test Symp, P1
   Maghami Mohammad Hossein, 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2008), P360, DOI 10.1109/ICECS.2008.4674865
   Mandal P, 2001, IEEE T COMPUT AID D, V20, P22, DOI 10.1109/43.905672
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   Nuzzo P, 2008, IEEE T CIRCUITS-I, V55, P1441, DOI 10.1109/TCSI.2008.917991
   Oshita T., 2016, PROCESS IEEE J SOLID, V51, P2
   OWEN EW, 1980, IEEE T CIRCUITS SYST, V27, P137, DOI 10.1109/TCS.1980.1084784
   Parthasarathy K, 2003, ACM T DES AUTOMAT EL, V8, P522, DOI 10.1145/944027.944035
   Quiquempoix V, 2006, IEEE J SOLID-ST CIRC, V41, P1562, DOI 10.1109/JSSC.2006.873891
   Razavi B., 2015, IEEE SOLID STATE CIR, V2
   Roberts G.W., 2011, An Introduction to Mixed-Signal IC test and Measurement, V2nd
   Rombouts P, 1996, ELECTRON LETT, V32, P293, DOI 10.1049/el:19960258
   Ruiz-Amaya J, 2005, IEEE T CIRCUITS-I, V52, P1795, DOI 10.1109/TCSI.2005.852479
   Seo M., 2012, IEEE J SOLID STATE C
   Suarez R. E., 1975, IEEE J SOLID-ST CIRC, V10, P279
   Taillefer C. S., 2009, IEEE T CIRCUITS SYST, V56
   Tang A. T. K., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P386, DOI 10.1109/ISSCC.2002.993094
   Tang F, 2016, IEEE T ELECTRON DEV, V63, P162, DOI 10.1109/TED.2015.2450253
   Tang H, 2006, IEEE T COMPUT AID D, V25, P597, DOI 10.1109/TCAD.2005.854633
   TONER MF, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P805, DOI 10.1109/TEST.1993.470621
   Vanderhaegen JR, 2004, DES AUT CON, P133, DOI 10.1145/996566.996608
   Veillette B. R., 1995, P IEEE ITC 1995
   Yeknami AF, 2014, IEEE T CIRCUITS-I, V61, P358, DOI 10.1109/TCSI.2013.2278346
   Zhichao Tan, 2012, 2012 IEEE Symposium on VLSI Circuits, P24, DOI 10.1109/VLSIC.2012.6243771
NR 51
TC 4
Z9 4
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 3
DI 10.1145/3266227
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700003
DA 2024-07-18
ER

PT J
AU Ghasemzadeh, H
   Fallahzadeh, R
   Jafari, R
AF Ghasemzadeh, Hassan
   Fallahzadeh, Ramin
   Jafari, Roozbeh
TI A Hardware-Assisted Energy-Efficient Processing Model for Activity
   Recognition Using Wearables
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Medical embedded systems; body sensor
   networks; signal processing; wearable monitoring systems; power
   optimization
ID LOW-POWER; WIRELESS; BATTERYLESS; FEASIBILITY; SYSTEM
AB Wearables are being widely utilized in health and wellness applications, primarily due to the recent advances in sensor and wireless communication, which enhance the promise of wearable systems in providing continuous and real-time monitoring and interventions. Wearables are generally composed of hardware/software components for collection, processing, and communication of physiological data. Practical implementation of wearable monitoring in real-life applications is currently limited due to notable obstacles. The wearability and form factor are dominated by the amount of energy needed for sensing, processing, and communication. In this article, we propose an ultra-low-power granular decision-making architecture, also called screening classifier, which can be viewed as a tiered wake-up circuitry, consuming three orders of magnitude-less power than the state-of-the-art low-power microcontrollers. This processing model operates based on computationally simple template matching modules, based on coarse-to fine-grained analysis of the signals with on-demand and gradually increasing the processing power consumption. Initial template matching rejects signals that are clearly not of interest from the signal processing chain, keeping the rest of processing blocks idle. If the signal is likely of interest, the sensitivity and the power of the template matching modules are gradually increased, and ultimately, the main processing unit is activated. We pose optimization techniques to efficiently split a full template into smaller bins, called mini-templates, and activate only a subset of bins during each classification decision. Our experimental results on real data show that this signal screening model reduces power consumption of the processing architecture by a factor of 70% while the sensitivity of detection remains at least 80%.
C1 [Ghasemzadeh, Hassan; Fallahzadeh, Ramin] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
   [Jafari, Roozbeh] Texas A&M Univ, Ctr Remote Hlth Care Technol & Syst, Dept Biomed Engn, College Stn, TX 77843 USA.
   [Jafari, Roozbeh] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX 77843 USA.
   [Jafari, Roozbeh] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
C3 Washington State University; Texas A&M University System; Texas A&M
   University College Station; Texas A&M University System; Texas A&M
   University College Station; Texas A&M University System; Texas A&M
   University College Station
RP Ghasemzadeh, H (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
EM hassan@eecs.wsu.edu; rfallahz@eecs.wsu.edu; rjafari@tamu.edu
OI Jafari, Roozbeh/0000-0002-6358-0458
FU National Science Foundation [CNS-1150079, ECCS-1509063]; TerraSwarm, one
   of six centers of STARnet, a Semiconductor Research Corporation program
   - MARCO and DARPA
FX This work was supported in part by the National Science Foundation,
   under grants CNS-1150079 and ECCS-1509063, and the TerraSwarm, one of
   six centers of STARnet, a Semiconductor Research Corporation program
   sponsored by MARCO and DARPA. Any opinions, findings, conclusions, or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the funding organizations.
CR Abbate Stefano, 2014, INT J TELEMEDICINE A, V2014
   Alinia P., 2015, 2015 IEEE 12th International Conference on Wearable and Implantable Body Sensor Networks (BSN), P1
   Amato Giuseppe, 2013, AGENTS ARTIFICIAL IN, P224
   [Anonymous], LECT NOTES I COMP SC, DOI DOI 10.1007/978-3-642-36632-1_19
   Cancela J, 2014, SENSORS-BASEL, V14, P4618, DOI 10.3390/s140304618
   Chaimanonart Nattapon, 2009, 15th International Conference on Solid-State Sensors, Actuators and Microsystems. Transducers 2009, P1473, DOI 10.1109/SENSOR.2009.5285822
   Chao L, 2007, IEEE INT SYMP CIRC S, P1349
   Cheng YY, 2014, GAIT POSTURE, V40, P403, DOI 10.1016/j.gaitpost.2014.05.064
   Cleven NJ, 2014, CARDIOVASC INTER RAD, V37, P1580, DOI 10.1007/s00270-014-0842-0
   Cong P., 2009, IEEE INT SOL STAT CI
   Cong P, 2009, IEEE J SOLID-ST CIRC, V44, P3631, DOI 10.1109/JSSC.2009.2035551
   Dobkin BH, 2013, CURR OPIN NEUROL, V26, P602, DOI 10.1097/WCO.0000000000000026
   Douseki T, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P163, DOI 10.1109/CICC.2003.1249383
   Fallahzadeh R, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATION WORKSHOPS (PERCOM WORKSHOPS), P57, DOI 10.1109/PERCOMW.2015.7133994
   Feige U, 2004, ALGORITHMICA, V40, P219, DOI 10.1007/s00453-004-1110-5
   Ghasemzadeh H, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2501626.2501636
   Ghasemzadeh H, 2011, ACM IEEE INT CONF CY, P77, DOI 10.1109/ICCPS.2011.26
   Ghasemzadeh H, 2011, IEEE T IND INFORM, V7, P66, DOI 10.1109/TII.2010.2089990
   Ghasemzadeh H, 2010, IEEE T INF TECHNOL B, V14, P425, DOI 10.1109/TITB.2009.2036722
   Ghasemzadeh H, 2009, IEEE J SEL AREA COMM, V27, P58, DOI 10.1109/JSAC.2009.090107
   Guenterberg E, 2009, SIXTH INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P339, DOI 10.1109/P3644.44
   Guenterberg E, 2009, IEEE T INF TECHNOL B, V13, P1019, DOI 10.1109/TITB.2009.2028421
   Hagler S, 2010, IEEE T BIO-MED ENG, V57, P813, DOI 10.1109/TBME.2009.2036732
   Hezarjaribi Niloofar, 2016, IEEE ACM DESIGN AUTO
   Huiku Matti, 2013, US Patent, Patent No. [8,571,622, 8571622]
   Huynh Tam, 2008, P 10 INT C UB COMP, P10
   Jia Di, 2014, US Patent, Patent No. [8,664,977., 8664977]
   Jinyong Zhang, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P115, DOI 10.1109/ICGCS.2010.5543086
   Jones WD, 2007, IEEE SPECTRUM, V44, P10, DOI 10.1109/MSPEC.2007.4337656
   Kim MH, 2011, HUM MOVEMENT SCI, V30, P596, DOI 10.1016/j.humov.2010.09.003
   Lanza G, 2015, SLEEP MED REV, V19, P39, DOI 10.1016/j.smrv.2014.04.001
   Lara OD, 2013, IEEE COMMUN SURV TUT, V15, P1192, DOI 10.1109/SURV.2012.110112.00192
   Liew WS, 2009, IEEE CUST INTEGR CIR, P507, DOI 10.1109/CICC.2009.5280795
   Lin Z, 2010, IEEE T PATTERN ANAL, V32, P604, DOI 10.1109/TPAMI.2009.204
   Logan B., 2007, A long-term evaluation of sensing modalities for activity recognition
   Lou DM, 2013, APPL MECH MATER, V316-317, P1178, DOI 10.4028/www.scientific.net/AMM.316-317.1178
   Ma Yuchao., 2015, Wearable and Implantable Body Sensor Networks (BSN), 2015 IEEE 12th International Conference on, P1
   Maciuca Andrei, 2013, 4 INT S EL EL ENG, P1
   Mandal S, 2010, IEEE PERVAS COMPUT, V9, P71, DOI 10.1109/MPRV.2010.1
   Moller AB, 2012, DISABIL REHABIL, V34, P2251, DOI 10.3109/09638288.2012.683479
   Najafi N, 2004, BIOMED MICRODEVICES, V6, P61, DOI 10.1023/B:BMMD.0000013367.30870.4e
   Parramon J, 1997, P ANN INT IEEE EMBS, V19, P2225, DOI 10.1109/IEMBS.1997.758801
   Regterschot GRH, 2014, GAIT POSTURE, V39, P303, DOI 10.1016/j.gaitpost.2013.07.122
   Rolland Y, 2006, EUR J EPIDEMIOL, V21, P113, DOI 10.1007/s10654-005-5458-x
   Roy K, 2003, P IEEE, V91, P305, DOI 10.1109/JPROC.2002.808156
   Saeedi R, 2014, PROCEEDINGS OF THE 2014 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING (UBICOMP'14 ADJUNCT), P833, DOI 10.1145/2638728.2641313
   Saeedi Ramyar, 2014, P AS C SIGN SYST COM
   Salarian A, 2013, IEEE T BIO-MED ENG, V60, P72, DOI 10.1109/TBME.2012.2223465
   Sarma Dhulipala V. R., 2014, J I ENG INDIA B, P1
   Sasaki S., 2006, SICE-ICASE, P3567
   Shahrokhi F, 2010, IEEE T BIOMED CIRC S, V4, P149, DOI 10.1109/TBCAS.2010.2041350
   Shoeb A, 2009, IEEE ENG MED BIO, P4202, DOI 10.1109/IEMBS.2009.5333790
   Sigmund E, 2014, EUR J PEDIATR, V173, P321, DOI 10.1007/s00431-013-2158-5
   Stikic M, 2011, IEEE T PATTERN ANAL, V33, P2521, DOI 10.1109/TPAMI.2011.36
   Tamrat T., 2012, 2012 6th International Conference on Pervasive Computing Technologies for Healthcare, P297, DOI 10.4108/icst.pervasivehealth.2012.248643
   Tamura T, 2013, ADV SCI TECH, V85, P28, DOI 10.4028/www.scientific.net/AST.85.28
   van Emmerik REA, 2002, EXERC SPORT SCI REV, V30, P177, DOI 10.1097/00003677-200210000-00007
   Varel Ç, 2014, J MICROMECH MICROENG, V24, DOI 10.1088/0960-1317/24/4/045012
   Volpato S, 2008, J GERONTOL A-BIOL, V63, P1393, DOI 10.1093/gerona/63.12.1393
   Zhang Y, 2013, J MATER CHEM B, V1, P132, DOI 10.1039/c2tb00071g
   Zheng EH, 2014, INT J ADV ROBOT SYST, V11, DOI 10.5772/57788
NR 61
TC 12
Z9 12
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 58
DI 10.1145/2886096
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500004
DA 2024-07-18
ER

PT J
AU Zhang, RY
   Kaneko, M
AF Zhang, Renyuan
   Kaneko, Mineo
TI Robust and Low-Power Digitally Programmable Delay Element Designs
   Employing Neuron-MOS Mechanism
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Programmable delay element;
   insensitivity to variations and temperature; low-power
AB The feasibility of designing digitally programmable delay elements (PDEs) employing neuron-MOS mechanism is investigated in this work. By coupling the capacitors on the gate of the MOS transistor, the current flowing through the transistor can be digitally tuned without additional static power consumption. Various switching delays are generated by a clock buffer stage in this manner. Two types of neuron-MOS-based PDEs are suggested in this article. One of them is realized by directly applying capacitor-coupling technology on the transistors of an inverter as a clock buffer. The delay programmability is realized by tuning the charging/discharging current through the neuron-MOS inverter digitally. Since no additional transistor is introduced into the charging/discharging path, the performance fluctuation due to process variations on MOS transistors is reduced. The temperature effect is also partially compensated by the proposed neuron-MOS implementation. Another type of PDE circuit is proposed by employing a reliable reference-current-generator, where the neuron-MOS transistor acts as a linearly tunable resistance. A stable reference current is generated and used for charging/discharging the inverter as a clock buffer. As a result, the switching delay of the inverter is linearly programmed by digital input patterns. In general, both types of suggested PDE circuits achieve improved or fair performances over the robustness, power consumption, and linearity.
C1 [Zhang, Renyuan; Kaneko, Mineo] Japan Adv Inst Sci & Technol, Sch Informat Sci, Nomi, Ishikawa 9231292, Japan.
C3 Japan Advanced Institute of Science & Technology (JAIST)
RP Zhang, RY (corresponding author), Japan Adv Inst Sci & Technol, Sch Informat Sci, Asahidai 1-50, Nomi, Ishikawa 9231292, Japan.
EM rzhang@jaist.ac.jp
FU JSPS KAKENHI Grant [26870227]; Grants-in-Aid for Scientific Research
   [26870227] Funding Source: KAKEN
FX This work is supported by the JSPS KAKENHI Grant Number 26870227.
CR Babu VS, 2010, IEEE COMP SOC ANN, P206, DOI 10.1109/ISVLSI.2010.52
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Hasler P, 2001, IEEE T CIRCUITS-II, V48, P1, DOI 10.1109/TCSII.2001.913180
   Jasielski J, 2013, MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, P185
   Jung LH, 2011, IEEE INT SYMP CIRC S, P833
   Kaneko M, 2012, PR IEEE COMP DESIGN, P460, DOI 10.1109/ICCD.2012.6378679
   KAO M. Y. C., 2011, P IEEE ACM INT C COM, P474
   Kobenge SB, 2009, 2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P83, DOI 10.1109/ASQED.2009.5206292
   Kyoungho Woo, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P68, DOI 10.1109/ISSCC.2009.4977311
   Lim KH, 2013, IEEE T COMPUT AID D, V32, P392, DOI 10.1109/TCAD.2012.2220769
   Mahapatra NR, 2002, 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, P473
   Maymandi-Nejad M, 2003, IEEE T VLSI SYST, V11, P871, DOI 10.1109/TVLSI.2003.810787
   PARK YS, 2009, P IEEE INT SOC DES C, P496
   Parthibhan N, 2012, 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC), P146, DOI 10.1109/ICACC.2012.33
   SHIBATA T, 1992, IEEE T ELECTRON DEV, V39, P1444, DOI 10.1109/16.137325
   Shibata T., 2012, Cellular Nanoscale Networks and Their Applications (CNNA), 2012 13th International Workshop on, P1, DOI [10.1109/CNNA.2012.6331464, DOI 10.1109/CNNA.2012.6331464]
   Uy S.K.J., 2009, WORLD ACAD SCI ENG T, V50, P966
   Yang J., 2006, P 2006 IEEE S COMPUT, P1
   Zhang JM, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, P769
NR 19
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 64
DI 10.1145/2740963
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900018
OA Bronze
DA 2024-07-18
ER

PT J
AU Maric, B
   Abella, J
   Cazorla, FJ
   Valero, M
AF Maric, Bojan
   Abella, Jaume
   Cazorla, Francisco J.
   Valero, Mateo
TI Hybrid Cache Designs for Reliable Hybrid High and Ultra-Low Voltage
   Operation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Cache memories; low energy; hybrid
   voltage operation; embedded real time
ID SENSOR NETWORK; EFFICIENT; MEMORY; PROCESSOR; ARCHITECTURE; BEHAVIOR
AB Geometry scaling of semiconductor devices enables the design of ultra-low-cost (e.g., below 1 USD) battery-powered resource-constrained ubiquitous devices for environment, urban life, and body monitoring. These sensor-based devices require high performance to react in front of infrequent particular events as well as extreme energy efficiency in order to extend battery lifetime during most of the time when low performance is required. In addition, they require real-time guarantees. The most suitable technological solution for these devices consists of using hybrid processors able to operate at: (i) high voltage to provide high performance and (ii) near-/subthreshold voltage to provide ultra-low energy consumption. However, the most efficient SRAM memories for each voltage level differ and trading off different SRAM designs is mandatory. This is particularly true for cache memories, which occupy most of the processor's area.
   In this article, we propose new, simple, single-Vcc-domain hybrid L1 cache architectures suitable for reliable hybrid high and ultra-low voltage operation. In particular, the cache is designed by combining heterogeneous SRAM cell types: some of the cache ways are optimized to satisfy high-performance requirements during high voltage operation, whereas the rest of the ways provide ultra-low energy consumption and reliability during near-/subthreshold voltage operation. We analyze the performance, energy, and power impact of the proposed cache designs when using them to implement L1 caches in a processor. Experimental results show that our hybrid caches can efficiently and reliably operate across a wide range of voltages, consuming little energy at near-/subthreshold voltage as well as providing high performance at high voltage without decreasing reliability levels to provide strong performance guarantees, as required for our target market.
C1 [Maric, Bojan; Abella, Jaume; Cazorla, Francisco J.; Valero, Mateo] Univ Politecn Cataluna, Barcelona Super Comp Ctr BSC CNS, Nexus 2 Bldg,Jordi Girona 29, Barcelona 08034, Spain.
   [Cazorla, Francisco J.] Inst Invest Inteligencia Artificial, Barcelona Supercomp Ctr, Barcelona, Spain.
C3 Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS); Consejo Superior de Investigaciones Cientificas (CSIC); CSIC
   - Instituto de Investigacion en Inteligencia Artificial (IIIA);
   Universitat Politecnica de Catalunya; Barcelona Supercomputer Center
   (BSC-CNS)
RP Maric, B (corresponding author), Univ Politecn Cataluna, Barcelona Super Comp Ctr BSC CNS, Nexus 2 Bldg,Jordi Girona 29, Barcelona 08034, Spain.
EM bozzzan@gmail.com
RI Cazorla, Francisco J./D-7261-2016; Valero, Mateo/L-5709-2014; Abella,
   Jaume/B-7422-2016
OI Cazorla, Francisco J./0000-0002-3344-376X; Valero,
   Mateo/0000-0003-2917-2482; Abella, Jaume/0000-0001-7951-4028
FU Spanish Ministry of Science and Innovation [TIN2012-34557]; HiPEAC
   Network of Excellence; UPC under grant FPI-UPC
FX This work has been partially supported by the Spanish Ministry of
   Science and Innovation under grant TIN2012-34557, the HiPEAC Network of
   Excellence, and the UPC under grant FPI-UPC.
CR Abella J, 2003, PR IEEE COMP DESIGN, P8, DOI 10.1109/ICCD.2003.1240866
   Abella Jaume, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P111, DOI 10.1145/1669112.1669128
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   [Anonymous], 2009, UPCDACRRCAP200915
   [Anonymous], 2008, First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem)
   [Anonymous], 2006, P 19 INT C VLSI DES
   Ansari Amin, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P100, DOI 10.1145/1669112.1669127
   ARM, 2009, CORT A5TM TECHN REF
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Calhoun BH, 2007, IEEE J SOLID-ST CIRC, V42, P680, DOI 10.1109/JSSC.2006.891726
   Calhoun BH, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1145/1013235.1013265
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Chen GK, 2007, IEEE IC CAD, P660, DOI 10.1109/ICCAD.2007.4397341
   Chen JH, 2006, IEEE J SOLID-ST CIRC, V41, P2344, DOI 10.1109/JSSC.2006.881549
   Chishti Zeshan, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P89, DOI 10.1145/1669112.1669126
   Choi YG, 2011, DES AUT CON, P978
   Dreslinski RG, 2008, INT SYMP MICROARCH, P459, DOI 10.1109/MICRO.2008.4771813
   Ferdinand C, 1999, REAL-TIME SYST, V17, P131, DOI 10.1023/A:1008186323068
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Floyd M, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.29
   Fujii S, 2004, LECT NOTES COMPUT SC, V3207, P217
   Gerosa G, 2009, IEEE J SOLID-ST CIRC, V44, P73, DOI 10.1109/JSSC.2008.2007170
   Ghasemi HR, 2011, INT S HIGH PERF COMP, P38, DOI 10.1109/HPCA.2011.5749715
   Hanson S, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P363, DOI 10.1109/LPE.2006.4271868
   Hanson S, 2009, IEEE J SOLID-ST CIRC, V44, P1145, DOI 10.1109/JSSC.2009.2014205
   He YF, 2011, IEEE T MOBILE COMPUT, V10, P1558, DOI 10.1109/TMC.2011.83
   Huang W, 2012, INT SYMP MICROARCH, P224, DOI 10.1109/MICRO.2012.29
   Jain S., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P66, DOI 10.1109/ISSCC.2012.6176932
   Kanter D., 2008, AMD FUSION ARCHITECT
   Khan SM, 2013, INT S HIGH PERF COMP, P119, DOI 10.1109/HPCA.2013.6522312
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   Kulkarni JP, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P171, DOI 10.1145/1283780.1283818
   Kusumoto F., 2008, CARDIAC PACING CLIN
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Liu ZY, 2007, IEEE INT SYMP CIRC S, P2774, DOI 10.1109/ISCAS.2007.378628
   Maric B., 2012, PROC GREAT LAKES S V, P245
   Maric B, 2011, PROCEEDINGS OF THE 2011 8TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF 2011), DOI 10.1145/2016604.2016619
   Muralimanohar Naveen., 2009, CACTI 60 TOOL UNDERS
   Narendra S., 2002, International Symposium on Low Power Electronics and Design, P19
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Roberts D, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P570, DOI 10.1109/DSD.2007.4341526
   Sasan Avesta., 2009, CASES 09 P 2009 INT, P251
   Szewczyk R, 2004, LECT NOTES COMPUT SC, V2920, P307
   Truong DN, 2009, IEEE J SOLID-ST CIRC, V44, P1130, DOI 10.1109/JSSC.2009.2013772
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   Verma N., 2008, IEEE J SOLID-ST CIRC, V40, P1
   Werner-Allen G, 2006, IEEE INTERNET COMPUT, V10, P18, DOI 10.1109/MIC.2006.26
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Zhai B., 2007, International Solid-State Circuits Conference, P332
   Zhai B, 2009, IEEE T VLSI SYST, V17, P1127, DOI 10.1109/TVLSI.2008.2007564
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   Zhao W, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P585
   Zhou ST, 2010, PR IEEE COMP DESIGN, P112, DOI 10.1109/ICCD.2010.5647605
NR 55
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 10
DI 10.1145/2658988
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400010
DA 2024-07-18
ER

PT J
AU Lim, J
   Lakshminarayana, NB
   Kim, H
   Song, W
   Yalamanchili, S
   Sung, W
AF Lim, Jieun
   Lakshminarayana, Nagesh B.
   Kim, Hyesoon
   Song, William
   Yalamanchili, Sudhakar
   Sung, Wonyong
TI Power Modeling for GPU Architectures Using McPAT
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Measurement; Experimentation; Design space exploration; Fermi
   architecture; simulation; validation
AB Graphics Processing Units (GPUs) are very popular for both graphics and general-purpose applications. Since GPUs operate many processing units and manage multiple levels of memory hierarchy, they consume a significant amount of power. Although several power models for CPUs are available, the power consumption of GPUs has not been studied much yet. In this article we develop a new power model for GPUs by utilizing McPAT, a CPU power tool. We generate initial power model data from McPAT with a detailed GPU configuration, and then adjust the models by comparing them with empirical data. We use the NVIDIA's Fermi architecture for building the power model, and our model estimates the GPU power consumption with an average error of 7.7% and 12.8% for the microbenchmarks and Merge benchmarks, respectively.
C1 [Lim, Jieun; Sung, Wonyong] Seoul Natl Univ, Sch Elect Engn, Seoul 151742, South Korea.
   [Lakshminarayana, Nagesh B.; Kim, Hyesoon; Song, William; Yalamanchili, Sudhakar] Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 Seoul National University (SNU); University System of Georgia; Georgia
   Institute of Technology
RP Kim, H (corresponding author), Georgia Inst Technol, Atlanta, GA 30332 USA.
EM hyesoon@cc.gat.edu
RI Song, William/ABK-3800-2022
OI Song, William/0000-0001-9170-5986; Lim, Jieun/0000-0001-7214-1302
FU National Science Foundation [CCF 1054830, CNS 085511]; Semiconductor
   Research Corportation [2084.001]; Sandia National Laboratories; Brain
   Korea 21 Project; National Research Foundation of Korea
   [2012R1A2A2A06047297]
FX This research was supported in part by the National Science Foundation
   under grant CCF 1054830, CNS 085511, the Semiconductor Research
   Corportation (Task ID# 2084.001) and Sandia National Laboratories. Jieun
   Lim and Wonyong Sung were partially supported by Brain Korea 21 Project
   and the National Research Foundation of Korea under Grant
   2012R1A2A2A06047297. Any opinions, findings and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect those of NSF, Sandia Lab or SRC.
CR [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], 2009, P WORKSH POW AW COMP
   [Anonymous], P 21 INT C ADV INF N
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Bellosa F., 2003, P WORKSH COMP OP SYS, VVolume 22, P6
   Bircher WL, 2012, IEEE T COMPUT, V61, P563, DOI 10.1109/TC.2011.47
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Chen JM, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P57, DOI 10.1109/ICCD.2011.6081376
   Choi JW, 2013, INT PARALL DISTRIB P, P661, DOI 10.1109/IPDPS.2013.77
   Gebhart M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P235, DOI 10.1145/2024723.2000093
   Goswami N., 2012, GPU POWERSIM
   Goswami N, 2013, INT S HIGH PERF COMP, P342, DOI 10.1109/HPCA.2013.6522331
   Gurumurthi S, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P141
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Hynix, 2006, 512M 16M 32 GDDR3 SD
   Isci C, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P93
   Jacobson H, 2011, INT S HIGH PERF COMP, P394, DOI 10.1109/HPCA.2011.5749746
   JEDEC, 2014, JEDEC STAND GDDR5 SG
   Joseph R, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P135, DOI 10.1109/LPE.2001.945389
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kanev S., 2012, Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED '12, P267
   Leon A.S., 2006, PROC INT SOLID STATE, P295
   Linderman Michael D., 2008, P 13 INT C ARCH SUPP
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Loh GH, 2009, INT SYM PERFORM ANAL, P53, DOI 10.1109/ISPASS.2009.4919638
   Mathew SK, 2005, IEEE J SOLID-ST CIRC, V40, P44, DOI 10.1109/JSSC.2004.838019
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Nagasaka Hitoshi., 2010, INT C GREEN COMPUTIN, P115, DOI DOI 10.1109/GREENCOMP.2010.5598315
   NVIDIA, 2014, GEF GTX280 SPEC
   NVIDIA, 2014, NVID GF100
   NVIDIA, 2014, GEF GTX580 SPEC
   NVIDIA, 2009, FERM NVID NEXT GEN C
   Peddersen J, 2007, ASIA S PACIF DES AUT, P890
   Pool J, 2010, PR IEEE COMP DESIGN, P409, DOI 10.1109/ICCD.2010.5647678
   Powell MD, 2009, INT S HIGH PERF COMP, P289, DOI 10.1109/HPCA.2009.4798264
   Ramani K., 2011, P WORKSH GEN PURP PR
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Song W., 2012, ENERGY INTROSPECTOR
   Stepin A., 2014, NATURAL BORN WINNER, P5
   Wang GZ, 2010, REPRODUCTIVE HEALTH AND GENDER EQUALITY: METHOD, MEASUREMENT, AND IMPLICATIONS, P1
   Wu W, 2006, DES AUT CON, P554, DOI 10.1109/DAC.2006.229220
   Ying Zhang, 2011, Proceedings of the 2011 6th IEEE International Conference on Networking, Architecture, and Storage (NAS 2011), P149, DOI 10.1109/NAS.2011.51
   Zhang Y., 2003, Hotleakage: A temperature-aware model of sub- threshold and gate leakage for architects
NR 44
TC 47
Z9 53
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 26
DI 10.1145/2611758
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000005
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Low-Power Skewed-Load Tests Based on Functional Broadside Tests
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Functional broadside tests; low-power test generation;
   skewed-load tests; switching activity; transition faults
ID SCAN ARCHITECTURE; TEST-GENERATION; REDUCTION
AB This article studies the generation of low-power skewed-load tests such that the signal transitions (and line values) they create during their fast functional clock cycles match those of functional broadside tests. Functional broadside tests create functional operation conditions during their fast functional clock cycles. As a result, the signal transitions that occur during these clock cycles can also occur during functional operation. The procedure described in this article matches these signal-transitions on a line-by-line basis when generating low-power skewed-load tests. The procedure accepts a functional broadside test set for transition faults. In one of its basic steps, the procedure modifies a functional broadside test into a skewedload test. This allows it to retain many of the signal transitions (and line values) of the functional broadside test in the skewed-load test. Experimental results for benchmark circuits demonstrate the extent to which it is possible to match the signal-transitions of skewed-load tests with those of functional broadside tests while achieving the high transition fault coverage that is typical of skewed-load tests.
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Butler KM, 2004, INT TEST CONF P, P355
   Chandra A, 2002, DES AUT CON, P673, DOI 10.1109/DAC.2002.1012710
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Devaraj V, 2007, P 2 EUR C ANT PROP E, P1
   Kajihara S, 2002, IEEE VLSI TEST SYMP, P160, DOI 10.1109/VTS.2002.1011128
   Lee J, 2008, DES AUT TEST EUROPE, P1014
   Lee J, 2008, IEEE VLSI TEST SYMP, P227, DOI 10.1109/VTS.2008.48
   Lee KJ, 2004, ASIAN TEST SYMPOSIUM, P26
   Lee KJ, 2000, PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), P453, DOI 10.1109/ATS.2000.893666
   Li W, 2004, DES AUT CON, P504
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2013, IEEE T COMPUT, V62, P2544, DOI 10.1109/TC.2012.141
   Pomeranz I, 2011, 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), P38, DOI 10.1109/PRDC.2011.14
   Pomeranz I, 2008, J LOW POWER ELECTRON, V4, P429, DOI 10.1166/jolpe.2008.196
   Rosinger P, 2004, IEEE T COMPUT AID D, V23, P1142, DOI 10.1109/TCAD.2004.829797
   Sabne Amit, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P135, DOI 10.1109/VTS.2010.5469593
   Sankaralingam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P35, DOI 10.1109/VTEST.2000.843824
   Saxena J, 2001, INT TEST CONF P, P670, DOI 10.1109/TEST.2001.966687
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Tzeng CW, 2009, IEEE T COMPUT AID D, V28, P1756, DOI 10.1109/TCAD.2009.2030353
   Wen X, 2008, PROC EUR TEST SYMP, P55, DOI 10.1109/ETS.2008.13
   Wen X, 2011, IEEE VLSI TEST SYMP, P166, DOI 10.1109/VTS.2011.5783778
   Wen X., 2005, P INT TEST C, P1019, DOI DOI 10.1109/TEST.2005.1584068
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
   Wu MF, 2010, ASIA S PACIF DES AUT, P485
   Xiang D, 2003, DES AUT CON, P744, DOI 10.1109/DAC.2003.1219118
NR 26
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 18
DI 10.1145/2566664
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400009
DA 2024-07-18
ER

PT J
AU Wei, YG
   Sze, C
   Viswanathan, N
   Li, Z
   Alpert, CJ
   Reddy, L
   Huber, AD
   Tellez, GE
   Keller, D
   Sapatnekar, SS
AF Wei, Yaoguang
   Sze, Cliff
   Viswanathan, Natarajan
   Li, Zhuo
   Alpert, Charles J.
   Reddy, Lakshmi
   Huber, Andrew D.
   Tellez, Gustavo E.
   Keller, Douglas
   Sapatnekar, Sachin S.
TI Techniques for Scalable and Effective Routability Evaluation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Physical design;
   routing; routability evaluation; local resource modeling; congestion
   metric
ID PLACEMENT; CONGESTION; IMPLEMENTATION; ALGORITHM
AB Routing congestion has become a critical layout challenge in nanoscale circuits since it is a critical factor in determining the routability of a design. An unroutable design is not useful even though it closes on all other design metrics. Fast design closure can only be achieved by accurately evaluating whether a design is routable or not early in the design cycle. Lately, it has become common to use a "light mode" version of a global router to quickly evaluate the routability of a given placement. This approach suffers from three weaknesses: (i) it does not adequately model local routing resources, which can cause incorrect routability predictions that are only detected late, during detailed routing; (ii) the congestion maps obtained by it tend to have isolated hotspots surrounded by noncongested spots, called "noisy hotspots", which further affects the accuracy in routability evaluation; and (iii) the metrics used to represent congestion may yield numbers that do not provide sufficient intuition to the designer, and moreover, they may often fail to predict the routability accurately. This article presents solutions to these issues. First, we propose three approaches to model local routing resources. Second, we propose a smoothing technique to reduce the number of noisy hotspots and obtain a more accurate routability evaluation result. Finally, we develop a new metric which represents congestion maps with higher fidelity. We apply the proposed techniques to several industrial circuits and demonstrate that one can better predict and evaluate design routability and that congestion mitigation tools can perform much better to improve the design routability.
C1 [Wei, Yaoguang; Sapatnekar, Sachin S.] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
   [Sze, Cliff; Li, Zhuo; Alpert, Charles J.] IBM Austin Res Lab, Austin, TX USA.
   [Viswanathan, Natarajan] IBM Syst & Technol Grp, Austin, TX USA.
   [Reddy, Lakshmi; Huber, Andrew D.; Keller, Douglas] IBM Syst & Technol Grp, Hopewell Jct, NY USA.
   [Tellez, Gustavo E.] IBM Syst & Technol Grp, Burlington, VT USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   International Business Machines (IBM); International Business Machines
   (IBM); International Business Machines (IBM); International Business
   Machines (IBM)
RP Wei, YG (corresponding author), Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
EM weiyg@umn.edu
RI Wei, Yaoguang/GYA-0771-2022
OI Sapatnekar, Sachin/0000-0002-5353-2364
CR Alpert C. J., 2010, The importance of routing congestion analysis
   Alpert C.J., 2010, INT S PHYS DESIGN, P7
   Ansótegui C, 2009, LECT NOTES COMPUT SC, V5732, P142, DOI 10.1007/978-3-642-04244-7_14
   Bergstra J, 2012, J MACH LEARN RES, V13, P281
   Brenner U., 2002, Proceedings of ISPD'02. 2002 International Symposium on Physical Design, P6, DOI 10.1145/505388.505391
   Chan T., 2005, P ISPD, P185
   Chen H.Y., 2010, Proceedings of the 19th International Symposium on Physical Design, P105
   Chen HY, 2007, IEEE IC CAD, P831, DOI 10.1109/ICCAD.2007.4397368
   Chen HY, 2009, ASIA S PACIF DES AUT, P582, DOI 10.1109/ASPDAC.2009.4796543
   Chen TC, 2008, DES AUT CON, P702
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Cho M., 2006, IEEE/ACM International Conference on Computer-Aided Design, P487
   Cho M, 2007, IEEE IC CAD, P503, DOI 10.1109/ICCAD.2007.4397314
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Eiben AE, 2011, SWARM EVOL COMPUT, V1, P19, DOI 10.1016/j.swevo.2011.02.001
   Gester M, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442103
   Gester M, 2012, DES AUT CON, P459
   He X, 2011, ICCAD-IEEE ACM INT, P74, DOI 10.1109/ICCAD.2011.6105308
   Heckbert P., 1997, CMUCS97130
   Hsu M.-K., 2011, P ICCAD, P80
   Hu J., 2013, Design Automation Conference (DAC), P1
   Jiang ZW, 2008, DES AUT CON, P167
   Kahng AB, 2005, IEEE T COMPUT AID D, V24, P734, DOI 10.1109/TCAD.2005.846366
   Kim MC, 2011, ICCAD-IEEE ACM INT, P67, DOI 10.1109/ICCAD.2011.6105307
   Li Y., 2012, INT J INFORM COMPUT, V1, P144
   Lou JN, 2002, IEEE T COMPUT AID D, V21, P32, DOI 10.1109/43.974135
   Moffitt MD, 2008, IEEE T COMPUT AID D, V27, P2017, DOI 10.1109/TCAD.2008.2006082
   Naylor W. C., 2003, U.S. Patent, Patent No. [6671859 Bl, 6671859]
   Ouma DO, 2002, IEEE T SEMICONDUCT M, V15, P232, DOI 10.1109/66.999598
   Pan M., 2006, ICCAD '06, P464
   Pan M, 2007, DES AUT CON, P59, DOI 10.1109/DAC.2007.375125
   Roy Jarrod A., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P357, DOI 10.1145/1687399.1687467
   Shojaei H, 2011, ICCAD-IEEE ACM INT, P256, DOI 10.1109/ICCAD.2011.6105337
   Suh K, 2008, 2008 5TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P338, DOI 10.1109/GROUP4.2008.4638192
   Taghavi T, 2010, ICCAD-IEEE ACM INT, P621, DOI 10.1109/ICCAD.2010.5654225
   Tian RQ, 2001, IEEE T COMPUT AID D, V20, P902, DOI 10.1109/43.931037
   Viswanathan N, 2012, DES AUT CON, P774
   Viswanathan N, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P141
   Wei YG, 2012, DES AUT CON, P768
   Wei Yaoguang., 2010, Proc. ISPD, P97
   Westra J., 2004, Proc. Int. Symp. on Physical Design, P204, DOI DOI 10.1145/981066.981110
   Wu TH, 2010, DES AUT CON, P194
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
   Zhang YH, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P45
   Zhang YH, 2012, DES AUT CON, P597
NR 45
TC 7
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 17
DI 10.1145/2566663
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Karfa, C
   Mandal, C
   Sarkar, D
AF Karfa, Chandan
   Mandal, Chittaranjan
   Sarkar, Dipankar
TI Formal Verification of Code Motion Techniques Using Data-Flow-Driven
   Equivalence Checking
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Formal verification; equivalence checking; FSMD models;
   high-level synthesis; code motion; model checking
ID HIGH-LEVEL SYNTHESIS; SPACE
AB A formal verification method for checking correctness of code motion techniques is presented in this article. Finite State Machine with Datapath (FSMD) models have been used to represent the input and the output behaviors of each synthesis step. The method introduces cutpoints in one FSMD, visualizes its computations as concatenation of paths from cutpoints to cutpoints, and then identifies equivalent finite path segments in the other FSMD; the process is then repeated with the FSMDs interchanged. Unlike many other reported techniques, the method is capable of verifying both uniform and nonuniform code motion techniques. It has been underlined in this work that for nonuniform code motions, identifying equivalent path segments involves model checking of some data-flow properties. Our method automatically identifies the situations where such properties are needed to be checked during equivalence checking, generates the appropriate properties, and invokes the model checking tool NuSMV to verify them. The correctness and the complexity of the method have been dealt with. Experimental results demonstrate the effectiveness of the method.
C1 [Karfa, Chandan] Synopsys India Pvt Ltd, Bangalore, Karnataka, India.
   [Mandal, Chittaranjan; Sarkar, Dipankar] Indian Inst Technol, Kharagpur 721302, W Bengal, India.
C3 Synopsys Inc; Indian Institute of Technology System (IIT System); Indian
   Institute of Technology (IIT) - Kharagpur
RP Karfa, C (corresponding author), Synopsys India Pvt Ltd, Bangalore, Karnataka, India.
EM ckarfa@yahoo.co.in
RI Karfa, Chandan/K-4960-2019
OI Karfa, Chandan/0000-0002-3835-4184
FU Microsoft Corporation; Microsoft Research India
FX This work was supported by Microsoft Corporation and Microsoft Research
   India under Microsoft Research India Ph.D. Fellowship Award.
CR Aho A. V., 1987, COMPILERS PRINCIPLES
   [Anonymous], 1993, Program Verification: Fundamental Issues in Computer Science, DOI [10.1090/psapm/019/0235771, DOI 10.1090/PSAPM/019/0235771]
   [Anonymous], 1974, Mathematical Theory of Computation
   Ashar P, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P517, DOI 10.1109/ICCAD.1998.743011
   BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   Bozzano M, 2005, LECT NOTES COMPUT SC, V3440, P317
   CAMPOSANO R, 1991, IEEE T COMPUT AID D, V10, P85, DOI 10.1109/43.62794
   Chiang TH, 2007, J SYST SOFTWARE, V80, P1256, DOI 10.1016/j.jss.2006.12.547
   Cimatti A., 2000, Int. J. Softw. Tools for Technol. Transf. (STTT), V2, P410, DOI [DOI 10.1007/S100090050046, 10.1007/s100090050046]
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Clarke Edmund M., 2001, Model Checking
   dos Santos L. C. V., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P296, DOI 10.1109/DAC.1999.781329
   Dos Santos LCV, 2000, ACM T DES AUTOMAT EL, V5, P1, DOI 10.1145/329458.329461
   Emerson E. A., 1990, Handbook of Theoretical Computer Science, VB, P995, DOI [10.1016/b978-0-444-88074-1.50021-4, DOI 10.1016/B978-0-444-88074-1.50021-4]
   EVEKING H., 1999, P C DES AUT TEST EUR, P260
   Fehnker A, 2007, TASE 2007: FIRST JOINT IEEE/IFIP SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, PROCEEDINGS, P45, DOI 10.1109/TASE.2007.34
   Fehnker A, 2009, LECT NOTES COMPUT SC, V5404, P267
   Fujita M, 2005, ACM T DES AUTOMAT EL, V10, P610, DOI 10.1145/1109118.1109121
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   Gesellensetter L, 2008, LECT NOTES COMPUT SC, V4916, P85
   GRAPHICS M., 2006, CATAPULT C SYNTHESIS
   Gries David, 1987, Monographs in Computer Science
   Gupta S, 2004, IEEE T COMPUT AID D, V23, P302, DOI 10.1109/TCAD.2003.822105
   Gupta S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P270
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   Gupta S, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P261, DOI 10.1109/ISSS.2002.1227188
   Gupta S., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P9, DOI 10.1109/DATE.2000.840008
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   JAIN R, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P686, DOI 10.1145/127601.127751
   Jiahn-Hung Lee, 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.89CH2805-0), P20, DOI 10.1109/ICCAD.1989.76896
   Karfa C, 2008, IEEE T COMPUT AID D, V27, P556, DOI 10.1109/TCAD.2007.913390
   Karfa C, 2010, IEEE COMP SOC ANN, P428, DOI 10.1109/ISVLSI.2010.58
   Karfa C, 2010, IEEE T COMPUT AID D, V29, P479, DOI 10.1109/TCAD.2009.2035542
   Kim Y, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P110
   Kim Y., 2008, P 18 ACM GREAT LAK S, P95
   KING JC, 1980, IEEE T SOFTWARE ENG, V6, P465, DOI 10.1109/TSE.1980.230787
   KNOOP J, 1992, SIGPLAN NOTICES, V27, P224, DOI 10.1145/143103.143136
   Kundu S, 2008, LECT NOTES COMPUT SC, V5123, P459
   Kundu S, 2010, IEEE T COMPUT AID D, V29, P566, DOI 10.1109/TCAD.2010.2042889
   Lakshminarayana G, 2000, IEEE T COMPUT AID D, V19, P308, DOI 10.1109/43.833200
   Landwehr B, 1997, TENTH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, P65, DOI 10.1109/ISSS.1997.621677
   Mandal CA, 1999, IEEE T VLSI SYST, V7, P331, DOI 10.1109/92.784094
   Mansouri N, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P223, DOI 10.1109/DATE.1999.761126
   MANSOURI N., 1998, P FMCAD, P204
   Panda P. R., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P170, DOI 10.1109/ISSS.1995.520630
   Parker A.C., 1986, P ACMIEEE DESIGN AUT, P461
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Potkonjak M., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P498, DOI 10.1109/ICCD.1993.393326
   Radhakrishnan R., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P173
   Radhakrishnan R, 2000, IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P80, DOI 10.1109/HLDVT.2000.889564
   RIM M, 1995, IEEE T VLSI SYST, V3, P379, DOI 10.1109/92.406996
   Ruthing O., 2000, Conference Record of POPL'00: 27th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages. Papers Presented at the Symposium, P170, DOI 10.1145/325694.325715
   SARKAR D, 1989, IEEE T SOFTWARE ENG, V15, P1, DOI 10.1109/32.21720
   Scholz B, 2004, ACM SIGPLAN NOTICES, V39, P221, DOI 10.1145/998300.997195
   SYNOPSYS, 2011, SYNPH C COMP
   WAKABAYASHI K, 1989, 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P62, DOI 10.1109/ICCAD.1989.76905
   Zory J, 1998, 1998 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P376, DOI 10.1109/PACT.1998.727284
NR 57
TC 35
Z9 35
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 30
DI 10.1145/2209291.2209303
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000012
DA 2024-07-18
ER

PT J
AU Li, YL
   Chang, YN
   Cheng, WN
AF Li, Yih-Lang
   Chang, Yu-Ning
   Cheng, Wen-Nai
TI A Gridless Routing System with Nonslicing Floorplanning-Based Crosstalk
   Reduction on Gridless Track Assignment
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Reliability; Gridless routing;
   non-slicing floorplanning; crosstalk reduction; implicit
   connection-graph based router; full-chip routing; detailed routing
ID TIMING-DRIVEN
AB Track assignment, which is an intermediate stage between global routing and detailed routing, provides a good platform for promoting performance, and for imposing additional constraints during routing, such as crosstalk. Gridless track assignment (GTA) has not been addressed in public literature. This work develops a gridless routing system integrating a congestion-driven global router, crosstalk-driven GTA and an enhanced implicit connection-graph-based router. Initial assignment is produced rapidly with a left-edge like algorithm. Crosstalk reduction on the assignment is then transformed to a restricted nonslicing floorplanning problem, and a deterministic O-Tree based algorithm is employed to reassign each net segment. Finally, each panel is partitioned into several subpanels, and the subpanels are reordered using branch and bound algorithm to decrease the crosstalk further. Before detailed routing, routing tree construction is undertaken for placed IRoutes and other pins; many original point-to-point routings are set to connect to IRoutes, and can be accomplished simply with pattern routing. For detailed routing, this work proposes a rapid extraction method for pseudomaximum stripped tiles to boost path propagation. Experimental results demonstrate that the proposed gridless routing system has over 2.02 times the runtime speedup in average for fixed-and variable-rule routings of an implicit connection-graph-based router, NEMO. As compared with a commercial routing tool, this work yields an average reduction rate of 13.8% in coupling capacitance calculated using its built-in coupling capacitance estimator.
C1 [Li, Yih-Lang; Chang, Yu-Ning; Cheng, Wen-Nai] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Li, YL (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM ylli@cs.nctu.edu.tw
FU National Science Council of Taiwan [NSC 98-2220-E-009-059, NSC
   97-2220-E-009-036, NSC 97-2220-E-009-002, NSC 98-2220-E-009-025]
FX This work was supported in part by the National Science Council of
   Taiwan under Grant NSC 98-2220-E-009-059, in part by Grant NSC
   97-2220-E-009-036, in part by Grant NSC 97-2220-E-009-002, and in part
   by Grant NSC 98-2220-E-009-025.
CR Batterywala S, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P59, DOI 10.1109/ICCAD.2002.1167514
   Chang CC, 1999, IEEE T COMPUT AID D, V18, P608, DOI 10.1109/43.759077
   Chang CC, 2001, IEEE T COMPUT AID D, V20, P598, DOI 10.1109/43.920686
   Chang YC, 2000, DES AUT CON, P458
   CHO JD, 1993, P CUST INT CIRC C
   DION J, 1995, 953 W RES LAB
   Gao T, 1996, IEEE T COMPUT AID D, V15, P465, DOI 10.1109/43.506134
   Gong J, 2001, IEEE T COMPUT AID D, V20, P633, DOI 10.1109/43.920694
   Guo PN, 2001, IEEE T COMPUT AID D, V20, P281, DOI 10.1109/43.908471
   HE L, 1999, ECE001 U WISC MAD
   Ho TY, 2005, IEEE T COMPUT AID D, V24, P869, DOI 10.1109/TCAD.2005.847902
   KAO WC, 1995, IEEE T COMPUT AID D, V14, P337, DOI 10.1109/43.365124
   Kastner R, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P110, DOI 10.1109/ICCAD.2000.896459
   KUO YS, 1988, P 25 ACM IEEE DES AU, P554
   Li YL, 2007, IEEE T COMPUT AID D, V26, P705, DOI 10.1109/TCAD.2007.891381
   MARGARINO A, 1987, IEEE T COMPUT AID D, V6, P507, DOI 10.1109/TCAD.1987.1270299
   Pan M., 2006, ICCAD '06, P464
   SAIT SM, 1999, VLSI PHYS DES AUT
   Sapatnekar SS, 2000, IEEE T COMPUT AID D, V19, P550, DOI 10.1109/43.845079
   Shi C.-J. R., 1997, Proceedings of the ASP-DAC '97. Asia and South Pacific Design Automation Conference 1997 (Cat. No.97TH8231), P635, DOI 10.1109/ASPDAC.1997.600347
   Tseng HP, 2001, IEEE T COMPUT AID D, V20, P528, DOI 10.1109/43.918211
   Tu SW, 2003, ANALOG INTEGR CIRC S, V35, P65, DOI 10.1023/A:1023425621006
   Vittal A, 1997, IEEE T COMPUT AID D, V16, P290, DOI 10.1109/43.594834
   Wu D, 2005, ASIA S PACIF DES AUT, P1156
   Xue TX, 1996, IEEE IC CAD, P302, DOI 10.1109/ICCAD.1996.569714
   Zhou H, 1999, IEEE T COMPUT AID D, V18, P1683, DOI 10.1109/43.806813
NR 26
TC 6
Z9 7
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 19
DI 10.1145/1929943.1929951
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700007
DA 2024-07-18
ER

PT J
AU Liu, B
   Fernández, FV
   Gielen, G
   Castro-López, R
   Roca, E
AF Liu, Bo
   Fernandez, Francisco V.
   Gielen, Georges
   Castro-Lopez, R.
   Roca, E.
TI A Memetic Approach to the Automatic Design of High-Performance Analog
   Integrated Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Analog circuit sizing; analog design
   automation; constrained optimization; memetic algorithm
ID OPTIMIZATION; SIMULATION
AB This article introduces an evolution-based methodology, named memetic single-objective evolutionary algorithm (MSOEA), for automated sizing of high-performance analog integrated circuits. Memetic algorithms may achieve higher global and local search ability by properly combining operators from different standard evolutionary algorithms. By integrating operators from the differential evolution algorithm, from the real-coded genetic algorithm, operators inspired by the simulated annealing algorithm, and a set of constraint handling techniques, MSOEA specializes in handling analog circuit design problems with numerous and tight design constraints. The method has been tested through the sizing of several analog circuits. The results show that design specifications are met and objective functions are highly optimized. Comparisons with available methods like genetic algorithm and differential evolution in conjunction with static penalty functions, as well as with intelligent selection-based differential evolution, are also carried out, showing that the proposed algorithm has important advantages in terms of constraint handling ability and optimization quality.
C1 [Liu, Bo; Gielen, Georges] Katholieke Univ Leuven, Dept Elektrotech, ESAT, MICAS, B-3001 Louvain, Belgium.
   [Fernandez, Francisco V.; Castro-Lopez, R.; Roca, E.] Univ Seville, E-41092 Seville, Spain.
   [Fernandez, Francisco V.; Castro-Lopez, R.; Roca, E.] CSIC, IMSE, E-41092 Seville, Spain.
C3 KU Leuven; University of Sevilla; Consejo Superior de Investigaciones
   Cientificas (CSIC); CSIC - Instituto de Microelectronica de Sevilla
   (IMS-CNM)
RP Liu, B (corresponding author), Katholieke Univ Leuven, Dept Elektrotech, ESAT, MICAS, Kasteelpk Arenberg 10, B-3001 Louvain, Belgium.
EM Bo.Liu@esat.kuleuven.be; Francisco.Fernandez@imse.cnm.es;
   Georges.Gielen@esat.kuleuven.be; castro@imse.cnm.es;
   Elisenda.Roca@imse.cnm.es
RI Castro-López, Rafael/N-3549-2014; Roca, Elisenda/L-2321-2014; Gielen,
   Georges/A-6725-2018; Fernandez, Francisco V./K-5532-2014
OI Castro-López, Rafael/0000-0002-6247-3124; Roca,
   Elisenda/0000-0001-6260-6495; Gielen, Georges/0000-0002-4061-9428; Liu,
   Bo/0000-0002-3093-4571; Fernandez, Francisco V./0000-0001-8682-2280
CR Alpaydin G, 2003, IEEE T EVOLUT COMPUT, V7, P240, DOI 10.1109/TEVC.2003.808914
   [Anonymous], 1996, GENETIC ALGORITHMS D, DOI DOI 10.1007/978-3-662-03315-9_4
   BARROS M, 2005, P INT S SIGN CIRC SY, P545
   Castro-Lopez R., 2006, Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
   Deb K, 2000, COMPUT METHOD APPL M, V186, P311, DOI 10.1016/S0045-7825(99)00389-8
   Deb K., 1995, Complex Systems, V9, P115
   DEGRAUWE MGR, 1987, IEEE J SOLID-ST CIRC, V22, P1106, DOI 10.1109/JSSC.1987.1052861
   Eberhart R.C., 1995, Proc Int Symp Micro Mach Hum Sci, P39, DOI [DOI 10.1109/MHS.1995.494215, 10.1109/mhs.1995.494215]
   Gen M., 2000, Genetic Algorithms and Engineering Optimization
   GIELEN GGE, 1990, IEEE J SOLID-ST CIRC, V25, P707, DOI 10.1109/4.102664
   Goh C, 2001, IEEE C EVOL COMPUTAT, P170, DOI 10.1109/CEC.2001.934386
   HARJANI R, 1989, IEEE T COMPUT AID D, V8, P1247, DOI 10.1109/43.44506
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Joines J. A., 1994, Proceedings of the First IEEE Conference on Evolutionary Computation. IEEE World Congress on Computational Intelligence (Cat. No.94TH0650-2), P579, DOI 10.1109/ICEC.1994.349995
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Koza J. R., 1997, IEEE Transactions on Evolutionary Computation, V1, P109, DOI 10.1109/4235.687879
   KRUISKAMP W, 1995, DES AUT CON, P433
   Liu B, 2009, INTEGRATION, V42, P137, DOI 10.1016/j.vlsi.2008.04.003
   MEDEIRO F, 1994, ANALOG INTEGR CIRC S, V6, P179, DOI 10.1007/BF01238887
   Michalewicz Z, 1996, EVOL COMPUT, V4, P1, DOI 10.1162/evco.1996.4.1.1
   MOSCATO P, 1989, 15879 CALTECH CALT C
   Nam D, 2001, IEEE T EVOLUT COMPUT, V5, P414, DOI 10.1109/4235.942535
   Ochotta ES, 1996, IEEE T COMPUT AID D, V15, P273, DOI 10.1109/43.489099
   Ong YS, 2004, IEEE T EVOLUT COMPUT, V8, P99, DOI 10.1109/TEVC.2003.819944
   Phelps R, 2000, IEEE T COMPUT AID D, V19, P703, DOI 10.1109/43.848091
   Price K, 2009, DIFFERENTIAL EVOLUTI
   Price Kenneth, 2006, NAT COMP SER, DOI 10.1007/3-540-31306-0
   RUDOLPH G, 1994, IEEE T NEURAL NETWOR, V5, P96, DOI 10.1109/72.265964
   Stehr G, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P241
   Storn R, 1997, J GLOBAL OPTIM, V11, P341, DOI 10.1023/A:1008202821328
   Takemura K, 2004, 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, P489
   Van der Plas G, 2001, IEEE T COMPUT AID D, V20, P1037, DOI 10.1109/43.945301
   Zielinski K, 2006, IEEE C EVOL COMPUTAT, P223, DOI 10.1109/CEC.2006.1688312
NR 33
TC 37
Z9 37
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 42
DI 10.1145/1529255.1529264
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700009
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Taskin, B
   DeMaio, J
   Farell, O
   Hazeltine, M
   Ketner, R
AF Taskin, Baris
   DeMaio, Joseph
   Farell, Owen
   Hazeltine, Michael
   Ketner, Ryan
TI Custom Topology Rotary Clock Router with Tree Subnetworks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Theory; Resonant rotary clocking; clock
   network design; clock skew; multiphase synchronization
ID OPTIMIZATION; DESIGN
AB Increasing demands on computing power have spurred the development of faster, higher-density Integrated Circuits (ICs), compounding power and complexity concerns in design budgets. The clock distribution network is a significant contributor to such power and complexity concerns. Resonant rotary clocking is a relatively new technology that realizes several benefits over current clocking methods, including power, frequency, and variation tolerance, yet lacks the automation tools to promote increased use. Towards this end, an automated rotary clock routing methodology is presented that generates custom topology rotary ring routes with tree subnetworks. In addition to the benefits of adiabatic clocking, the presented custom topology router permits 38.6% shorter wirelengths on average for register tapping, compared to traditional prescribed skew, binary tree routing.
C1 [Taskin, Baris] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA.
C3 Drexel University
RP Taskin, B (corresponding author), Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA.
EM taskin@coe.drexel.edu
CR Athas W. C., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P398, DOI 10.1109/92.335009
   Chan SC, 2005, IEEE J SOLID-ST CIRC, V40, P102, DOI 10.1109/JSSC.2004.838005
   Chan SC, 2003, PR IEEE COMP DESIGN, P248, DOI 10.1109/ICCD.2003.1240902
   CHAN SC, 2004, IEEE INT SOL STAT CI, P341
   Chaturvedi R, 2005, IEEE T VLSI SYST, V13, P750, DOI 10.1109/TVLSI.2005.848821
   CHI VL, 1994, IEEE T COMPUT, V43, P597, DOI 10.1109/12.280806
   Chueh JY, 2004, IEEE COMP SOC ANN, P135, DOI 10.1109/ISVLSI.2004.1339520
   CHUEH JY, 2004, P INT S CIRC SYST IS, P249
   CONG J, 1995, IEEE INT SYMP CIRC S, P215, DOI 10.1109/ISCAS.1995.521489
   de Mercey GLG, 2003, ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, P489, DOI 10.1109/ESSCIRC.2003.1257179
   Drake AJ, 2004, IEEE J SOLID-ST CIRC, V39, P1520, DOI 10.1109/JSSC.2004.831435
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Guan XM, 2005, IEEE C ELEC DEVICES, P19, DOI 10.1109/EDSSC.2005.1635195
   Held S, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P232
   Karypis G, 1999, IEEE T VLSI SYST, V7, P69, DOI 10.1109/92.748202
   Kourtev I.S., 2000, TIMING OPTIMIZATION
   Leon AS, 2007, IEEE J SOLID-ST CIRC, V42, P7, DOI 10.1109/JSSC.2006.885049
   O'Mahony F, 2003, DES AUT CON, P682
   O'Mahony F.P, 2003, THESIS STANFORD U
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   Rosenfeld J., 2006, Great Lakes Symposium on VLSI (GLSVLSI), P192
   Rosenfeld J, 2006, IEEE INT SYMP CIRC S, P2073, DOI 10.1109/ISCAS.2006.1693024
   Rosenfeld J, 2007, IEEE T VLSI SYST, V15, P135, DOI 10.1109/TVLSI.2007.893576
   Rusu S, 2007, IEEE J SOLID-ST CIRC, V42, P17, DOI 10.1109/JSSC.2006.885041
   Taskin B, 2004, IEEE T VLSI SYST, V12, P12, DOI 10.1109/TVLSI.2003.820525
   TASKIN B, 2005, P ACM IEEE INT WORKS, P53
   TASKIN B, 2006, P IEEE INT C MIDW S
   Venkataraman G., 2006, P DES AUT TEST EUR C, V1, P1
   Venkataraman G, 2007, IEEE T VLSI SYST, V15, P149, DOI 10.1109/TVLSI.2007.893577
   Wood J, 2001, IEEE J SOLID-ST CIRC, V36, P1654, DOI 10.1109/4.962285
   WOOD J, 2001, P IEEE INT SOL STAT, P400
   Yu Z, 2007, DES AUT CON, P43, DOI 10.1109/DAC.2007.375122
   Yu ZT, 2007, IEEE T VLSI SYST, V15, P5, DOI 10.1109/TVLSI.2006.887804
   Yu ZT, 2005, IEEE COMP SOC ANN, P150
NR 34
TC 7
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 44
DI 10.1145/1529255.1529266
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700011
DA 2024-07-18
ER

PT J
AU Bombieri, N
   Fummi, F
   Pravadelli, G
AF Bombieri, Nicola
   Fummi, Franco
   Pravadelli, Graziano
TI Reuse and optimization of testbenches and properties in a TLM-to-RTL
   design flow
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; verification; model checking; functional verification; fault
   models; TLM; TBV
AB In transaction-level modeling (TLM), verification methodologies based on transactions allow testbenches, properties, and IP cores in mixed TL-RTL designs to be reused. However, no papers in the literature analyze the effectiveness of transaction-based verification (TBV) in comparison to the more traditional RTL approach. The first contribution of this article is the introduction of a functional-fault-model-based methodology for demonstrating the effectiveness of reuse through TBV. A second contribution is the introduction of a similar methodology for efficient property checking which identifies and removes redundant properties prior to assertion-based verification or model checking.
C1 [Bombieri, Nicola; Fummi, Franco; Pravadelli, Graziano] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy.
C3 University of Verona
RP Bombieri, N (corresponding author), Univ Verona, Dipartimento Informat, Str Grazie 15, I-37134 Verona, Italy.
EM bombieri@sci.univr.it; fummi@sci.univr.it; pravadelli@sci.univr.it
RI Bombieri, Nicola/AAD-9726-2019; Pravadelli, Graziano/AAC-1637-2019
OI Pravadelli, Graziano/0000-0002-7833-1673; Bombieri,
   Nicola/0000-0003-3256-5885
CR ABARBANEL Y, 2000, LECT NOTES COMPUTER, V1855, P538, DOI DOI 10.1007/10722167_40
   [Anonymous], 2007, Logic synthesis and verification algorithms
   [Anonymous], 2000, Log. J. IGPL, DOI [10.1093/jigpal/8.1.55, DOI 10.1093/JIGPAL/8.1.55]
   Asaf S, 2004, DES AUT CON, P41, DOI 10.1145/996566.996579
   Beer I, 1996, DES AUT CON, P655, DOI 10.1109/DAC.1996.545656
   BRAHME D, 2000, CDNLTR20000825 CAD B
   BREUER MA, 1990, DIGITAL SYSTEMS TEST
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   CHENG KT, 1990, P IEEE ICCAD, P226
   Chockler H, 2001, LECT NOTES COMPUT SC, V2102, P66
   Clarke Edmund M., 2001, Model Checking
   CLARKE EM, 1995, DES AUT CON, P427
   EMERSON EA, 1985, J COMPUT SYST SCI, V30, P1, DOI 10.1016/0022-0000(85)90001-7
   Ferrandi F, 2003, IEEE T RELIAB, V52, P400, DOI 10.1109/TR.2003.821926
   Ferrandi F, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P442, DOI 10.1109/DATE.1999.761163
   Foster Harry., 2004, ASSERTION BASED DESI, Vsecond
   Fummi F, 2005, ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P162, DOI 10.1109/ETS.2005.12
   Fummi F, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P145, DOI 10.1109/MEMCOD.2003.1210099
   Fummi F., 2005, P 6 INT WORKSH MICR, P127
   GHOSH S, 1991, INT J ELECT TESTING, V2, P135
   Hoskote Y., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P300, DOI 10.1109/DAC.1999.781330
   IP C, 2003, TUTORIAL INTRO NEW S
   Jayakumar N, 2003, DES AUT CON, P292
   Jindal R, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P199, DOI 10.1109/MEMCOD.2003.1210104
   KATZ S, 1999, P IFIP CHARME, P280
   Kwon YS, 2004, DES AUT CON, P45
   LEE TC, 2004, LNCS, V3299, P534
   McMillan K. L., 1993, Symbolic model checking
   Myers Glenford J., 2011, The Art of Software Testing
   *POL TOR, 1999, ITC 99 BENCHM
   Reynolds M, 2001, J SYMBOLIC LOGIC, V66, P1011, DOI 10.2307/2695091
   Rose A., 2004, T LEVEL MODELING SYS
   Santos MB, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P99, DOI 10.1109/ETW.2000.873785
   Su MY, 2006, ASIA S PACIF DES AUT, P448
   Wang ZH, 2005, IEEE INT SYMP CIRC S, P5850, DOI 10.1109/ISCAS.2005.1465969
   Xu XW, 2006, ASIA S PACIF DES AUT, P1
NR 36
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 47
DI 10.1145/1367045.1367056
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900011
DA 2024-07-18
ER

PT J
AU Ozturk, O
   Kandemir, M
AF Ozturk, Ozcan
   Kandemir, Mahmut
TI ILP-based energy minimization techniques for banked memories
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE experimentation; management; design; performance; memory banking;
   compilers; low-power operating modes; data compression; migration;
   replication; DRAM
AB Main memories can consume a significant portion of overall energy in many data-intensive embedded applications. One way of reducing this energy consumption is banking, that is, dividing available memory space into multiple banks and placing unused (idle) memory banks into low-power operating modes. Prior work investigated code-restructuring- and data-layout-reorganization-based approaches for increasing the energy benefits that could be obtained from a banked memory architecture. This article explores different techniques that can potentially coexist within the same optimization framework for maximizing benefits of low-power operating modes. These techniques include employing nonuniform bank sizes, data migration, data compression, and data replication. By using these techniques, we try to increase the chances for utilizing low-power operating modes in a more effective manner, and achieve further energy savings over what could be achieved by exploiting low-power modes alone. Specifically, nonuniform banking tries to match bank sizes with application-data access patterns. The goal of data migration is to cluster data with similar access patterns in the same set of banks. Data compression reduces the size of the data used by an application, and thus helps reduce the number of memory banks occupied by data. Finally, data replication increases bank idleness by duplicating select read-only data blocks across banks. We formulate each of these techniques as an ILP (integer linear programming) problem, and solve them using a commercial solver. Our experimental analysis using several benchmarks indicates that all the techniques presented in this framework are successful in reducing memory energy consumption. Based on our experience with these techniques, we recommend to compiler writers for banked memories to consider data compression, replication, and migration.
C1 [Ozturk, Ozcan] Bilkent Univ, Dept Comp Engn, TR-06800 Ankara, Turkey.
   [Kandemir, Mahmut] Penn State Univ, University Pk, PA 16802 USA.
C3 Ihsan Dogramaci Bilkent University; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); Pennsylvania State University; Pennsylvania
   State University - University Park
RP Ozturk, O (corresponding author), Bilkent Univ, Dept Comp Engn, TR-06800 Ankara, Turkey.
EM ozturk@cs.bilkent.edu.tr; kandemir@cse.psu.edu
RI Ozturk, Ozcan/G-5184-2011
CR Anand Manish., 2003, MOBICOM 03, P176, DOI [http://doi.acm.org/10.1145/938985.939004, DOI 10.1145/938985.939004]
   [Anonymous], SIGMOBILE MOB COMPUT
   Azizi N, 2003, IEEE T VLSI SYST, V11, P701, DOI 10.1109/TVLSI.2003.816139
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Bunda J., 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P298, DOI 10.1109/HICSS.1995.375384
   Cao Y, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P201, DOI 10.1109/ISSS.2002.1227178
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Chandra S, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK, P329
   Chang N, 2004, IEEE T VLSI SYST, V12, P837, DOI 10.1109/tvlsi.2004.831472
   Choi I, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P112, DOI 10.1109/LPE.2002.1029567
   Delaluz V, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P159
   DELALUZ V, 2003, LECT NOTES COMPUTER, V2624
   Delaluz V., 2000, P 2000 INT C COMPILE, P138
   DOUGLIS F, 1995, PROCEEDINGS OF THE SECOND USENIX SYMPOSIUM ON MOBILE AND LOCATION-INDEPENDENT COMPUTING, P121
   FAN X, 2002, P WORKSH POW AW COMP
   Fan XB, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P129, DOI 10.1109/LPE.2001.945388
   Farkas KI, 2000, PERF E R SI, V28, P252, DOI 10.1145/345063.339421
   Farrahi AH, 1998, VLSI DES, V7, P271, DOI 10.1155/1998/50491
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Ghose K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P70, DOI 10.1109/LPE.1999.799412
   GREENAWALT PM, 1994, P 2 INT WORKSH MOD A, P62
   Gurumurthi S, 2003, COMPUTER, V36, P59, DOI 10.1109/MC.2003.1250884
   Helmbold DavidP., 1996, MOBILE COMPUTING NET, P130
   Inoue K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P273, DOI 10.1109/LPE.1999.799456
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Kamble MB, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P143, DOI 10.1109/LPE.1997.621264
   Kandemir M, 2002, LECT NOTES COMPUT SC, V2304, P276
   Kandemir M, 1999, IEEE T COMPUT, V48, P159, DOI 10.1109/12.752657
   Kaxiras S, 2001, P 28 ANN INT S COMP
   Kim S, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P64, DOI 10.1109/LPE.2001.945374
   Kim W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393
   Lebeck AR, 2000, ACM SIGPLAN NOTICES, V35, P105, DOI 10.1145/384264.379007
   Lee JE, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P330
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   *MIBENCH, 2001, MIBENCH VERS 1 0
   MOON JS, 2002, LOW POWER SEQUENTIAL
   Ozturk O, 2005, DES AUT TEST EUROPE, P814, DOI 10.1109/DATE.2005.225
   OZTURK O, 2005, P ACM GREAT LAK S VL, P92
   OZTURK O, 2006, P C AS S PAC DES AUT
   PANDA PR, 1999, P INT C COMP AID DES, P477
   *RAMB, 1998, 128 144 MBIT DIR RDR
   Su Ching-Long., 1995, P 1995 INT S LOW POW, P63
   Sudarsanam A, 2000, ACM T DES AUTOMAT EL, V5, P242, DOI 10.1145/335043.335047
   WILSON RP, 1994, SIGPLAN NOTICES, V29, P31, DOI 10.1145/193209.193217
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   ZERVAS ND, 1998, P ISCA POW DRIV MICR
   Zhuo JL, 2005, DES AUT CON, P628, DOI 10.1109/DAC.2005.193887
   [No title captured]
NR 48
TC 6
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 50
DI 10.1145/1367045.1367059
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900014
DA 2024-07-18
ER

PT J
AU Cai, YA
   Schmitz, MT
   Al-Hashimi, BM
   Reddy, SM
AF Cai, Yuan
   Schmitz, Marcus T.
   Al-Hashimi, Bashir M.
   Reddy, Sudhakar M.
TI Workload-ahead-driven online energy minimization techniques for
   battery-powered embedded systems with time-constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; algorithms; dynamic voltage scaling; embedded systems; battery;
   adaptive body biasing
AB This article proposes a new online voltage scaling (VS) technique for battery-powered embedded systems with real-time constraints. The VS technique takes into account the execution times and discharge currents of tasks to further reduce the battery charge consumption when compared to the recently reported slack forwarding technique [Ahmed and Chakrabarti 2004], while maintaining low online complexity of O(1). Furthermore, we investigate the impact of online rescheduling and remapping on the battery charge consumption for tasks with data dependency which has not been explicitly addressed in the literature and propose a novel rescheduling/ remapping technique. Finally, we take leakage power into consideration and extend the proposed online techniques to include adaptive body biasing (ABB) which is used to reduce the leakage power. We demonstrate and compare the efficiency of the presented techniques using seven real-life benchmarks and numerous automatically generated examples.
C1 Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA.
   Univ Southampton, Dept Elect & Comp Sci, Southampton SO17 1BJ, Hants, England.
   Robert Bosch GmbH, D-70442 Stuttgart, Germany.
C3 University of Iowa; University of Southampton; Bosch
RP Cai, YA (corresponding author), Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA.
EM yucai@engineering.uiowa.edu; marcus.schmitz@de.bosch.com;
   bmah@ecs.soton.ac.uk; reddy@engineering.uiowa.edu
CR Ahmed J, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, P813
   Andrei A, 2005, DES AUT TEST EUROPE, P514, DOI 10.1109/DATE.2005.250
   Andrei A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P518, DOI 10.1109/DATE.2004.1268898
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Chowdhury P, 2002, 2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, P201, DOI 10.1109/SIPS.2002.1049709
   DICK R, E3S BENCHMARK SUITE
   Ernst R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P598, DOI 10.1109/ICCAD.1997.643600
   Keshavarzi A, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P207, DOI 10.1109/LPE.2001.945402
   Kim CH, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P163, DOI 10.1109/DATE.2002.998265
   Kim W, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P219, DOI 10.1109/RTTAS.2002.1137397
   Luo J, 2001, DES AUT CON, P444, DOI 10.1109/DAC.2001.935550
   LUO J, 2002, P AS S PAC DES AUT C, P712
   LUO J, 2002, P INT C HIGH PERF CO
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Miyazaki M, 2002, IEEE J SOLID-ST CIRC, V37, P210, DOI 10.1109/4.982427
   Mochocki B, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P224
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Rao R, 2005, IEEE IC CAD, P439
   Rao R, 2003, COMPUTER, V36, P77, DOI 10.1109/MC.2003.1250886
   RHODES D, TASK GRAPH FREE
   SCHMITZ C, GSM PHONE TASK GRAPH
   Schmitz MT, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P250, DOI 10.1109/ISSS.2001.957950
   Schmitz MT, 2002, DES AUTOM EMBED SYST, V6, P401, DOI 10.1023/A:1016511712014
   SHEN C, 1993, IEEE T PARALL DISTR, V4, P382, DOI 10.1109/71.219754
   Shin DK, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P271, DOI 10.1109/LPE.2001.945415
   Wu D, 2005, DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P34
   Yan L, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P30
   Zhu DK, 2003, IEEE T PARALL DISTR, V14, P686, DOI 10.1109/TPDS.2003.1214320
   Zhu YF, 2004, RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P84, DOI 10.1109/RTTAS.2004.1317252
NR 30
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 5
DI 10.1145/1217088.1217093
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 138AY
UT WOS:000244336100005
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Galanis, MD
   Dimitroulakos, G
   Tragoudas, S
   Goutis, CE
AF Galanis, Michalis D.
   Dimitroulakos, Gregory
   Tragoudas, Spyros
   Goutis, Costas E.
TI Speedups in embedded systems with a high-performance coprocessor
   datapath
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE algorithms; design; experimentation; performance; performance
   improvements; coprocessor datapath; synthesis; design flow; chaining;
   kernels
AB This article presents the speedups achieved in a generic single-chip microprocessor system by employing a high-performance datapath. The datapath acts as a coprocessor that accelerates computational-intensive kernel sections thereby increasing the overall performance. We have previously introduced the datapath which is composed of Flexible Computational Components (FCCS). These components can realize any two-level template of primitive operations. The automated coprocessor synthesis method from high-level software description and its integration to a design flow for executing applications on the system is presented. For evaluating the effectiveness of our coprocessor approach, analytical study in respect to the type of the custom datapath and to the microprocessor architecture is performed. The overall application speedups of several real-life applications relative to the software execution on the microprocessor are estimated using the design flow. These speedups range from 1.75 to 5.84, with an average value of 3.04, while the overhead in circuit area is small. The design flow achieved the acceleration of the applications near to theoretical speedup bounds. A comparison with another high-performance datapath showed that the proposed coprocessor achieves smaller area-time products by an average of 23% for the generated datapaths. Additionally, the FCC coprocessor achieves better performance in accelerating kernels relative to software-programmable DSP cores.
C1 Univ Patras, Dept Elect & Comp Engn, VLSI Design Lab, Patras 26500, Greece.
   So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
C3 University of Patras; Southern Illinois University System; Southern
   Illinois University
RP Galanis, MD (corresponding author), Univ Patras, Dept Elect & Comp Engn, VLSI Design Lab, Rio Campus, Patras 26500, Greece.
EM mgalanis@ece.upatras.gr
CR [Anonymous], P 15 INT S IEEE FIEL
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   Atasu K, 2003, DES AUT CON, P256
   BISTER M, 1989, P COMP CARD, P215
   Callahan TJ, 2000, COMPUTER, V33, P62, DOI 10.1109/2.839323
   CATTHOOR F, 1996, ACCELERATOR DATAPATH
   Cheung N, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P291
   Corazao MR, 1996, IEEE T COMPUT AID D, V15, P877, DOI 10.1109/43.511568
   CRENSHAW JW, 2000, MATH TOOLKIT REAL TI
   Ebeling C, 2004, IEEE T COMPUT, V53, P1436, DOI 10.1109/TC.2004.98
   Galanis MD, 2006, IEEE T COMPUT AID D, V25, P1154, DOI 10.1109/TCAD.2005.855965
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hounsell B, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P682, DOI 10.1109/DATE.2004.1268929
   Kastner R, 2002, ACM T DES AUTOMAT EL, V7, P605, DOI 10.1145/605440.605446
   KUMAR S, 2000, P FPGA 00, P126
   LEE C, 1997, P IEEE ACM S MICR
   MAAS E, 1997, P INT C AC SPEECH SI, P595
   Marwedel P, 1996, PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, P599
   Mei BF, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1224, DOI 10.1109/DATE.2004.1269063
   SCHREIBER R, 2002, J VLSI PORCESS, V31, P27
   SHEE SL, 2005, P CODES ISSS 05, P297
   SIMA M, 2002, P SAMOS, P224
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   SMITH MD, 2002, INTRO MACHINE SUIF P
   Stitt G, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P285
   Sun F, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P641, DOI 10.1109/ICCAD.2002.1167600
   Villarreal J, 2002, DES AUTOM EMBED SYST, V7, P325, DOI 10.1023/A:1020359206122
NR 28
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 35
DI 10.1145/1255456.1255472
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700016
DA 2024-07-18
ER

PT J
AU Yuh, PH
   Yang, CL
   Chang, YW
AF Yuh, Ping-Hung
   Yang, Chia-Lin
   Chang, Yao-Wen
TI Temporal floorplanning using the three-dimensional transitive closure
   subGraph
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithm; performance; design; reconfigurable computing; partially
   dynamical reconfiguration; temporal floorplanning
ID ALGORITHM
AB Improving logic capacity by time-sharing, dynamically reconfigurable Field Gate Programmable Arrays (FPGAs) are employed to handle designs of high complexity and functionality. In this paper, we use a novel graph-based topological floorplan representation, named 3D-subTCG (3-Dimensional Transitive Closure subGraph), to deal with the 3-dimensional (temporal) floorplanning/placement problem, arising from dynamically reconfigurable FPGAs. The 3D-subTCG uses three transitive closure graphs to model the temporal and spatial relations between modules. We derive the feasibility conditions for the precedence constraints induced by the execution of the dynamically reconfigurable FPGAs. Because the geometric relationship is transparent to the 3D-subTCG and its induced operations (i.e., we can directly detect the relationship between any two tasks from the representation), we can easily detect any violation of the temporal precedence constraints on 3D-subTCG. We also derive important properties of the 3D-subTCG to reduce the solution space and shorten the running time for 3D (temporal) foorplanning/placement. Experimental results show that our 3D-subTCG-based algorithm is very effective and efficient.
RP Yuh, PH (corresponding author), Natl Taiwan Univ, Taipei 106, Taiwan.
EM r91089@csie.ntu.edu.tw; yangc@csie.ntu.edu.tw
OI YANG, CHIA-LIN/0000-0003-0091-5027; CHANG, YAO-WEN/0000-0002-0564-5719
CR *ACT, 2007, ACM T DES AUTOMAT EL, V12
   Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Adya SN, 2001, PR IEEE COMP DESIGN, P328, DOI 10.1109/ICCD.2001.955047
   Alsolaim A, 2000, ANN IEEE SYM FIELD P, P205, DOI 10.1109/FPGA.2000.903407
   *ATM INC, 1997, AT6000 FPGA
   BANERJEE S, 2005, CECSTR0502
   BAZAGAN K, 2000, DESIGN AUTOM EMBED S
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   BAZARGAN K, 1999, P IEEE S FPGAS CUST, P300
   CHAUBAL A, 2004, THESIS VIRGINIA POLY
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Durbano JP, 2004, ANN IEEE SYM FIELD P, P156, DOI 10.1109/FCCM.2004.37
   Fekete SP, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P658, DOI 10.1109/DATE.2001.915093
   FEKETE SP, 1997, 97 ZPR
   Ghiasi S, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P359
   Hauck S, 1998, P IEEE, V86, P615, DOI 10.1109/5.663540
   Hauck S, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P138, DOI 10.1109/FPGA.1998.707891
   He C, 2004, ANN IEEE SYM FIELD P, P207
   Hudson RD, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P88, DOI 10.1109/FPGA.1998.707886
   Kahng A. B., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P207, DOI 10.1145/332357.332401
   Kaneko M, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, P465
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Lawler EL, 2001, COMBINATORIAL OPTIMI
   Lin JM, 2001, DES AUT CON, P764, DOI 10.1109/DAC.2001.935608
   Luk W, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P56, DOI 10.1109/FPGA.1997.624605
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Papachristou C.A., 1990, P ACMIEEE DESIGN AUT, P77
   Shoa A, 2005, J VLSI SIG PROC SYST, V39, P213, DOI 10.1007/s11265-005-4841-x
   SWAMINATHAN S, 2002, P INT S FIELD PROGR, P227
   Teich J, 1999, INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, P1097
   Tessier R, 2001, J VLSI SIG PROC SYST, V28, P7, DOI 10.1023/A:1008155020711
   *TORSCHE, TORSCHE SCHED TOOLB
   Wu GM, 2001, PR IEEE COMP DESIGN, P501, DOI 10.1109/ICCD.2001.955075
   *XIL INC, 2000, 151 XAPP
   *XIL INC, 1996, XC6200
   YAMAZAKI H, 2000, E83A, V4, P639
   Yuh PH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P300, DOI 10.1109/ICCAD.2004.1382590
NR 37
TC 17
Z9 18
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 37
DI 10.1145/1278349.1278350
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600001
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Wu, ZZ
   Chang, SC
AF Wu, Zhong-Zhen
   Chang, Shih-Chieh
TI Multiple wire reconnections based on implication flow graph
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; automatic test pattern generation (ATPG); redundant wire;
   global flow optimization (GFO); mandatory assignment; implication flow
   graph (IFG); multiple wire reconnection
AB Global flow optimization (GFO) can perform multiple fanout/fanin wire reconnections at a time by modeling the problem of multiple wire reconnections with a flow graph, and then solving the problem using the maxflow-mincut algorithm on the flow graph. In this article, we propose an efficient multiple wire reconnection technique that modifies the framework of GFO, and as a result, can obtain better optimization quality. First, we observe that the flow graph in GFO cannot fully characterize wire reconnections, which causes the GFO to lose optimality in several obvious cases. In addition, we find that fanin reconnection can have more optimization power than fanout reconnection, but requires more sophisticated modeling. We reformulate the problem of fanout/fanin reconnections by a new graph, called the implication flow graph (IFG). We show that the problem of wire reconnections on the implication flow graph is NP-complete and also propose an efficient heuristic on the new graph. To demonstrate the effectiveness of our proposed method, we conduct an application which utilizes the flexibility of the wire reconnections explored in the logic domain to further minimize interconnects in the physical layout. Our experimental results are very exciting.
C1 Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
   Natl Tsing Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu 300, Taiwan.
C3 National Chung Cheng University; National Tsing Hua University
RP Wu, ZZ (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
EM scchang@cs.nthu.edu.tw
CR Abramovici M., 1990, DIGITAL SYSTEMS TEST
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   BERMAN CL, 1991, IEEE T COMPUT AID D, V10, P557, DOI 10.1109/43.79493
   Chang SC, 1997, IEEE T COMPUT AID D, V16, P587, DOI 10.1109/43.640617
   Chang SC, 1996, IEEE T COMPUT AID D, V15, P1494, DOI 10.1109/43.552082
   CHANG SC, 1999, DIG INT C COMP AID D, P115
   CHENG, 1993, P EUR C DES AUT, P373
   CHENG DI, 1995, P INT C COMP AID DES, P650
   CORMEN T, 1990, ITNRO ALGORITHMS
   DAMIANO R, 1991, P IEEE INT C COMP DE, P49
   GARY D, 1996, LOGIC SYNTHESIS VERI
   JIANG YM, 1998, P DES AUT C, P662
   KIM KW, 1999, DIGEST INT C COMP AI, P111
   Kunz W., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P816, DOI 10.1109/TEST.1992.527905
   KUNZ W, 1994, DIG INT C COMP AID D, P111
   ROHFLEISCH B, 1995, P DES AUT C, P668
   YUGUCHI M, 1995, P DES AUT C, P658
NR 17
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1515 BROADWAY, NEW YORK, NY 10036 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 939
EP 952
DI 10.1145/1179461.1179468
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500007
DA 2024-07-18
ER

PT J
AU Mishra, P
   Shrivastava, A
   Dutt, N
AF Mishra, Prabhat
   Shrivastava, Aviral
   Dutt, Nikil
TI Architecture description language (ADL)-driven software toolkit
   generation for architectural exploration of programmable SOCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE design; languages
ID PROCESSORS
AB Advances in semiconductor technology permit increasingly complex applications to be realized using programmable systems-on-chips (SOCs). Furthermore, shrinking time-to-market demands, coupled with the need for product versioning through software modification of SOC platforms, have led to a significant increase in the software content of these SOCs. However, designer productivity is greatly hampered by the lack of automated software generation tools for the exploration and evaluation of different architectural configurations. Traditional hardware-software codesign flows do not support effective exploration and customization of the embedded processors used in programmable SOCs. The inherently application-specific nature of embedded processors and the stringent area, power, and performance constraints in embedded systems design critically require a fast and automated architecture exploration methodology. Architecture description language (ADL)-Driven design space exploration and software toolkit generation strategies present a viable solution to this problem, providing a systematic mechanism for a top-down design and validation of complex systems. The heart of this approach lies in the ability to automatically generate a software toolkit that includes an architecture-sensitive compiler, a cycle-accurate simulator, assembler, debugger, and verification/validation tools. This article illustrates a software toolkit generation methodology using the EXPRESSION ADL. Our exploration studies demonstrate the need for and usefulness of this approach, using as an example the problem of compiler-in-the-loop design space exploration of reduced instruction-set embedded processor architectures.
C1 Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
   Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 State University System of Florida; University of Florida; University of
   California System; University of California Irvine
RP Mishra, P (corresponding author), Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
EM prabhat@cise.ufl.edu; aviral@ics.uci.edu; dutt@ics.uci.edu
OI Shrivastava, Aviral/0000-0002-1075-897X; Mishra,
   Prabhat/0000-0003-3653-6221
CR *ADV RISC MACH LTD, INTR THUMB
   [Anonymous], 2003, Computer Architecture
   [Anonymous], TARGET COMPILER TECH
   [Anonymous], 1997, MDES USER MANUAL
   BARBACCI MR, 1981, IEEE T COMPUT, V30, P24, DOI 10.1109/TC.1981.6312154
   BRIGGS P, 1994, P SIGPLAN C PROGR LA
   Clements P. C., 1996, Proceedings of the 8th International Workshop on Software Specification and Design, P16, DOI 10.1109/IWSSD.1996.501143
   Freericks M, 1993, SMIMPDIST08 TR TU BE
   Hadjiyiannis G, 1997, DES AUT CON, P299, DOI 10.1145/266021.266108
   Hadjiyiannis G., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P927, DOI 10.1109/DAC.1999.782230
   Halambi A, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P485, DOI 10.1109/DATE.1999.761170
   HALAMBI A, 2002, P DES AUT TEST EUR D
   HALAMBI A, 2001, P SOFTW COMP EMB SYS
   Kissell K., 1997, MIPS16 HIGH DENSITY
   Leupers R, 1998, DES AUTOM EMBED SYST, V3, P75, DOI 10.1023/A:1008807631619
   *LSI LOGIC, TINYRISC LR4102 MICR
   Mishra P, 2005, IEE P-COMPUT DIG T, V152, P285, DOI 10.1049/ip-cdt:20045071
   Mishra P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P182, DOI 10.1109/DATE.2004.1268846
   Mishra P, 2003, DES AUTOM EMBED SYST, V8, P249, DOI 10.1023/B:DAEM.0000003965.80744.1c
   Mishra P, 2003, P IEEE RAP SYST PROT, P226, DOI 10.1109/IWRSP.2003.1207052
   Mishra P, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P36, DOI 10.1109/DATE.2002.998247
   MISHRA P, 2001, 0104 UCIICS
   Mishra P., 2005, Functional Verification of Programmable Embedded Architectures: A Top-Down Approach
   MISHRA P, 2004, ACM T EMBED COMPUT S, V3, P114
   Muchnick S., 1997, ADV COMPILER DESIGN
   PARK S, 2006, P DES AUT TEST EUR D
   PASRICHA S, 2003, 0317 CECS U CAL IRV
   Pees S, 2000, ACM T DES AUTOMAT EL, V5, P815, DOI 10.1145/362652.362662
   QIN W, 2002, COMPILER DESIGN HDB
   Reshadi M, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P13, DOI 10.1109/CODESS.2003.1275249
   Reshadi M, 2003, DES AUT CON, P758
   RESHADI M, 2006, IN PRESS ACM T EMBED
   Schliebusch O, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P239, DOI 10.1109/ASPDAC.2002.994928
   Shrivastava A, 2005, DES AUT TEST EUROPE, P1264, DOI 10.1109/DATE.2005.236
   Shrivastava A, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P194
   Shrivastava A, 2004, ASIA S PACIF DES AUT, P475, DOI 10.1109/ASPDAC.2004.1337622
   SHRIVASTAVA A, 2006, ACM T DES AUTOM ELEC
   Siska C, 1998, PROC INT SYMP SYST, P31, DOI 10.1109/ISSS.1998.730593
   *SPARC, SPARC ARCH MAN
   Tomita H, 1999, INT OFFSHORE POLAR E, P109
   Zivojnovic V, 1996, VLSI SIGNAL PROCESSING, IX, P127, DOI 10.1109/VLSISP.1996.558311
   ST100 DSP MCU ARCHIT
   COWARE LISATEK
   ARCTANGENT A5 MICROP
   EXPLORATION FRAMEWOR
NR 45
TC 10
Z9 11
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 626
EP 658
DI 10.1145/1142980.1142985
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300005
DA 2024-07-18
ER

PT J
AU Kandemir, MT
AF Kandemir, Mahmut Taylan
TI Reducing energy consumption of multiprocessor SoC architectures by
   exploiting memory bank locality
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; banked memory systems; multiprocessor SoC; energy
   consumption; compiler optimization; bank locality
AB The next generation embedded architectures are expected to accommodate multiple processors on the same chip. While this makes interprocessor communication less costly as compared to traditional high-end parallel machines, it also makes off-chip requests very costly. In particular, frequent off-chip memory accesses do not only increase execution cycles but also increase overall power consumption. One way of alleviating this power problem is to divide the off-chip memory into multiple banks, each of which can be power-controlled independently using low-power operating modes.
   In this article, we focus on a multiprocessor-system-on-a-chip (MPSoC) architecture with a banked memory system, and show how code and data optimizations can help us reduce memory energy consumption for embedded applications with regular data access patterns, for example, those from the embedded image and video processing domain. This is achieved by ensuring bank locality, which means that each processor localizes its accesses into a small set of banks in a given time period. We present a mathematical formulation of the bank locality problem. Our formulation is based on constructing a set of matrix equations that capture the mappings between the data, computation, processor, and memory bank spaces. Based on this formulation, we propose a heuristic solution to the bank locality problem under different scenarios. Our solution involves an iterative process through which we try to satisfy as many matrix constraints as possible; the unsatisfied constraints represent the degree of degradation in bank locality. Finally, we report extensive experimental results showing the effectiveness of our strategy in practice. Our results show that the proposed solution improves bank locality significantly, and reduces the overall memory system energy consumption by up to 34% over an approach that makes use of the low-power modes but does not employ our strategy.
C1 Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park
RP Kandemir, MT (corresponding author), Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM kandemir@cse.psu.edu
CR AMARASINGHE S, 1995, P SIAM C PAR PROC SC
   ANDERSON J, 1997, THESIS STANFORD U ST
   [Anonymous], 1992, THESIS RICE U HOUSTO
   CHAN TF, 1987, LINEAR ALGEBRA APPL, V88-9, P67, DOI 10.1016/0024-3795(87)90103-0
   Chen LG, 1991, IEEE T CIRC SYST VID, V1, P378, DOI 10.1109/76.120779
   Collett-Solberg PF, 2001, CLIN PEDIATR, V40, P1, DOI 10.1177/000992280104000101
   DELALUZ V, 2000, P INT C COMP ARCH SY
   DELALUZ V, 2001, P 7 INT S HIGH PERF
   DUBOIS F, 2000, P WORKSH CONS ARTS M, V1, P127
   FAN X, 2002, P WORKSH POW AW COMP
   Fan XB, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P129, DOI 10.1109/LPE.2001.945388
   KANDEMIR M, 2002, P INT C COMP CONSTR
   KRISHNAN V, 1999, IEEE T COMPUT SP SEP
   LEUNT ST, 1995, 950901 TR U WASH DEP
   LI W, 1993, THESIS CORNELL U ITH
   *MAJC, MAJC5200
   Nayfeh B. A., 1996, P 23 INT S COMP ARCH, P66
   OBOYLE M, 1998, P INT C PAR ARCH COM
   Olukotun Kunle., 1996, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems. ASPLOS VII, P2
   *RAMB INC, 1999, 128 144 MBIT DIR RDR
   *RED BLACK, RED BLACK SOR BLEEPS
   SINGH JP, 1998, PARALLEL COMPUTER AR
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   [No title captured]
NR 25
TC 7
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 410
EP 441
DI 10.1145/1142155.1142163
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100008
DA 2024-07-18
ER

PT J
AU Zhu, HK
   Cheng, CK
   Graham, R
AF Zhu, Haikun
   Cheng, Chung-Kuan
   Graham, Ronald
TI On the construction of zero-deficiency parallel prefix circuits with
   minimum depth
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; theory; zero-deficiency; parallel prefix circuits;
   depth-size trade-off
ID COMPUTATION
AB A parallel prefix circuit has n inputs x(1), x(2),..., x(n), and computes the n outputs y(i) = x(i) . x(i-1) ..... x(1), 1 <= i <= n, in parallel, where . is an arbitrary binary associative operator. Snir proved that the depth t and size s of any parallel prefix circuit satisfy the inequality t+s >= 2n-2. Hence, a parallel prefix circuit is said to be of zero-deficiency if equality holds. In this article, we provide a different proof for Snir's theorem by capturing the structural information of zero-deficiency prefix circuits. Following our proof, we propose a new kind of zero-deficiency prefix circuit Z(d) by constructing a prefix circuit as wide as possible for a given depth d. It is proved that the Z(d) circuit has the minimal depth among all possible zero-deficiency prefix circuits.
C1 Univ Calif San Diego, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Zhu, HK (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.
EM hazhu@cs.ucsd.edu; kuan@cs.ucsd.edu; rgraham@cs.ucsd.edu
OI Cheng, Chung-Kuan/0000-0002-9865-8390
CR BILGORY A, 1986, IEEE T COMPUT, V35, P34, DOI 10.1109/TC.1986.1676655
   BRENT RP, 1982, IEEE T COMPUT, V31, P260, DOI 10.1109/TC.1982.1675982
   Fich F.E., 1983, Proceedings of the fifteenth annual ACM symposium on Theory of computing, P100
   LADNER RE, 1980, J ACM, V27, P831, DOI 10.1145/322217.322232
   Lakshmivarahan S., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P58
   LAKSHMIVARAHAN S, 1994, PARALLEL COMPUTING U
   Lin YC, 2004, J PARALLEL DISTR COM, V64, P97, DOI 10.1016/j.jpdc.2003.09.004
   Lin YC, 2003, J SUPERCOMPUT, V24, P279, DOI 10.1023/A:1022084814175
   Lin YC, 1999, J SUPERCOMPUT, V14, P39, DOI 10.1023/A:1008147229964
   LIN YC, 2003, NEURAL PARALLEL SCI, V11, P221
   LIN YC, 1999, NEURAL PARALLEL SCI, V7, P33
   Sklansky J., 1960, IRE Transactions on Electronic computers, VEC-9, P226, DOI DOI 10.1109/TEC.1960.5219822
   SNIR M, 1986, J ALGORITHM, V7, P185, DOI 10.1016/0196-6774(86)90003-9
   ZIMMERMANN R, 1996, P INT WORKSH LOG ARC, P123
   Zimmermann R., Java applet for adder synthesis
NR 15
TC 13
Z9 13
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 387
EP 409
DI 10.1145/1142155.1142162
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100007
DA 2024-07-18
ER

PT J
AU Ozdal, MM
   Wong, MDF
AF Ozdal, MM
   Wong, MDF
TI Two-layer bus routing for high-speed printed circuit boards
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; theory; high-speed; PCB; bus routing; min-max length
   constraints
AB The increasing clock frequencies in high-end industrial circuits bring new routing challenges that cannot be handled by traditional algorithms. An important design automation problem for highspeed boards today is routing nets within tight minimum and maximum length bounds. In this article, we propose an algorithm for routing bus structures between components on two layers such that all length constraints are satisfied. This algorithm handles length extension simultaneously during the actual routing process so that maximum resource utilization is achieved during length extension. Our approach here is to process one track at a time, and choose the best subset of nets to be routed on each track. The algorithm we propose for single-track routing is guaranteed to find the optimal subset of nets together with the optimal solution with length extension on one track. The experimental comparison with a recently proposed technique shows the effectiveness of this algorithm both in terms of solution quality and run-time.
C1 Univ Illinois, Urbana, IL 61801 USA.
   Intel Corp, Santa Clara, CA 95051 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   Intel Corporation
RP 2111 NE 25th Ave, Hillsboro, OR 97124 USA.
EM mustafa.ozdal@intel.com
RI Ozdal, Mustafa/K-5298-2015
OI Wong, Martin DF/0000-0001-8274-9688
CR Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Blazewicz J., 2001, SCHEDULING COMPUTER
   BOESE KD, 1992, P AS PAC C CIRC SYST
   Burstern M., 1983, PROC 20 DESIGN AUTOC, P591
   Cong J., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P341, DOI 10.1145/293625.293628
   CONG JS, 1992, IEEE T COMPUT AID D, V11, P739, DOI 10.1109/43.137519
   Cormen T.H., 1992, INTRO ALGORITHMS
   DUNLOP AE, 1984, P DES AUT C, P133
   EBELING C, 1995, IEEE T VLSI SYST, V3, P473, DOI 10.1109/92.475966
   FANG SC, 1992, P 29 ACM IEEE DES AU, P579
   Hashimoto A., 1971, P 8 DES AUT C, P214
   HUANG DJH, 1995, DES AUT CON, P508
   Kahng A.B., 1995, OPTIMAL INTERCONNECT
   KUH E, 1987, P IEEE INT S CIRC SY, P518
   LAPAUGH A, 1980, THESIS MIT CAMBRIDGE
   Lee S, 2003, IEEE T COMPUT AID D, V22, P506, DOI 10.1109/TCAD.2003.809645
   OZDAL MM, 2003, P IEEE INT C COMP AI
   PRASTJUTRAKUL S, 1990, P IEEE INT C COMP AI, P48
   RITCHEY LW, 2000, PRINTED CIRCUIT DESI
   RIVEST RL, 1982, P 19 DES AUT C, P418
   SZYMANSKI TG, 1985, IEEE T COMPUT AID D, V4, P31, DOI 10.1109/TCAD.1985.1270096
   Tsao CWA, 2002, ACM T DES AUTOMAT EL, V7, P359, DOI 10.1145/567270.567271
   Yoshimura T., 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-1, P25, DOI 10.1109/TCAD.1982.1269993
NR 23
TC 7
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 213
EP 227
DI 10.1145/1124713.1124726
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100012
DA 2024-07-18
ER

PT J
AU Davoodi, A
   Srivastava, A
AF Davoodi, A
   Srivastava, A
TI Voltage scheduling under unpredictabilities: A risk management paradigm
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE predictability; voltage scheduling; low power; design closure
AB This article addresses the problem of voltage scheduling in unpredictable situations. The voltage scheduling problem assigns voltages to operations such that the power is minimized under a clock delay constraint. In the presence of unpredictabilities, meeting the clock latency constraint cannot be guaranteed. This article proposes a novel risk management based technique to solve this problem. Here, the risk management paradigm assigns a quantified value to the amount of risk the designer is willing to take on the clock cycle constraint. The algorithm then assigns voltages in order to meet the expected value of clock cycle constraint while keeping the maximum delay within the specified "risk" and minimizing the power. The proposed algorithm is based on dynamic programming and is optimal for trees. Experimental results show that the traditional voltage scheduling approach is incapable of handling unpredictabilities. Our approach is capable of generating an effective tradeoff between power and "risk": the more the risk, the less the power. The results show that a small increase in design risk positively affects the power dissipation.
C1 Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM azade@eng.umd.edu; ankurs@eng.umd.edu
OI SRIVASTAVA, ANKUR/0000-0002-5445-904X
CR CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chang G C, 1997, IEEE Trans Rehabil Eng, V5, P2, DOI 10.1109/86.559344
   Chen JY, 2001, CHINESE J CHEM ENG, V9, P5
   CHUNG EY, 1999, P INT C COMP AID EES
   Jyu H.-F., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P77, DOI 10.1109/ICCD.1993.393401
   JYU HF, 1994, P 31 DES AUT C, P126
   Kruse L, 2001, IEEE T VLSI SYST, V9, P3, DOI 10.1109/92.920813
   LEE C, 1997, P INT S MICR
   PEDRAM M, 1996, ACM T DES AUTOMAT EL, V1, P1
   RAJE S, 1995, P INT WORKSH LOW POW
   SRIVASTAVA A, 2002, P INT C COMP AID DES
   TELLEZ GE, 1995, P IEEE ACM INT C COM, P62
   Tomiyama H, 1998, IEICE T FUND ELECTR, VE81A, P2576
   Tomiyama K, 1998, PROC INT SYMP SYST, P66, DOI 10.1109/ISSS.1998.730599
   [No title captured]
NR 15
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 354
EP 368
DI 10.1145/1059876.1059884
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Adya, SN
   Markov, IL
AF Adya, SN
   Markov, IL
TI Combinatorial techniques for mixed-size placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; VLSI; placement; floorplanning
AB While recent literature on circuit layout addresses large-scale standard-cell placement, the authors typically assume that all macros are fixed. Floorplanning techniques are very good at handling macros, but do not scale to hundreds of thousands of placeable objects. Therefore we combine floorplanning techniques with placement techniques to solve the more general placement problem. Our work shows how to place macros consistently with large numbers of small standard cells. Proposed techniques can also be used to guide circuit designers who prefer to place macros by hand.
   We address the computational difficulty of layout problems involving large macros and numerous small logic cells at the same time. Proposed algorithms are evaluated in the context of wirelength minimization because a computational method that is not scalable in optimizing wirelength is unlikely to be successful for more complex objectives (congestion, delay, power, etc.)
   We propose several different design flows to place mixed-size placement instances. The first flow relies on an arbitrary black-box standard-cell placer to obtain an initial placement and then removes possible overlaps using a fixed-outline floorplanner. This results in valid placements for macros, which are considered fixed. Remaining standard cells are then placed by another call to the standard-cell placer. In the second flow a standard-cell placer generates an initial placement and a force-directed placer is used in the engineering change order (ECO) mode to generate an overlap-free placement. Empirical evaluation on ibm benchmarks shows that in most cases our proposed flows compare favorably with previously published mixed-size placers, Kraftwerk, and the mixed-size floor-placer proposed at the 2003 Conference on Design, Automation, and Test in Europe (DATE 2003), and are competitive with mPG-MS.
C1 Univ Michigan, Dept EECS, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Univ Michigan, Dept EECS, 1301 Beal Ave, Ann Arbor, MI 48109 USA.
EM sadya@eecs.umich.edu; imarkov@eecs.umich.edu
CR Adya AN, 2004, IEEE T COMPUT AID D, V23, P472, DOI 10.1109/TCAD.2004.825852
   Adya S. N., 2002, Proceedings of ISPD'02. 2002 International Symposium on Physical Design, P12, DOI 10.1145/505388.505392
   Adya S.N., 2003, Proc. Inti Symposium on Physical Design, P95
   Adya SN, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P550, DOI 10.1109/ICCAD.2004.1382639
   Adya SN, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P311
   Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Adya SN, 2001, PR IEEE COMP DESIGN, P328, DOI 10.1109/ICCD.2001.955047
   Alpert C. J., 1998, ISPD-98. 1998 International Symposium on Physical Design, P80, DOI 10.1145/274535.274546
   Alpert CJ, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P746, DOI 10.1109/ICCAD.2002.1167615
   Alpert CJ, 1997, DES AUT CON, P530, DOI 10.1145/266021.266275
   *CAD, 2000, OP DOC QPLAC VERS 5
   Caldwell AE, 2000, DES AUT CON, P477
   Caldwell AE, 2000, IEEE T COMPUT AID D, V19, P1304, DOI 10.1109/43.892854
   CALDWELL AE, VLSI CAD BOOKSHELF
   Chang CC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P325, DOI 10.1109/ASPDAC.2003.1195036
   Choi WJ, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1104
   Dally WJ, 2000, DES AUT CON, P643, DOI 10.1145/337292.337604
   DOLL K, 1994, IEEE T COMPUT AID D, V13, P1189, DOI 10.1109/43.317462
   DUTT S, 2000, P INT C COMP AID DES, P254
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   FUJUYOSHI K, 1999, P ISPD, P103
   Hong XL, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P8, DOI 10.1109/ICCAD.2000.896442
   Kahng A. B., 2002, Proceedings of ISPD'02. 2002 International Symposium on Physical Design, P143, DOI 10.1145/505388.505423
   Kahng A. B., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P207, DOI 10.1145/332357.332401
   Karypis G, 1997, DES AUT CON, P526, DOI 10.1145/266021.266273
   Khatkhate A, 2004, P INT S PHYS DES, P84
   Lin JM, 2001, DES AUT CON, P764, DOI 10.1109/DAC.2001.935608
   Markov I. L, 2003, IEEE T CAD, V22, P716
   MO F, 2000, P INT C COMP AID DES, P404
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Murata H., 1998, ISPD-98. 1998 International Symposium on Physical Design, P167, DOI 10.1145/274535.274560
   Nag S, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P581, DOI 10.1109/DATE.1999.761186
   PANG Y, 2000, P ISPD, P168
   Sarrafzadeh M., 2002, MODERN PLACEMENT TEC
   Sherwani N., 2005, ALGORITHMVLSI PHYS
   TANG X, 2000, P DES AUT TEST EUR, P106
   Tang XP, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P521, DOI 10.1109/ASPDAC.2001.913361
   VARADRAJAN R, 2002, COMMUNICATION
   Vijayan G., 1991, Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design (Cat. No.91TH0340-0), P157, DOI 10.1109/ISVD.1991.185110
   WANG XY, 2000, P INT C COMP AID DES, P260
   Yidiz MC, 2001, DES AUT CON, P776, DOI 10.1109/DAC.2001.935610
NR 41
TC 19
Z9 23
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 58
EP 90
DI 10.1145/1044111.1044116
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400005
DA 2024-07-18
ER

PT J
AU Senapati, D
   Rajesh, K
   Karfa, C
   Sarkar, A
AF Senapati, Debabrata
   Rajesh, Kousik
   Karfa, Chandan
   Sarkar, Arnab
TI TMDS: Temperature-aware Makespan Minimizing DAG Scheduler for
   Heterogeneous Distributed Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE DAG scheduling; temperature-aware; makespan; list scheduling;
   heterogeneous platforms; distributed systems
ID ALGORITHM
AB To meet application-specific performance demands, recent embedded platforms often involve the use of intricate micro-architectural designs and very small feature sizes leading to complex chips with multi-million gates. Such ultra-high gate densities oftenmake these chips susceptible to inappropriate surges in core temperatures. Temperature surges above a specific threshold may throttle processor performance, enhance cooling costs, and reduce processor life expectancy. This work proposes a generic temperature management strategy that can be easily employed to adapt existing state-of-the-art task graph schedulers so that schedules generated by them never violate stipulated thermal bounds. The overall temperature-aware task graph scheduling problem has first been formally modeled as a constraint optimization formulation whose solution is shown to be prohibitively expensive in terms of computational overheads. Based on insights obtained through the formal model, a new fast and efficient heuristic algorithm called TMDS has been designed. Experimental evaluation over diverse test case scenarios shows that TMDS is able to deliver lower schedule lengths compared to the temperature-aware versions of four prominent makespan minimizing algorithms, namely, HEFT, PEFT, PPTS, and PSLS. Additionally, a case study with an adaptive cruise controller in automotive systems has been included to exhibit the applicability of TMDS in real-world settings.
C1 [Senapati, Debabrata; Rajesh, Kousik; Karfa, Chandan] Indian Inst Technol IIT Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
   [Senapati, Debabrata] SRM Univ AP, Amaravati 522502, Andhra Pradesh, India.
   [Sarkar, Arnab] Indian Inst Technol IIT Kharagpur, Adv Technol Dev Ctr, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; SRM University-AP; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Kharagpur
RP Senapati, D (corresponding author), Indian Inst Technol IIT Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.; Senapati, D (corresponding author), SRM Univ AP, Amaravati 522502, Andhra Pradesh, India.
EM debabratasenapati@gmail.com; kousikr26@gmail.com; ckarfa@iitg.ac.in;
   arnab@atdc.iitkgp.ac.i
RI Karfa, Chandan/K-4960-2019; Senapati, Debabrata/JWO-8919-2024
OI Karfa, Chandan/0000-0002-3835-4184; Senapati, Dr.
   Debabrata/0000-0002-2009-0088
CR Arabnejad H, 2014, IEEE T PARALL DISTR, V25, P682, DOI 10.1109/TPDS.2013.57
   Bampis E, 2013, J SCHEDULING, V16, P529, DOI 10.1007/s10951-013-0319-z
   Birks M, 2014, SUSTAIN COMPUT-INFOR, V4, P151, DOI 10.1016/j.suscom.2014.07.006
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Canon LC, 2008, GRID COMPUTING: ACHIEVEMENTS AND PROSPECTS, P73, DOI 10.1007/978-0-387-09457-1_7
   Daoud MI, 2008, J PARALLEL DISTR COM, V68, P399, DOI 10.1016/j.jpdc.2007.05.015
   Djigal H, 2019, PROCEEDINGS OF THE 48TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPP 2019), DOI 10.1145/3339186.3339206
   Huang H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544390
   Huang J, 2020, IEEE T COMPUT AID D, V39, P3336, DOI 10.1109/TCAD.2020.3013045
   Huang X, 2017, IEEE INT C INTELL TR, DOI 10.1109/TSUSC.2017.2743704
   Ilavarasan E., 2007, Journal of Computer Sciences, V3, P94, DOI 10.3844/jcssp.2007.94.103
   Ilavarasan E, 2005, LECT NOTES COMPUT SC, V3719, P193
   Kandasamy N, 2005, RELIAB ENG SYST SAFE, V89, P81, DOI 10.1016/j.ress.2004.08.008
   Kanev S, 2014, I S WORKL CHAR PROC, P31, DOI 10.1109/IISWC.2014.6983037
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Maity S, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477028
   Moulik S, 2021, J SYST ARCHITECT, V112, DOI 10.1016/j.sysarc.2020.101847
   Moulik S, 2020, MICROPROCESS MICROSY, V72, DOI 10.1016/j.micpro.2019.102939
   Rodríguez JP, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P144, DOI 10.1145/3453417.3453430
   Roy SK, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3462776
   Saha Shivashis, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P41, DOI 10.1109/RTCSA.2012.15
   Senapati D, 2023, IEEE T COMPUT AID D, V42, P2447, DOI 10.1109/TCAD.2022.3228504
   Senapati D, 2022, IEEE T COMPUT, V71, P421, DOI 10.1109/TC.2021.3052389
   Senapati D, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477037
   Sharma Y, 2022, J SUPERCOMPUT, V78, P30, DOI 10.1007/s11227-021-04257-7
   Sheikh HF, 2012, SUSTAIN COMPUT-INFOR, V2, P151, DOI 10.1016/j.suscom.2011.06.005
   Sheikh Hafiz Fahad, 2011, P INT GREEN COMP C W, P1
   Sheikh Hafiz Fahad., 2012, P INT C PAR DISTR PR, P1
   Skadron K, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P10, DOI 10.1109/DATE.2004.1268820
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Xie GQ, 2022, IEEE T SUST COMPUT, V7, P27, DOI 10.1109/TSUSC.2021.3057983
   Xie GQ, 2017, IEEE T SUST COMPUT, V2, P62, DOI 10.1109/TSUSC.2017.2705183
   Yeh LT., 2003, Appl Mech Rev, V56, pB46, DOI DOI 10.1115/1.1566408
   Zhan X, 2017, IEEE COMPUT ARCHIT L, V16, P6, DOI 10.1109/LCA.2016.2537802
   Zhao Y, 2019, IEEE INT SYMP PARAL, P588, DOI 10.1109/ISPA-BDCloud-SustainCom-SocialCom48970.2019.00089
   Zhou JL, 2017, J SYST SOFTWARE, V133, P1, DOI 10.1016/j.jss.2017.07.032
NR 38
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 99
DI 10.1145/3616869
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600012
DA 2024-07-18
ER

PT J
AU Nie, Q
   Malik, S
AF Nie, Qi
   Malik, Sharad
TI CNNFlow: Memory-driven Data Flow Optimization for Convolutional Neural
   Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Accelerator; Convolutional Neural Network; software-hardware co-design;
   memory utilization; data scheduling
ID COPROCESSOR
AB Convolution Neural Networks (CNNs) are widely deployed in computer vision applications. The datasets are large, and the data reuse across different parts is heavily interleaved. Given that memory access (SRAM and especially DRAM) is more expensive in both performance and energy than computation, maximizing data reuse to reduce data movement across the memory hierarchy is critical to improving execution efficiency. This is even more important for the common use case of CNNs on mobile devices where computing/memory resources are limited. We propose CNNFlow, a memory-driven dataflow optimization framework to automatically schedule CNN computation on a given CNN architecture to maximize data reuse at each level of the memory hierarchy. We provide a mathematical calculation for data reuses in terms of parameters including loop ordering, blocking, and memory-bank allocation for tensors in CNN. We then present a series of techniques that help prune the large search space and reduce the cost of the exploration. This provides, for the first time, an exact and practical search algorithm for optimal solutions to minimize memory access cost for CNN. The efficacy is demonstrated for two widely used CNN algorithms: AlexNet and VGG16 with 5 and 13 convolution layers, respectively. CNNFlow finds the optimal solution for each layer within tens of minutes of compute time. Its solution requires about 20% fewer DRAM accesses and 40%-80% fewer SRAM accesses compared to state-of-the-art algorithms in the literature.
C1 [Nie, Qi; Malik, Sharad] Princeton Univ, Dept Elect & Comp Engn, Princeton, NJ 08544 USA.
C3 Princeton University
RP Nie, Q (corresponding author), Princeton Univ, Dept Elect & Comp Engn, Princeton, NJ 08544 USA.
EM qnie@princeton.edu; sharad@princeton.edu
OI Malik, Sharad/0000-0002-0837-5443
CR Ansel J, 2014, INT CONFER PARA, P303, DOI 10.1145/2628071.2628092
   Aydonat U, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P55, DOI 10.1145/3020078.3021738
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Cadambi S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P273, DOI 10.1145/1854273.1854309
   Cavigelli L, 2017, IEEE T CIRC SYST VID, V27, P2461, DOI 10.1109/TCSVT.2016.2592330
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen YT, 2017, I C FIELD PROG LOGIC
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   DiCecco R, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P265, DOI 10.1109/FPT.2016.7929549
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Esmaeilzadeh H., 2016, Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Google, 2022, XLA OPTIMIZING COMPI
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Huang QJ, 2021, CONF PROC INT SYMP C, P554, DOI 10.1109/ISCA52012.2021.00050
   Kao SC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415639
   Ke L, 2018, I SYMPOS LOW POWER E, P19, DOI 10.1145/3218603.3218647
   Kim JY, 2010, IEEE J SOLID-ST CIRC, V45, P32, DOI 10.1109/JSSC.2009.2031768
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li HM, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577308
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Lu LQ, 2021, CONF PROC INT SYMP C, P720, DOI 10.1109/ISCA52012.2021.00062
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Ma YF, 2017, I C FIELD PROG LOGIC
   Ma YF, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577356
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Majumdar A, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2133382.2133388
   Motamedi M, 2016, ASIA S PACIF DES AUT, P575, DOI 10.1109/ASPDAC.2016.7428073
   Nie Q, 2020, IEEE T COMPUT AID D, V39, P1875, DOI 10.1109/TCAD.2019.2925377
   Nie Qi, 2018, ASP DAC
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Peemen M, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P13, DOI 10.1109/ICCD.2013.6657019
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Rotem N, 2019, Arxiv, DOI arXiv:1805.00907
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Tu FB, 2018, CONF PROC INT SYMP C, P340, DOI 10.1109/ISCA.2018.00037
   Venieris SI, 2016, ANN IEEE SYM FIELD P, P40, DOI 10.1109/FCCM.2016.22
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Zeng HQ, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P117, DOI 10.1145/3174243.3174265
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhang JL, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P25, DOI 10.1145/3020078.3021698
   Zhang X., 2018, ICCAD, P56, DOI DOI 10.1145/3240765.3240801
NR 51
TC 1
Z9 1
U1 4
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 40
DI 10.1145/3577017
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800011
OA hybrid
DA 2024-07-18
ER

PT J
AU Minakova, S
   Stefanov, T
AF Minakova, Svetlana
   Stefanov, Todor
TI Memory-Throughput Trade-off for CNN-Based Applications at the Edge
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Convolutional neural networks; AI at the edge; memory reduction;
   trade-off
AB Many modern applications require execution of Convolutional Neural Networks (CNNs) on edge devices, such as mobile phones or embedded platforms. This can be challenging, as the state-of-the art CNNs are memory costly, whereas the memory budget of edge devices is highly limited. To address this challenge, a variety of CNN memory reduction methodologies have been proposed. Typically, the memory of a CNN is reduced using methodologies such as pruning and quantization. These methodologies reduce the number or precision of CNN parameters, thereby reducing the CNN memory cost. When more aggressive CNN memory reduction is required, the pruning and quantization methodologies can be combined with CNN memory reuse methodologies. The latter methodologies reuse device memory allocated for storage of CNN intermediate computational results, thereby further reducing the CNN memory cost. However, the existing memory reuse methodologies are unfit for CNN-based applications that exploit pipeline parallelism available within the CNNs or use multiple CNNs to perform their functionality. In this article, we therefore propose a novel CNN memory reuse methodology. In our methodology, we significantly extend and combine two existing CNN memory reuse methodologies to offer efficient memory reuse for a wide range of CNN-based applications.
C1 [Minakova, Svetlana; Stefanov, Todor] Leiden Univ, Niels Bohrweg 1, NL-2333 CA Leiden, South Holland, Netherlands.
C3 Leiden University - Excl LUMC; Leiden University
RP Minakova, S (corresponding author), Leiden Univ, Niels Bohrweg 1, NL-2333 CA Leiden, South Holland, Netherlands.
EM s.minakova@liacs.leidenuniv.nl; t.p.stefanov@liacs.leidenuniv.nl
FU European Union [780788]
FX This project received funding from the European Union's Horizon 2020
   Research and Innovation program under grant agreement number 780788.
CR Abadi M, 2017, MAPL'17: PROCEEDINGS OF THE 1ST ACM SIGPLAN INTERNATIONAL WORKSHOP ON MACHINE LEARNING AND PROGRAMMING LANGUAGES, P1, DOI 10.1145/3088525.3088527
   Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alwani M, 2016, INT SYMP MICROARCH
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Blalock Davis W., 2020, P MACHINE LEARNING S
   Cheng Y., 2018, IEEE Signal Process. Mag, V35, P126
   Demichev V, 2020, NAT METHODS, V17, P41, DOI 10.1038/s41592-019-0638-x
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Devi S, 2020, WIRELESS PERS COMMUN, V114, P2121, DOI 10.1007/s11277-020-07468-y
   Gholami A., 2021, arXiv
   He Kaiming, 2016, P INT C COMP VIS PAT, DOI 10.1109/CVPR.2016.90
   Heath Steve, 2002, EMBED SYST DES, V2nd, P321
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Jin H, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3243904
   Liu D, 2020, Arxiv, DOI arXiv:2011.14808
   Minakova S, 2020, LECT NOTES COMPUT SC, V12471, P18, DOI 10.1007/978-3-030-60939-9_2
   Minakova S, 2020, 2020 23RD EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2020), P133, DOI 10.1109/DSD51259.2020.00031
   NVIDIA, 2017, JETSON TX2
   NVIDIA, 2016, TENSORRT HIGH PERFOR
   Olyaiy M, 2021, PROCEEDINGS OF THE 2021 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ICS 2021, P291, DOI 10.1145/3447818.3460378
   Paszke A., 2017, AUTOMATIC DIFFERENTI
   Pisarchyk Yury, 2020, P MLSYS 2020 WORKSHO
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sastry K., 2005, Genet. Algorithms, P97
   Savelli B, 2020, ARTIF INTELL MED, V103, DOI 10.1016/j.artmed.2019.101749
   Seeland M, 2021, PLOS ONE, V16, DOI 10.1371/journal.pone.0245230
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Taylor B, 2018, ACM SIGPLAN NOTICES, V53, P31, DOI [10.1145/3299710.3211336, 10.1145/3211332.3211336]
   Véstias MP, 2019, ALGORITHMS, V12, DOI 10.3390/a12080154
   Wang SQ, 2020, IEEE T COMPUT AID D, V39, P2254, DOI 10.1109/TCAD.2019.2944584
   Alom MZ, 2018, Arxiv, DOI arXiv:1803.01164
NR 31
TC 2
Z9 2
U1 11
U2 42
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 2
DI 10.1145/3527457
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400002
OA Bronze
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Equivalent Faults under Launch-on-Shift (LOS) Tests with Equal Primary
   Input Vectors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Equivalent faults; launch-on-shift tests; test compaction; test
   generation; transition faults
ID TRANSITION
AB A recent work showed that it is possible to transform a single-cycle test for stuck-at faults into a launch-on-shift (LOS) test that is guaranteed to detect the same stuck-at faults without any logic or fault simulation. The LOS test also detects transition faults. This was used for obtaining a compact LOS test set that detects both types of faults. In the scenario where LOS tests are used for both stuck-at and transition faults, this article observes that, under certain conditions, the detection of a stuck-at fault guarantees the detection of a corresponding transition fault. This implies that the two faults are equivalent under LOS tests. Equivalence can be used for reducing the set of target faults for test generation and test compaction. The article develops this notion of equivalence under LOS tests with equal primary input vectors and provides an efficient procedure for identifying it. It presents experimental results to demonstrate that such equivalences exist in benchmark circuits, and shows an unexpected effect on a test compaction procedure.
C1 [Pomeranz, Irith] Purdue Univ, Sch ECE, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch ECE, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU NSF [CCF-1714147]
FX This work was supported in part by NSF grant CCF-1714147.
CR Abramovici Miron, 1990, LOGICLEVEL DIAGNOSIS, P541, DOI [10.1109/ 9780470544389. ch12, DOI 10.1109/9780470544389.CH12]
   Ahmed N, 2007, IEEE T COMPUT AID D, V26, P896, DOI 10.1109/TCAD.2006.884405
   Alampally S, 2011, IEEE VLSI TEST SYMP, P285, DOI 10.1109/VTS.2011.5783735
   [Anonymous], 2007, PROC INT TEST CONF
   Chen G, 2005, ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P22
   Desineni R, 2000, INT TEST CONF P, P812, DOI 10.1109/TEST.2000.894283
   Di Carlo S, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2659001
   Goel S, 2005, ASIAN TEST SYMPOSIUM, P330, DOI 10.1109/ATS.2005.36
   Hapke F, 2012, PROC EUR TEST SYMP
   Huang SY, 2012, DES AUT CON, P1031
   Mohammadi HG, 2015, DES AUT TEST EUROPE, P453
   Mondal A, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348851
   Pomeranz I, 2019, IEEE T COMPUT AID D, V38, P1969, DOI 10.1109/TCAD.2018.2873233
   Pomeranz I, 2011, IEEE VLSI TEST SYMP, P84, DOI 10.1109/VTS.2011.5783760
   Reddy L. N., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P568, DOI 10.1109/ICCAD.1992.279311
   Sauer M, 2012, ICCAD-IEEE ACM INT, P30
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SAVIR J, 1993, IEEE T COMPUT AID D, V12, P1232, DOI 10.1109/43.238615
   Simsir Muzaffer O., 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2010), P41, DOI 10.1109/NANOARCH.2010.5510927
   Singh Adit D., 2016, 2016 21st IEEE European Test Symposium (ETS), P1, DOI 10.1109/ETS.2016.7519316
   Sreedhar A, 2008, DES AUT TEST EUROPE, P533
   Trinadh AS, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084684
   Wu C, 2016, INT J ADV MANUF TECH, DOI [10.1007/s00170-016-8594-4, DOI 10.1007/S00170-016-8594-4]
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Xu G, 2007, IET COMPUT DIGIT TEC, V1, P213, DOI 10.1049/iet-cdt:20060142
   Yang F, 2014, ASIAN TEST SYMPOSIUM, P101, DOI 10.1109/ATS.2014.29
   Zha J, 2012, DES AUT TEST EUROPE, P527
   Zhang Y, 2015, DES AUT TEST EUROPE, P423
   Zhao W, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491487
NR 29
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 25
DI 10.1145/3440013
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500001
DA 2024-07-18
ER

PT J
AU Rokni, SA
   Nourollahi, M
   Alinia, P
   Mirzadeh, I
   Pedram, M
   Ghasemzadeh, H
AF Rokni, Seyed Ali
   Nourollahi, Marjan
   Alinia, Parastoo
   Mirzadeh, Iman
   Pedram, Mahdi
   Ghasemzadeh, Hassan
TI TransNet: Minimally Supervised Deep Transfer Learning for Dynamic
   Adaptation of Wearable Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Wearable computing; machine learning; deep learning; transfer learning;
   adaptation; reconfiguration; reliability
ID NEURAL-NETWORKS
AB Wearables are poised to transform health and wellness through automation of cost-effective, objective, and real-time health monitoring. However, machine learning models for these systems are designed based on labeled data collected, and feature representations engineered, in controlled environments. This approach has limited scalability of wearables because (i) collecting and labeling sufficiently large amounts of sensor data is a labor-intensive and expensive process; and (ii) wearables are deployed in highly dynamic environments of the end-users whose context undergoes consistent changes. We introduce TransNet, a deep learning framework that minimizes the costly process of data labeling, feature engineering, and algorithm retraining by constructing a scalable computational approach. TransNet learns general and reusable features in lower layers of the framework and quickly reconfigures the underlying models from a small number of labeled instances in a new domain, such as when the system is adopted by a new user or when a previously unseen event is to be added to event vocabulary of the system. Utilizing TransNet on four activity datasets, TransNet achieves an average accuracy of 88.1% in cross-subject learning scenarios using only one labeled instance for each activity class. This performance improves to an accuracy of 92.7% with five labeled instances.
C1 [Rokni, Seyed Ali; Nourollahi, Marjan; Alinia, Parastoo; Mirzadeh, Iman; Pedram, Mahdi; Ghasemzadeh, Hassan] Washington State Univ, Sch Elect Engn & Comp Sci, 355 NE Spokane St, Pullman, WA 99164 USA.
C3 Washington State University
RP Rokni, SA (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, 355 NE Spokane St, Pullman, WA 99164 USA.
EM alirokni@eecs.wsu.edu; m.nourollahidarabad@wsu.edu;
   parastoo.alinia@wsu.edu; seyediman.mirzadeh@wsu.edu;
   mahdi.pedram@wsu.edu; hassan@eecs.wsu.edu
OI Pedram, Mahdi/0000-0001-5742-6529
FU National Science Foundation [CNS-1566359, CNS-1750679, CNS-1932346];
   National Institute of Health [1R21NR015410-01]
FX This work was supported in part by the National Science Foundation,
   under grants CNS-1566359, CNS-1750679, and CNS-1932346, and the National
   Institute of Health, under grant 1R21NR015410-01.
CR Alinia P, 2016, IEEE J-STSP, V10, P842, DOI 10.1109/JSTSP.2016.2569472
   Alinia Parastoo, 2020, ABS200307415 ARXIV
   Altun K, 2010, PATTERN RECOGN, V43, P3605, DOI 10.1016/j.patcog.2010.04.019
   Alyass A, 2015, BMC MED GENOMICS, V8, DOI 10.1186/s12920-015-0108-y
   [Anonymous], 2014, P 36 ANN INT C IEEE
   [Anonymous], 2011, P 8 INT C NETW SENS
   [Anonymous], 1997, NEURAL COMPUT
   [Anonymous], COMPUT VIS PATTERN R
   [Anonymous], 2016, P 30 AAAI C ART INT
   [Anonymous], 2015, ARXIV151101865
   [Anonymous], 2011, AISTATS
   Ashari ZE, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2265
   Bao L, 2004, LECT NOTES COMPUT SC, V3001, P1, DOI 10.1007/978-3-540-24646-6_1
   Barshan B, 2014, COMPUT J, V57, P1649, DOI 10.1093/comjnl/bxt075
   Budin-Ljosne I, 2016, BMC MED ETHICS, V17, DOI 10.1186/s12910-016-0111-7
   Burns A, 2010, IEEE SENS J, V10, P1527, DOI 10.1109/JSEN.2010.2045498
   Collobert R, 2008, P 25 ICML, P160, DOI 10.1145/1390156.1390177
   Collobert R, 2011, J MACH LEARN RES, V12, P2493
   Dauphin G.M.Y., 2012, JMLR P TRACK, P97
   Diethe Tom, 2016, P EUR S ART NEUR NET
   Dietterich TG, 1998, NEURAL COMPUT, V10, P1895, DOI 10.1162/089976698300017197
   Donahue J, 2014, PR MACH LEARN RES, V32
   Elsken T, 2019, J MACH LEARN RES, V20
   Fallahzadeh R, 2017, ACM IEEE INT CONF CY, P293, DOI 10.1145/3055004.3055015
   Ghasemzadeh H, 2010, IEEE T INF TECHNOL B, V14, P425, DOI 10.1109/TITB.2009.2036722
   Glorot X., 2011, JMLR Proceedings, V15, P315, DOI DOI 10.1002/ECS2.1832
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Graves A, 2013, INT CONF ACOUST SPEE, P6645, DOI 10.1109/ICASSP.2013.6638947
   Guerra T, 2005, CONFRONTATION, P100
   Guo YH, 2019, PROC CVPR IEEE, P4800, DOI 10.1109/CVPR.2019.00494
   Hammerla N.Y., 2016, P 25 INT JOINT C ART
   Hoi Steven CH, 2006, Proceedings of the 23rd international conference on Machine learning-ICML '06
   Huang SJ, 2014, IEEE T PATTERN ANAL, V36, P1936, DOI 10.1109/TPAMI.2014.2307881
   Ignatov A, 2018, APPL SOFT COMPUT, V62, P915, DOI 10.1016/j.asoc.2017.09.027
   Jastrzebski Stanislaw, 2018, ABS171104623 ARXIV
   Jun Kwang-Sung, 2016, P IEEE GLOB C SIGN I
   Kai KZ, 2008, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING (UBICOMP 2008), P20, DOI 10.1145/1409635.1409639
   Kale Nimish, 2012, Proc Wirel Health, V2012, DOI 10.1145/2448096.2448103
   King DB, 2015, ACS SYM SER, V1214, P1
   Kirkpatricka J, 2017, P NATL ACAD SCI USA, V114, P3521, DOI 10.1073/pnas.1611835114
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwapisz JR., 2011, ACM SIGKDD EXPLORATI, V12, P74, DOI [DOI 10.1145/1964897.1964918, 10.1145/1964897.1964918]
   Lawal IA, 2019, 12TH ACM INTERNATIONAL CONFERENCE ON PERVASIVE TECHNOLOGIES RELATED TO ASSISTIVE ENVIRONMENTS (PETRA 2019), P45, DOI 10.1145/3316782.3321538
   Ma XL, 2020, AAAI CONF ARTIF INTE, V34, P5117
   Mikolov T., 2013, ADV NEURAL INFORM PR, V26, P3111, DOI DOI 10.5555/2999792.2999959
   Mirzadeh SI, 2019, 2019 FIRST INTERNATIONAL CONFERENCE ON TRANSDISCIPLINARY AI (TRANSAI 2019), P64, DOI 10.1109/TransAI46475.2019.00019
   Mirzadeh Seyed-Iman, 2020, ABS200411545 ARXIV
   Morales FJO, 2016, IEEE INT SYM WRBL CO, P92, DOI 10.1145/2971767.2971764
   Murao K, 2008, LECT NOTES COMPUT SC, V5013, P197, DOI 10.1007/978-3-540-79576-6_12
   Nourollahi Marjan, 2020, ARXIV200313098
   Ordóñez FJ, 2016, SENSORS-BASEL, V16, DOI 10.3390/s16010115
   Panigrahi S., 2021, IEEE Transactions on Knowledge and Data Engineering, V194, P781, DOI [DOI 10.1109/TKDE.2009.191, 10.1007/978-981-15-5971-6_83]
   Parisi GI, 2019, NEURAL NETWORKS, V113, P54, DOI 10.1016/j.neunet.2019.01.012
   Piech C., 2015, ADV NEURAL INFORM PR, P505, DOI DOI 10.1007/978-3-319-26561-2_60
   Ravi N., 2005, Aaai, P1541
   Rey Vitor F., 2017, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V1, DOI 10.1145/3130959
   Roggen D., 2010, 2010 Seventh International Conference on Networked Sensing Systems (INSS 2010), P233, DOI 10.1109/INSS.2010.5573462
   Rokni SA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P79, DOI 10.1145/3055031.3055087
   Ronao CA, 2016, EXPERT SYST APPL, V59, P235, DOI 10.1016/j.eswa.2016.04.032
   Sabato Sivan, 2016, P 29 ANN C LEARN THE
   Saeedi R, 2017, IEEE INT CONF BIG DA, P473, DOI 10.1109/BigData.2017.8257960
   Saeedi R, 2014, PROCEEDINGS OF THE 2014 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING (UBICOMP'14 ADJUNCT), P833, DOI 10.1145/2638728.2641313
   Saeedi Ramyar, 2014, P AS C SIGN SYST COM
   Sagha H, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON BODY SENSOR NETWORKS (BSN)
   Sener Ozan, 2018, INT C LEARN REPR ICL
   Shen X., 2005, P 28 ANN INT ACM SIG
   Srivastava N, 2014, J MACH LEARN RES, V15, P1929
   Stikic Maja, 2009, P 4 INT S LOC CONT A
   Stisen A, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P127, DOI 10.1145/2809695.2809718
   Uchida Ryoma, 2013, P 2013 ACM C PERV UB, P633
   Ustev Yunus Emre, 2013, P ACM C PERV UB COMP, P1427, DOI 10.1145/2494091
   Wang J, 2018, INT CON DISTR COMP S, P1385, DOI 10.1109/ICDCS.2018.00139
   Xu Zuobing, 2007, P 29 EUR C IR RES
   Yang Bin, 2019, ARXIV190503362
   Yang JB, 2015, PROCEEDINGS OF THE TWENTY-FOURTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI), P3995
   Yosinski J, 2014, ADV NEUR IN, V27
   Yunbin Deng, 2019, Proceedings of the SPIE, V10993, DOI 10.1117/12.2518469
   Zakim D, 2015, TRENDS PHARMACOL SCI, V36, P68, DOI 10.1016/j.tips.2014.11.002
   Zappi P, 2007, PROCEEDINGS OF THE 2007 INTERNATIONAL CONFERENCE ON INTELLIGENT SENSORS, SENSOR NETWORKS AND INFORMATION PROCESSING, P281, DOI 10.1109/ISSNIP.2007.4496857
   Zeng M, 2014, 2014 6TH INTERNATIONAL CONFERENCE ON MOBILE COMPUTING, APPLICATIONS AND SERVICES (MOBICASE), P197, DOI 10.4108/icst.mobicase.2014.257786
   Zhang PF, 2020, AAAI CONF ARTIF INTE, V34, P6795
   Zhang Xiaofan, 2019, ARXIV190508369
   Zhou BD, 2019, SENSORS-BASEL, V19, DOI 10.3390/s19030621
   Zhou Y. T., 1988, IEEE International Conference on Neural Networks (IEEE Cat. No.88CH2632-8), P71, DOI 10.1109/ICNN.1988.23914
   Zoph B., 2016, INT C LEARN REPR
NR 85
TC 6
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 5
DI 10.1145/3414062
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200005
OA Bronze
DA 2024-07-18
ER

PT J
AU Huang, QC
   Fang, CL
   Mittal, S
   Blanton, RD
AF Huang, Qicheng
   Fang, Chenlei
   Mittal, Soumya
   Blanton, R. D. (Shawn)
TI Towards Smarter Diagnosis: A Learning-based Diagnostic Outcome Previewer
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Random forest; diagnosis economics; diagnosis preview
AB Given the inherent perturbations during the fabrication process of integrated circuits that lead to yield loss, diagnosis of failing chips is a mitigating method employed during both yield ramping and high-volume manufacturing for yield learning. However, various uncertainties in the fabrication process bring a number of challenges, resulting in diagnosis with undesirable outcomes or low efficiency, including, for example, diagnosis failure, bad resolution, and extremely long runtime. It would therefore be very beneficial to have a comprehensive preview of diagnostic outcomes beforehand, which allows fail logs to be prioritized in a more reasonable way for smarter allocation of diagnosis resources. In this work, we propose a learning-based previewer, which is able to predict five aspects of diagnostic outcomes for a failing IC, including diagnosis success, defect count, failure type, resolution, and runtime magnitude. The previewer consists of three classification models and one regression model, where Random Forest classification and regression are used. Experiments on a 28 nm test chip and a high-volume 90 nm part demonstrate that the predictors can provide accurate prediction results, and in a virtual application scenario the overall previewer can bring up to 9x speed-up for the test chip and 6x for the high-volume part.
C1 [Huang, Qicheng; Fang, Chenlei; Mittal, Soumya; Blanton, R. D. (Shawn)] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Huang, QC (corresponding author), Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM qichengh@andrew.cmu.edu; chenleif@andrew.cmu.edu;
   soumyami@andrew.cmu.edu; rblanton@andrew.cmu.edu
OI Mittal, Soumya/0000-0001-8262-3313
CR Benware B, 2012, IEEE DES TEST COMPUT, V29, P8, DOI 10.1109/MDT.2011.2178386
   Blanton RD, 2012, IEEE DES TEST COMPUT, V29, P36, DOI 10.1109/MDT.2011.2178587
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Chawla NV, 2002, J ARTIF INTELL RES, V16, P321, DOI 10.1613/jair.953
   Fawcett T., 2004, MACH LEARN, V31, P1
   Geron A., 2017, Hands-On Machine Learning With Scikit-Learn and TensorFlow: Concepts, Tools, and Techniques to Build Intelligent Systems
   Huang Q., 2018, INT TEST C, P1
   Huisman Leendert M., 2004, PROC INT TEST CONF
   Lim Carlston, 2016, PROC INT TEST CONF
   Lin YT, 2011, IEEE T COMPUT AID D, V30, P1058, DOI 10.1109/TCAD.2011.2113670
   Mittal S., 2019, PROC EUR TEST SYMP
   Nelson J. E., 2010, INT TEST CONF P
   Nelson JE, 2006, IEEE DES TEST COMPUT, V23, P390, DOI 10.1109/MDT.2006.117
   Ng Yin Roy, 2013, INT S TEST FAIL AN, P322
   Tam WC, 2008, DES AUT CON, P367
   Wang Hongfei, 2012, P DES AUT C
   Xue Y., 2016, T COMPUTER AIDED DES, V37, P1288
   Xue Y, 2013, INT TEST CONF P
NR 18
TC 1
Z9 1
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 43
DI 10.1145/3398267
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200008
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, Y
   Franzon, PD
   Smart, D
   Swahn, B
AF Wang, Yi
   Franzon, Paul D.
   Smart, David
   Swahn, Brian
TI Multi-Fidelity Surrogate-Based Optimization for Electromagnetic
   Simulation Acceleration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Statistical machine learning; surrogate-based optimization;
   multi-fidelity; electromagnetic simulation
ID OUTPUT; ADC
AB As circuits' speed and frequency increase, fast and accurate capture of the details of the parasitics in metal structures, such as inductors and clock trees, becomes more critical. However, conducting high-fidelity 3D electromagnetic (EM) simulations within the design loop is very time consuming and computationally expensive. To address this issue, we propose a surrogate-based optimization methodology flow, namely multifidelity surrogate-based optimization with candidate search (MFSBO-CS), which integrates the concept of multi-fidelity to reduce the full-wave EM simulation cost in analog/RF simulation-based optimization problems. To do so, a statistical co-kriging model is adapted as the surrogate to model the response surface, and a parallelizable perturbation-based adaptive sampling method is used to find the optima. Within the proposed method, low-fidelity fast RC parasitic extraction tools and high-fidelity full-wave EM solvers are used together to model the target design and then guide the proposed adaptive sample method to achieve the final optimal design parameters. The sampling method in this work not only delivers additional coverage of design space but also helps increase the accuracy of the surrogate model efficiently by updating multiple samples within one iteration. Moreover, a novel modeling technique is developed to further improve the multi-fidelity surrogate model at an acceptable additional computation cost. The effectiveness of the proposed technique is validated by mathematical proofs and numerical test function demonstration. In this article, MFSBO-CS has been applied to two design cases, and the result shows that the proposed methodology offers a cost-efficient solution for analog/RF design problems involving EM simulation. For the two design cases, MFSBO-CS either reaches comparably or outperforms the optimization result from various Bayesian optimization methods with only approximately one- to two-thirds of the computation cost.
C1 [Wang, Yi; Franzon, Paul D.] North Carolina State Univ, Monteith Res Ctr, Raleigh, NC 27606 USA.
   [Smart, David; Swahn, Brian] Analog Devices Inc, 1 Analog Way, Wilmington, MA 01887 USA.
C3 North Carolina State University; Analog Devices, Inc.
RP Wang, Y (corresponding author), North Carolina State Univ, Monteith Res Ctr, Raleigh, NC 27606 USA.
EM ywang73@ncsu.edu; paulf@ncsu.edu; david.smart@analog.com;
   brian.swahn@analog.com
OI Smart, David/0000-0002-8897-1754; Franzon, Paul/0000-0002-6048-5770
FU NSF [CNS-1624770]; Center for Advanced Electronics through Machine
   Learning (CAEML) IUCRC
FX This work was funded in part by the NSF under CNS-1624770 and the
   industry members of the Center for Advanced Electronics through Machine
   Learning (CAEML) IUCRC.
CR [Anonymous], 2013, ARXIV13126197
   BANDLER JW, 1994, IEEE T MICROW THEORY, V42, P2536, DOI 10.1109/22.339794
   Floudas C.A., 1995, Nonlinear and Mixed Integer optimization: Fundamentals and Applications
   Forrester AIJ, 2007, P R SOC A, V463, P3251, DOI 10.1098/rspa.2007.1900
   Geiselhart K., 2011, P 49 ALAA AER SCI M, DOI [10.2514/6.2011-465, DOI 10.2514/6.2011-465]
   Geoffrey EHinton., 2012, Improving neural networks by preventing co-adaptation of feature detectors
   Ghoreyshi M., 2008, 46th AIAA Aerospace Sciences Meeting and Exhibit, P197
   Giunta Anthony, 1995, P 13 APPL AER DYN C
   Kennedy MC, 2000, BIOMETRIKA, V87, P1, DOI 10.1093/biomet/87.1.1
   Koziel S., 2005, 2005 IEEE MTT-S International Microwave Symposium (IEEE Cat. No.05CH37620C)
   Koziel S, 2007, IEEE T MICROW THEORY, V55, P2539, DOI 10.1109/TMTT.2007.909605
   Koziel S, 2012, INT J NUMER MODEL EL, V25, P1, DOI 10.1002/jnm.803
   Koziel S, 2007, IEEE MTT-S, P798
   Li Cheng, 2018, ARXIV180205400
   Lyu WL, 2018, IEEE T CIRCUITS-I, V65, P1954, DOI 10.1109/TCSI.2017.2768826
   Mckay MD, 2000, TECHNOMETRICS, V42, P55, DOI 10.2307/1271432
   Müller J, 2013, COMPUT OPER RES, V40, P1383, DOI 10.1016/j.cor.2012.08.022
   Niknejad Ali M., 2000, UCBERLM0031
   Paulsen Dennis K., PAULSENND 12 GUITEST
   Pelikan M., 2005, STUD FUZZ SOFT COMP, V170, DOI 10.1007/978-3-540-32373-0_6
   Poulton K, 2003, ISSCC DIG TECH PAP I, V46, P318
   Qi W., 2017, IC DESIGN ANAL OPTIM
   Schvan Peter, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P544, DOI 10.1109/ISSCC.2008.4523298
   Shahramian S, 2009, IEEE J SOLID-ST CIRC, V44, P1709, DOI 10.1109/JSSC.2009.2020657
   Snoek J., 2012, 26 ANN C NEUR INF PR, P2951
   Sobol I. M., 1967, USSR COMP MATH MATH, V7, P784, DOI DOI 10.1016/0041-5553(67)90144-9
   STEIN M, 1987, TECHNOMETRICS, V29, P143, DOI 10.2307/1269769
   Vandenbosch GAE, 2011, MICROSTRIP ANTENNAS, P507
   Vural RA, 2012, AEU-INT J ELECTRON C, V66, P732, DOI 10.1016/j.aeue.2012.01.003
   Zhang SH, 2019, DES AUT TEST EUROPE, P1463, DOI [10.23919/DATE.2019.8714788, 10.23919/date.2019.8714788]
NR 30
TC 4
Z9 4
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 45
DI 10.1145/3398268
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200010
OA Bronze
DA 2024-07-18
ER

PT J
AU Malekpour, A
   Ragel, R
   Li, T
   Javaid, H
   Ignjatovi, A
   Parameswaran, S
AF Malekpour, Amin
   Ragel, Roshan
   Li, Tuo
   Javaid, Haris
   Ignjatovi, Aleksandar
   Parameswaran, Sri
TI Hardware Trojan Mitigation in Pipelined MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware Trojans; pipelined MPSoCs; on-line monitoring
ID PROTECTION
AB Multiprocessor System-on-Chip (MPSoC) has become necessary due to the the billions of transistors available to the designer, the need for fast design turnaround times, and the power wall. Thus, present embedded systems are designed with MPSoCs, and one possible way MPSoCs can be realized is through Pipelined MPSoC (PMPSoC) architectures, which are used in applications from video surveillance to cryptosystems. Hardware Trojans (HTs) on PMPSoCs are a significant concern due to the damage caused by their stealth. An adversary could use HTs to extract secret information (data leakage) to modify functionality/data (functional modification) or make PMPSoCs deny service. In this article, we present PMPGuard, a mechanism that (1) detects the presence of hardware Trojans in Third Party Intellectual Property (3PIP) cores of PMPSoCs by continuous monitoring and testing and (2) recovers the system by switching the infected processor core with another one. We designed, implemented, and tested the system on a commercial cycle accurate multiprocessor simulation environment. Compared to the state-of-the-art system-level techniques that use Triple Modular Redundancy (TMR) and therefore incur at least 3x area and power overheads. our proposed system incurs about 2x area and 1.5x power overheads without any adverse impact on throughput.
C1 [Malekpour, Amin; Li, Tuo; Ignjatovi, Aleksandar; Parameswaran, Sri] Univ New South Wales, Sydney, NSW 2052, Australia.
   [Ragel, Roshan] Univ Peradeniya, Peradeniya, Sri Lanka.
   [Javaid, Haris] Xilinx, Singapore, Singapore.
C3 University of New South Wales Sydney; University of Peradeniya; Xilinx
RP Malekpour, A (corresponding author), Univ New South Wales, Sydney, NSW 2052, Australia.
EM a.malekpour@unsw.edu.au; roshanr@pdn.ac.lk; tuoli@unsw.edu.au;
   haris.javaid@gmail.com; a.ignjatovic@unsw.edu.au;
   sri.parameswaran@unsw.edu.au
RI Li, Tuo/ABG-2090-2021; Javaid, Haris/JQW-1758-2023; Parameswaran,
   Srikanth/J-3824-2016
OI Li, Tuo/0000-0003-2664-822X; Parameswaran, Sri/0000-0003-0435-9080
CR Alkabani Yousra, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P123, DOI 10.1145/1687399.1687426
   [Anonymous], 2009, P 5 ANN WORKSH CYB S
   [Anonymous], 2011, TECHNICAL REPORT
   Baumgarten A, 2010, IEEE DES TEST COMPUT, V27, P66, DOI 10.1109/MDT.2010.24
   Beaumont M, 2012, DES AUT TEST EUROPE, P1000
   Bhunia S, 2013, IEEE DES TEST, V30, P6, DOI 10.1109/MDT.2012.2196252
   Bloom G, 2009, COMPUT SECUR, V28, P660, DOI 10.1016/j.cose.2009.03.002
   Chakraborty RS, 2017, IEEE T EMERG TOP COM, V5, P260, DOI 10.1109/TETC.2017.2654268
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Cui X., 2014, Proceedings of the 51st Annual Design Automation Conference, p157:1, DOI DOI 10.1145/2593069.2593150
   Das A, 2010, DES AUT TEST EUROPE, P861
   Dupuis S, 2018, IEEE DES TEST, V35, P73, DOI 10.1109/MDAT.2017.2766170
   Fritts JE, 2009, MICROPROCESS MICROSY, V33, P301, DOI 10.1016/j.micpro.2009.02.010
   Guha K, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3014166
   Haider Syed Kamran, 2017, IEEE T DEPENDABLE SE, V16, P18
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Javaid H, 2014, IEEE T PARALL DISTR, V25, P2159, DOI 10.1109/TPDS.2013.268
   Javaid H, 2011, ICCAD-IEEE ACM INT, P616, DOI 10.1109/ICCAD.2011.6105394
   Javaid H, 2010, IEEE T COMPUT AID D, V29, P1777, DOI 10.1109/TCAD.2010.2061353
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Liu C, 2014, IEEE T EMERG TOP COM, V2, P461, DOI 10.1109/TETC.2014.2348182
   Malekpour A, 2017, IEEE INT CONF ASAP, P45, DOI 10.1109/ASAP.2017.7995258
   Malekpour Amin., 2017, Proceedings of the 54th Annual Design Automation Conference 2017, P1
   Martin D, 2006, TCE-THE CHEM ENG, P59
   McIntyre D, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P108, DOI 10.1109/HST.2009.5224990
   Newgard Bruce, 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), P25, DOI 10.1109/HST.2010.5513120
   Potkonjak M, 2009, DES AUT CON, P688
   Rad R, 2010, IEEE T VLSI SYST, V18, P1735, DOI 10.1109/TVLSI.2009.2029117
   Rajendran Jeyavijayan., 2015, Proceedings of the 52nd Annual Design Automation Conference, P112
   Rajendran J, 2016, IEEE T VLSI SYST, V24, P2946, DOI 10.1109/TVLSI.2016.2530092
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Salmani H, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P66, DOI 10.1109/HST.2009.5224968
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tensilica, XTENS CUST PROC
   Waksman A, 2011, P IEEE S SECUR PRIV, P49, DOI 10.1109/SP.2011.27
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Zhang X, 2015, DES AUT TEST EUROPE, P363
NR 39
TC 4
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 6
DI 10.1145/3365578
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700006
DA 2024-07-18
ER

PT J
AU Roy, P
   Banerjee, A
   Wille, R
   Bhattacharya, BB
AF Roy, Pushpita
   Banerjee, Ansuman
   Wille, Robert
   Bhattacharya, Bhargab B.
TI Harnessing the Granularity of Micro-Electrode-Dot-Array Architectures
   for Optimizing Droplet Routing in Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microfluidics; SAT modelling; droplet routing; physical design
   automation; biochips
ID HIGH-LEVEL SYNTHESIS; MICROFLUIDICS; ALGORITHM; POINT
AB In this article, we consider the problem of droplet routing for Microelectrode-Dot-Array (MEDA) biochips. MEDA biochips today provide a host of useful features for droplet movement by making it possible to manoeuvre droplets at a much finer granularity and with significantly increased flexibility. More precisely, MEDA biochips support more degrees of freedom in navigation and volumetric manipulation such as diagonal movement, droplet reshaping, and fractional-level split-and-merge. This helps improve routing of droplets on microfluidic grids-in particular, when the space available on the grid is limited or blocked by obstacles. In this work, we discuss how these improved capabilities can be utilized in the realization of the desired routes on those biochips. To this end, we introduce a routing method that utilizes satisfiability solvers and guarantees the generation of optimal solutions, considering the set of MEDA operations we model. This significantly improves the state of the art, since previously proposed solutions either (1) relied on heuristics and, hence, were not able to guarantee the optimum or (2) only considered a subset of the MEDA features. The solution proposed in this work includes a formulation of all MEDA features, which, as illustrated by examples, allows for the determination of routing solutions with smaller completion times. Experimental evaluations confirm these findings.
C1 [Roy, Pushpita] Calcutta Univ, JD-2,Sect 3, Kolkata 700098, W Bengal, India.
   [Roy, Pushpita; Banerjee, Ansuman] Indian Stat Inst Kolkata, 203 Barrackpore Trunk Rd, Kolkata 700108, W Bengal, India.
   [Wille, Robert] Johannes Kepler Univ Linz, Altenberger Str 69, A-700108 Linz, West Bengal, Austria.
   [Bhattacharya, Bhargab B.] Indian Inst Technol Kharagpur, Dept CSE, Kharagpur 721302, W Bengal, India.
C3 University of Calcutta; Indian Statistical Institute; Indian Statistical
   Institute Kolkata; Johannes Kepler University Linz; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Kharagpur
RP Roy, P (corresponding author), Calcutta Univ, JD-2,Sect 3, Kolkata 700098, W Bengal, India.; Roy, P (corresponding author), Indian Stat Inst Kolkata, 203 Barrackpore Trunk Rd, Kolkata 700108, W Bengal, India.
EM pushpita@isical.ac.in; ansuman@isical.ac.in; robert.wille@jku.at;
   bhargab.bhatta@gmail.com
RI Roy, Pushpita/IAP-0263-2023
OI Roy, Pushpita/0009-0001-0164-7944
FU SERB, Government of India [EMR/2016/005977]
FX This work was partially funded by a grant from SERB, Government of
   India, through an extra-mural research grant (grant number
   EMR/2016/005977).
CR Alistar M., 2015, P S DES TEST INT PAC, P1, DOI [10.1109/DTIP.2015.7161024, DOI 10.1109/DTIP.2015.7161024]
   [Anonymous], 2018, JAVA DEV TOOL KIT
   [Anonymous], 2019, ACM T DESIGN AUTOMAT, V25
   [Anonymous], 2018, Y2 YICES TOOL
   [Anonymous], 2014, P 51 ANN DES AUT C
   Bhattacharjee S, 2014, I CONF VLSI DESIGN, P504, DOI 10.1109/VLSID.2014.94
   Chakrabarty K., 2007, Digital microfluidic biochips : synthesis, testing, and reconfiguration techniques
   Chakrabarty K, 2010, IEEE T CIRCUITS-I, V57, P4, DOI 10.1109/TCSI.2009.2038976
   Chen ZK, 2011, BIOCHIP J, V5, P343, DOI 10.1007/s13206-011-5408-5
   Cho M, 2008, IEEE T COMPUT AID D, V27, P1714, DOI 10.1109/TCAD.2008.2003282
   Choi NW, 2007, NAT MATER, V6, P908, DOI 10.1038/nmat2022
   Fiske J, 2014, ASIA S PACIF DES AUT, P231, DOI 10.1109/ASPDAC.2014.6742895
   Ho TY, 2010, ICCAD-IEEE ACM INT, P578, DOI 10.1109/ICCAD.2010.5654199
   Huang TW, 2009, PR IEEE COMP DESIGN, P445, DOI 10.1109/ICCD.2009.5413119
   Keszocze O, 2017, ASIA S PACIF DES AUT, P708, DOI 10.1109/ASPDAC.2017.7858407
   Keszocze O, 2015, ICCAD-IEEE ACM INT, P874, DOI 10.1109/ICCAD.2015.7372663
   Keszocze O, 2014, ICCAD-IEEE ACM INT, P405, DOI 10.1109/ICCAD.2014.7001383
   Keszocze Oliver, 2018, EXACT DESIGN DIGITAL
   Lai KYT, 2015, J SIGNAL PROCESS SYS, V78, P85, DOI 10.1007/s11265-014-0939-3
   Lai KelvinYi-Tse., 2015, Proceedings of the IEEE Asian Solid-State Circuits Conference, P1
   Lu GR, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3184388
   Lu GR, 2018, ASIA S PACIF DES AUT, P46, DOI 10.1109/ASPDAC.2018.8297281
   Mazutis L, 2013, NAT PROTOC, V8, P870, DOI 10.1038/nprot.2013.046
   Neuzil P, 2012, NAT REV DRUG DISCOV, V11, P620, DOI 10.1038/nrd3799
   Sackmann EK, 2014, NATURE, V507, P181, DOI 10.1038/nature13118
   Sia SK, 2008, LAB CHIP, V8, P1982, DOI 10.1039/b817915h
   Sista R, 2008, LAB CHIP, V8, P2091, DOI 10.1039/b814922d
   Su F, 2005, DES AUT CON, P825, DOI 10.1109/DAC.2005.193929
   Su F, 2006, DES AUT TEST EUROPE, P321
   Wang G, 2011, IET NANOBIOTECHNOL, V5, P152, DOI 10.1049/iet-nbt.2011.0018
   Wang G, 2014, IET NANOBIOTECHNOL, V8, P163, DOI 10.1049/iet-nbt.2012.0043
   Wille R, 2015, IEEE DES TEST, V32, P41, DOI 10.1109/MDAT.2015.2455344
   Xu M, 2016, BMC ANESTHESIOL, V16, DOI 10.1186/s12871-015-0163-0
   Xu T, 2007, DES AUT CON, P948, DOI 10.1109/DAC.2007.375301
   Yeh SH, 2012, ICCAD-IEEE ACM INT, P353
   Zhao Yang, 2012, IEEE T CAD, V31, P6
NR 36
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 10
DI 10.1145/3365993
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700010
DA 2024-07-18
ER

PT J
AU Chakraborty, S
   Kapoor, HK
AF Chakraborty, Shounak
   Kapoor, Hemangee K.
TI Exploring the Role of Large Centralised Caches in Thermal Efficient Chip
   Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cache memory; Last Level Cache(LLC); temperature; thermal buffer; chip
   multi-processors(CMPs); hotspot; leakage power; dynamic power; IPC;
   reconfiguration time
ID TASK MIGRATION; MANAGEMENT; SIMULATOR; DVFS
AB In the era of short channel length, Dynamic Thermal Management (DTM) has become a challenging task for the architects and designers engineering modern Chip Multi-Processors (CMPs). Ever-increasing demand of processing power along with the developed integration technology produces CMPs with high power density, which in turn increases effective chip temperature. This increased temperature leads to increase in the reliability issues for the chip-circuitry with significant increment in leakage power consumption. Recent DTM techniques apply DVFS or Task Migration to reduce temperature at the cores, the hottest on-chip components, but often ignore the on-chip hot caches. To commensurate the high data demand of these cores, most of the modern CMPs are equipped with large multi-level on-chip caches, out of which on-chip Last Level Caches (LLCs) occupy the largest on-chip area. These LLCs are accounted for their significantly high leakage power consumption that can also potentially generate on-chip hotspots at the LLCs similar to the cores. As power consumption constructs the backbone of heat dissipation, hence, this work dynamically shrinks cache size while maintaining performance constraint to reduce LLC leakage, primarily. These turned-off cache portions further work as on-chip thermal buffers for reducing average and peak temperature of the CMP without affecting the computation. Simulation results claim that, at a minimal penalty on the performance, proposed cache-based thermal management having 8MB centralised multi-banked shared LLC gives around 5 degrees C reduction in peak and average chip temperature, which are comparable with a Greedy DVFS policy.
C1 [Chakraborty, Shounak] NTNU, Dept Comp Sci, NO-7491 Trondheim, Norway.
   [Kapoor, Hemangee K.] IIT Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
C3 Norwegian University of Science & Technology (NTNU); Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Guwahati
RP Chakraborty, S (corresponding author), NTNU, Dept Comp Sci, NO-7491 Trondheim, Norway.
EM shounak.chakraborty@ntnu.no; hemangee@iitg.ac.in
RI Kapoor, Hemangee/GLN-7272-2022
OI Kapoor, Hemangee/0000-0002-9376-7686
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Ayoub Raid, 2010, P 20 S GREAT LAK S V, P365
   Balasubramonian R., 2007, HPL200985
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Chantem Thidapat, 2008, Design, Automation & Test in Europe. DATE'08, P246
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Das S, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2907946
   EVERETT H, 1963, OPER RES, V11, P399, DOI 10.1287/opre.11.3.399
   Eyerman S, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/1952998.1952999
   Farahani M., 2009, MEDEA, P22
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Ge Y, 2012, IEEE T VLSI SYST, V20, P1758, DOI 10.1109/TVLSI.2011.2162348
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Hanumaiah Vinay, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P310, DOI 10.1145/1687399.1687458
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Homayoun H, 2012, INT SYM QUAL ELECT, P755, DOI 10.1109/ISQED.2012.6187576
   Kaxiras S, 2001, ACM COMP AR, P240, DOI 10.1109/ISCA.2001.937453
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Ku J. C., 2005, P 38 IEEE ACM INT S
   Lee J, 2012, IEEE T VLSI SYST, V20, P225, DOI 10.1109/TVLSI.2010.2092795
   Lee S, 2015, IEEE T VLSI SYST, V23, P520, DOI 10.1109/TVLSI.2014.2311798
   Li L, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P131, DOI 10.1109/PACT.2002.1106012
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Mirtar A, 2015, IEEE T VLSI SYST, V23, P1017, DOI 10.1109/TVLSI.2014.2333741
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Mizukami H., 2013, 2013 18th OECC/PS, P1
   Noori Hamid, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P363, DOI 10.1109/ISVLSI.2008.24
   Noori H., 2007, P 17 ACM GREAT LAK S
   Oracle, 2011, OR SPARC T3 1 SPARC
   POWELL MD, 2000, P INT S LOW POW EL D
   Rao R, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P292, DOI 10.1109/LPE.2006.4271852
   Salami B, 2014, J SUPERCOMPUT, V68, P1068, DOI 10.1007/s11227-014-1140-y
   Sembrant Andreas, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P49, DOI 10.1145/2540708.2540714
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Stavrou K, 2005, LECT NOTES COMPUT SC, V3746, P589
   Sun G., 2009, P INT S LOW POW EL D
   Sun GY, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159545
   Wang H, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2891409
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Xie F, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P287, DOI 10.1109/LPE.2005.195529
   Xie F, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P105
   Zang W, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480749
   Zanini F, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390197
   Zhang Runjie, 2015, Tech. Rep
   Zhang Y, 2014, MICROPROCESS MICROSY, V38, P415, DOI 10.1016/j.micpro.2014.03.007
NR 47
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 52
DI 10.1145/3339850
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600005
OA Green Published
DA 2024-07-18
ER

PT J
AU Ittershagen, P
   Grüttner, K
   Nebel, W
AF Ittershagen, Philipp
   Gruettner, Kim
   Nebel, Wolfgang
TI An Integration Flow for Mixed-Critical Embedded Systems on a Flexible
   Time-Triggered Platform
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Mixed criticality; integration; design flow; real-time systems;
   performance modelling
ID SOFTWARE; DESIGN
AB The rise of mixed-critical embedded systems imposes novel challenges on the specification, development, and functional validation in a design flow. In the emerging dynamic scheduling context of mixed-criticality platforms, the system behaviour needs to be estimated in an early step in the design flow to assess the integration impact, especially for quality of service-driven, low-critical subsystems. We provide a modelling and integration flow for specifying, estimating, and evaluating software functions, ranging from an initial executable specification to an implementation candidate on an MPSoC. Based on a data-driven model to evaluate dynamic resource consumption effects of high-critical subsystems and the scheduling overhead, we propose a systematic method for constructing workload models of high-critical software components on the target. Our proxies provide an integration environment for low-critical functions by mimicking the high-critical temporal behaviour on the target. By integrating a low-critical video encoding subsystem with a benchmark suite as the high-critical subsystem we show that the performance model allows for evaluating end-to-end execution times in the low-critical function with an average error of 0.37% and the application proxy only introduces a maximum error of 1.14% in a performance evaluation.
C1 [Ittershagen, Philipp; Gruettner, Kim] OFFIS Inst Informat Technol, Escherweg 2, D-26121 Oldenburg, Germany.
   [Nebel, Wolfgang] Carl von Ossietzky Univ Oldenburg, Ammerlander Heerstr 114-118, D-26111 Oldenburg, Germany.
C3 Carl von Ossietzky Universitat Oldenburg
RP Ittershagen, P (corresponding author), OFFIS Inst Informat Technol, Escherweg 2, D-26121 Oldenburg, Germany.
EM philipp.ittershagen@offis.de; kim.gruettner@offis.de;
   wolfgang.nebel@uni-oldenburg.de
FU ARTEMIS EMC2 collaborative project - German Bundesministerium fur
   Bildung und Forschung (BMBF) [621429, 01IS14002R]
FX This work has been supported by the ARTEMIS EMC<SUP>2</SUP>
   collaborative project under Grant No. 621429 funded by the German
   Bundesministerium fur Bildung und Forschung (BMBF) under Grant No.
   01IS14002R.
CR Agirre I, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P677, DOI 10.1109/DSD.2015.26
   [Anonymous], TECHNICAL REPORT
   [Anonymous], P FOR SPEC DES LANG
   [Anonymous], 2016, SEABORN V071 JUNE 20, DOI [10.5281/zenodo.54844, DOI 10.5281/ZENODO.54844]
   [Anonymous], P WORKSH REAL TIM MI
   [Anonymous], OSSS LIB SYNTHESISAB
   [Anonymous], 2010, P EMBEDDED REAL TIME
   [Anonymous], 2016, WORKSH MIX CRIT SYST
   [Anonymous], 2013, SIGBED REV
   [Anonymous], COREMARK PROC BENCHM
   Awad A, 2014, INT S HIGH PERF COMP, P237, DOI 10.1109/HPCA.2014.6835935
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Baruah S, 2015, J ACM, V62, DOI 10.1145/2699435
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Bell RobertH., 2005, Proc. of ICS, P111, DOI [10.1145/1088149.1088164, DOI 10.1145/1088149.1088164]
   Bouchhima A, 2009, ASIA S PACIF DES AUT, P546, DOI 10.1109/ASPDAC.2009.4796537
   Brandolese C., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P333, DOI 10.1109/ISLPED.2011.5993659
   Cohen N.H., 1995, ADA 2 LANGUAGE
   Crespo A., 2010, Proceedings of the 2010 Eighth European Dependable Computing Conference (EDCC 2010), P67, DOI 10.1109/EDCC.2010.18
   Eeckhout L, 2004, CONF PROC INT SYMP C, P350
   Ernst R, 2016, IEEE DES TEST, V33, P65, DOI 10.1109/MDAT.2016.2594790
   Ganesan K, 2014, IEEE T COMPUT, V63, P833, DOI 10.1109/TC.2013.36
   Giannopoulou G, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Giannopoulou G, 2014, DES AUT TEST EUROPE
   Graydon P., 2013, Proceedings of the Workshop on Mixed Criticality (WMC), P19
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Hughes Clay, 2008, 2008 IEEE International Symposium on Workload Characterization (IISWC), P163, DOI 10.1109/IISWC.2008.4636101
   Kaiser R., 2007, 1st Int. Workshop on Microkernels for Embedded Systems (MIKES 2007), P50
   Kempf T, 2006, DES AUT TEST EUROPE, P466
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   Lenz A, 2017, EUROMICRO WORKSHOP P, P551, DOI 10.1109/PDP.2017.46
   Lenz A, 2016, 19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), P294, DOI 10.1109/DSD.2016.64
   Li HH, 2012, EUROMICRO, P166, DOI 10.1109/ECRTS.2012.41
   Nussbaum S, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P15, DOI 10.1109/PACT.2001.953284
   Patel A, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P682, DOI 10.1109/PDP.2015.108
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pellizzoni R, 2008, REAL TIM SYST SYMP P, P221, DOI 10.1109/RTSS.2008.42
   Poplavko P, 2016, LECT NOTES COMPUT SC, V9952, P605, DOI 10.1007/978-3-319-47166-2_42
   PRISAZNUK PJ, 1992, PROC NAECON IEEE NAT, P39, DOI 10.1109/NAECON.1992.220669
   Stattelmann S, 2011, DES AUT CON, P486
   van der Walt S, 2011, COMPUT SCI ENG, V13, P22, DOI 10.1109/MCSE.2011.37
   Van Ertvelde L., 2010, Workload Characterization (IISWC), 2010 IEEE International Symposium on, P1
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 44
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 51
DI 10.1145/3190837
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZK
UT WOS:000455950300011
DA 2024-07-18
ER

PT J
AU Song, Y
   Samadi, K
   Lin, B
AF Song, Yang
   Samadi, Kambiz
   Lin, Bill
TI A Single-Tier Virtual Queuing Memory Controller Architecture for
   Heterogeneous MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Memory controller; quality of service; memory scheduling
ID PERFORMANCE; GPU
AB Heterogeneous MPSoCs typically integrate diverse cores, including application CPUs, GPUs, and HD coders. These cores commonly share an off-chip memory to save cost and energy, but their memory accesses often interfere with each other, leading to undesirable consequences like a slowdown of application performance or a failure to sustain real-time performance. The memory controller plays a central role in meeting the QoS needs of real-time cores while maximizing CPU performance. Previous QoS-aware memory controllers are based on a classic two-tier queuing architecture that buffers memory transactions at the first tier, followed by a second tier that buffers translated DRAM commands. In these designs, QoS-aware policies are used to schedule competing transactions at the first stage, but the translated DRAM commands are served in FIFO order at the second stage. Unfortunately, once the scheduled transactions have been forwarded to the command stage, newly arriving transactions that may be more critical cannot be served ahead of those translated commands that are already queued at the second stage. To address this, we propose a scalable memory controller architecture based on single-tier virtual queuing (STVQ) that maintains a single tier of request queues and employs an efficacious scheduler that considers both QoS requirements and DRAM bank states. In comparison with previous QoS-aware memory controllers, the proposed STVQ memory controller reduces CPU slowdown by up to 13.9% while satisfying all frame rate requirements. We propose further optimizations that can significantly increase row-buffer hits by up to 66.2% and reduce memory latency by up to 19.8%.
C1 [Song, Yang; Lin, Bill] Univ Calif San Diego, Dept Elect & Comp Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
   [Samadi, Kambiz] Qualcomm Res, 5775 Morehouse Dr, San Diego, CA 92121 USA.
C3 University of California System; University of California San Diego;
   Qualcomm
RP Song, Y (corresponding author), Univ Calif San Diego, Dept Elect & Comp Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM y6song@eng.ucsd.edu; ksamadi@qti.qualcomm.com; billlin@eng.ucsd.edu
OI Song, Yang/0000-0003-3455-2885
FU Qualcomm Fellow-Mentor-Advisor (FMA) award
FX Our work was supported by a Qualcomm Fellow-Mentor-Advisor (FMA) award.
CR [Anonymous], 2007, Memory Systems: Cache, DRAM, Disk
   [Anonymous], 2013, ACM INT C SUPERCOMPU, P37
   [Anonymous], 2005, SIGARCH Comput. Archit. News
   Arnau JM, 2013, INT CONFER PARA, P83, DOI 10.1109/PACT.2013.6618806
   Ausavarungnirun R, 2012, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA.2012.6237036
   Becker DanielU., 2009, HIGH PERFORMANCE COM, P1
   Jalle J, 2014, REAL TIM SYST SYMP P, P207, DOI 10.1109/RTSS.2014.23
   Jeong MK, 2012, DES AUT CON, P850
   Kaseridis D, 2011, INT SYMP MICROARCH, P24
   Kim Y, 2010, INT S HIGH PERF COMP, P43
   Lee J, 2013, J PARALLEL DISTR COM, V73, P1525, DOI 10.1016/j.jpdc.2013.07.014
   Mishra A.K., 2013, P 50 ANN DESIGN AUTO, P1
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   NVIDIA, 2015, TEGR X1
   Power Jason, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P457, DOI 10.1145/2540708.2540747
   Qualcomm, 2015, SNAPDR 820, V820
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Tungsten Graphics, 2010, GALLIUM3D
   Zhang T, 2014, PR GR LAK SYMP VLSI, P51, DOI 10.1145/2591513.2591529
NR 19
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 56
DI 10.1145/3035481
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200017
DA 2024-07-18
ER

PT J
AU Xiao, K
   Forte, D
   Jin, Y
   Karri, R
   Bhunia, S
   Tehranipoor, M
AF Xiao, K.
   Forte, D.
   Jin, Y.
   Karri, R.
   Bhunia, S.
   Tehranipoor, M.
TI Hardware Trojans: Lessons Learned after One Decade of Research
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security and trust; hardware Trojan attacks; countermeasures;
   attack model
ID SECURITY
AB Given the increasing complexity of modern electronics and the cost of fabrication, entities from around the globe have become more heavily involved in all phases of the electronics supply chain. In this environment, hardware Trojans (i.e., malicious modifications or inclusions made by untrusted third parties) pose major security concerns, especially for those integrated circuits (ICs) and systems used in critical applications and cyber infrastructure. While hardware Trojans have been explored significantly in academia over the last decade, there remains room for improvement. In this article, we examine the research on hardware Trojans from the last decade and attempt to capture the lessons learned. A comprehensive adversarial model taxonomy is introduced and used to examine the current state of the art. Then the past countermeasures and publication trends are categorized based on the adversarial model and topic. Through this analysis, we identify what has been covered and the important problems that are underinvestigated. We also identify the most critical lessons for those new to the field and suggest a roadmap for future hardware Trojan research.
C1 [Xiao, K.] Univ Connecticut, ECE Dept, Storrs, CT 06269 USA.
   [Forte, D.; Bhunia, S.; Tehranipoor, M.] Univ Florida, ECE Dept, Gainesville, FL 32611 USA.
   [Jin, Y.] Univ Cent Florida, Dept EECS, Orlando, FL 32816 USA.
   [Karri, R.] NYU, Polytech Inst, ECE Dept, New York, NY 10003 USA.
   [Xiao, K.] 371 Fairfield Way,Unit 4157, Storrs, CT 06269 USA.
   [Forte, D.] 339E Larsen Hall,POB 116200, Gainesville, FL 32611 USA.
   [Jin, Y.] Univ Cent Florida, HEC 237, Orlando, FL 32816 USA.
   [Karri, R.; Bhunia, S.] LAR 336A,336A Larsen Hall, Gainesville, FL 32611 USA.
   [Tehranipoor, M.] 325 Benton Hall,POB 116200, Gainesville, FL 32611 USA.
C3 University of Connecticut; State University System of Florida;
   University of Florida; State University System of Florida; University of
   Central Florida; New York University; New York University Tandon School
   of Engineering; State University System of Florida; University of
   Central Florida
RP Xiao, K (corresponding author), Univ Connecticut, ECE Dept, Storrs, CT 06269 USA.; Xiao, K (corresponding author), 371 Fairfield Way,Unit 4157, Storrs, CT 06269 USA.
EM kan.xiao@uconn.edu; dforte@ece.ufl.edu; jier.jin@eecs.ucf.edu;
   rkarri@nyu.edu; swarup@ece.ufl.edu; tehranipoor@ece.ufl.edu
RI Xiao, Kan/N-1812-2013
OI Karri, Ramesh/0000-0001-7989-5617; Jin, Yier/0000-0002-8791-0597; Forte,
   Domenic/0000-0002-2794-7320; Bhunia, Swarup/0000-0001-6082-6961
FU National Science Foundation [CNS-1558516]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1558516,
   1603475] Funding Source: National Science Foundation; Division Of
   Graduate Education; Direct For Education and Human Resources [1623310]
   Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   grant CNS-1558516.
CR Aarestad J, 2010, IEEE T INF FOREN SEC, V5, P893, DOI 10.1109/TIFS.2010.2061228
   Acharya A, 2009, INT CONF PERVAS COMP, P11
   AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Adee S, 2008, IEEE SPECTRUM, V45, P34, DOI 10.1109/MSPEC.2008.4505310
   Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   [Anonymous], 2013, 31 IEEE VLSI TEST S, DOI [10.1109/VTS.2013.6548922, DOI 10.1109/VTS.2013.6548922]
   [Anonymous], DEF AG MEET READ CHA
   [Anonymous], TRENDS GLOB IC DES S
   [Anonymous], TRUST INT CIRC TIC P
   [Anonymous], 3D ICS TSVS DES CHAL
   [Anonymous], ELECT DESIGN MAGAZIN
   [Anonymous], P 2015 IEEE INT S HA
   [Anonymous], 2012, P 4 INT C CYB CONFL
   Banga M, 2009, I CONF VLSI DESIGN, P327, DOI 10.1109/VLSI.Design.2009.22
   Bao C, 2015, INT SYM QUAL ELECT, P47
   Baumgarten A, 2010, IEEE DES TEST COMPUT, V27, P66, DOI 10.1109/MDT.2010.24
   Beaumont M, 2012, DES AUT TEST EUROPE, P1000
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Bi Y, 2014, ASIAN TEST SYMPOSIUM, P342, DOI 10.1109/ATS.2014.69
   Bloom G, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P100, DOI 10.1109/HST.2009.5224959
   Byeongju Cha, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P355, DOI 10.1109/ATS.2012.64
   Cao Y, 2013, IEEE INT SYMP CIRC S, P1010, DOI 10.1109/ISCAS.2013.6572020
   Cha BJ, 2014, ASIAN TEST SYMPOSIUM, P192, DOI 10.1109/ATS.2014.44
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Cocchi RP, 2014, DES AUT CON, DOI 10.1145/2593069.2602554
   Dubeuf Jeremy., 2013, Proc. IEEE European Test Symposium (ETS), P1, DOI DOI 10.1109/ETS.2013.6569378
   Dunbar C, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2638555
   Forte D, 2013, ICCAD-IEEE ACM INT, P532, DOI 10.1109/ICCAD.2013.6691167
   Hasan S. R., 2015, P 2015 IEEE 58 INT M, P1, DOI [10.1109/MWSCAS.2015.7282148, DOI 10.1109/MWSCAS.2015.7282148]
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Hill B, 2013, IEEE CUST INTEGR CIR
   Imeson F., 2013, P USENIX SEC S, P495
   Jagasivamani M, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P7, DOI 10.1109/HST.2014.6855560
   JIN Y, 2014, P DES AUT TEST EUR C, P1, DOI DOI 10.1109/ICSICT.2014.7021379
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Jin Y, 2012, DES AUT TEST EUROPE, P965
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Keren O, 2010, INT SYM DEFEC FAU TO, P160, DOI 10.1109/DFT.2010.26
   Lang Lin, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P117
   Li J, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P8, DOI 10.1109/HST.2008.4559038
   Liu B, 2014, INT J AEROSPACE ENG, V2014, DOI 10.1155/2014/540235
   Liu C, 2014, IEEE T EMERG TOP COM, V2, P461, DOI 10.1109/TETC.2014.2348182
   Liu Yu., 2014, Proceedings of the 51st Annual Design Automation Conference, P1
   Love E., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P12, DOI 10.1109/HST.2011.5954988
   McIntyre D., 2010, 2010 IEEE 16th International On-Line Testing Symposium (IOLTS 2010), P211, DOI 10.1109/IOLTS.2010.5560200
   Narasimhan S., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P71, DOI 10.1109/HST.2011.5954999
   Narasimhan S, 2012, IEEE DES TEST COMPUT, V29, P37, DOI 10.1109/MDT.2012.2210183
   Oya M, 2015, DES AUT TEST EUROPE, P465
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2015, DES AUT CON, DOI 10.1145/2744769.2744823
   Rajendran J, 2011, IEEE VLSI TEST SYMP, P105, DOI 10.1109/VTS.2011.5783766
   Rajendran J, 2013, IEEE INT ON LINE, P232, DOI 10.1109/IOLTS.2013.6604087
   Ramdas A., 2014, Int. Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS), P1
   Rathmair M, 2014, IEEE INT SYMP CIRC S, P169, DOI 10.1109/ISCAS.2014.6865092
   Reece T, 2011, IEEE INT CONF TRUST, P639, DOI 10.1109/TrustCom.2011.82
   Rostami M, 2013, ICCAD-IEEE ACM INT, P819, DOI 10.1109/ICCAD.2013.6691207
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Salmani Hassan, 2013, Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), P190, DOI 10.1109/DFT.2013.6653605
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Salmani H, 2012, IEEE T INF FOREN SEC, V7, P76, DOI 10.1109/TIFS.2011.2164908
   Shiyanovskii Y., 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2010), P215, DOI 10.1109/AHS.2010.5546257
   Stellari F, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P19, DOI 10.1109/HST.2014.6855562
   Tehranipoor M, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P1, DOI 10.1007/978-1-4419-8080-9
   Tsoutsos NG, 2014, IEEE T EMERG TOP COM, V2, P81, DOI 10.1109/TETC.2013.2287186
   Vaidyanathan K, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2014.6855559
   Valamehr J, 2013, IEEE T COMPUT AID D, V32, P611, DOI 10.1109/TCAD.2012.2227257
   Wang XX, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P15, DOI 10.1109/HST.2008.4559039
   Wenchao Li, 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P83, DOI 10.1109/HST.2012.6224325
   Wendt JB, 2014, ICCAD-IEEE ACM INT, P270, DOI 10.1109/ICCAD.2014.7001362
   Xiao K, 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), P14, DOI 10.1109/HST.2015.7140229
   Xiao K, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P45, DOI 10.1109/HST.2013.6581564
   Xiao K, 2013, IEEE DES TEST, V30, P26, DOI 10.1109/MDAT.2013.2249555
   Xie Y., 2015, P 5 INT WORKSH TRUST, P31, DOI DOI 10.1145/2808414.2808420
   Yang YX, 2014, 2014 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORK (WCSN), P1, DOI 10.1109/WCSN.2014.7
   Zhang X, 2011, EURASIP J WIREL COMM, DOI 10.1155/2011/765143
   Zhang XX, 2011, 2011 24TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), P67, DOI 10.1109/HST.2011.5954998
   Zhou BY, 2015, DES AUT CON, DOI 10.1145/2744769.2744822
NR 78
TC 286
Z9 333
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 6
DI 10.1145/2906147
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300006
OA Bronze
DA 2024-07-18
ER

PT J
AU Kamal, M
   Afzali-Kusha, A
   Safari, S
   Pedram, M
AF Kamal, Mehdi
   Afzali-Kusha, Ali
   Safari, Saeed
   Pedram, Massoud
TI Yield and Speedup Improvements in Extensible Processors by Allocating
   Extra Cycles to Some Custom Instructions
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Extensible processor; process variation; yield; speedup
AB In this article, we investigate the application of different techniques for mitigating the impact of process variations on the custom functional unit (CFU) of extensible processors. The techniques include using extra cycles for the CFU and extending the clock period for the extensible processor. The former technique is based on providing an extra clock cycle to those custom instructions (CIs) that have timing yields smaller than one. For this purpose, we make use of a lookup table (LUT) for each fabricated processor. Based on a post-fabrication analysis, the need for an extra clock cycle for some CIs is determined. Consequently, the CI timing violations are prevented, and all manufactured extensible processors will work with a predefined clock cycle time. To study the effect of the objective function (used during the CI selection phase) on the efficacy of the suggested architectural technique, we investigate three different objective functions. In the second technique, the clock period extension is used to guarantee a design yield of one. Our results demonstrate that combining both techniques helps increase the speedup achieved by the extensible processor. To assess the efficacies of the proposed methods, several benchmarks from different application domains are used. Results of the study reveal that the suggested techniques provide considerable improvements in the speedups of the extensible processors when compared to those of approaches that do not consider the impact of process variations.
C1 [Kamal, Mehdi; Afzali-Kusha, Ali; Safari, Saeed] Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
   [Afzali-Kusha, Ali] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
   [Pedram, Massoud] Univ So Calif, Dept EE Syst, Los Angeles, CA USA.
C3 University of Tehran; University of Southern California
RP Afzali-Kusha, A (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Tehran, Iran.
EM mehdikamal@ut.ac.ir; afzali@ut.ac.ir; saeed@ut.ac.ir; pedram@usc.edu
RI Pedram, Massoud/M-9584-2017
OI Pedram, Massoud/0000-0002-2677-7307; Safari, Saeed/0000-0001-6940-591X
CR [Anonymous], REAL TIM BENCHM
   [Anonymous], P GREAT LAK S VLSI G
   Bonzini P, 2008, IEEE T VLSI SYST, V16, P1259, DOI 10.1109/TVLSI.2008.2001863
   Bull D, 2011, IEEE J SOLID-ST CIRC, V46, P18, DOI 10.1109/JSSC.2010.2079410
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Chen RM, 2008, IEEE T VLSI SYST, V16, P241, DOI 10.1109/TVLSI.2007.915398
   Chun E, 2008, INT SYMP MICROARCH, P411, DOI 10.1109/MICRO.2008.4771809
   Clark N., 2006, Proc. CASES, P147
   Clark NT, 2005, IEEE T COMPUT, V54, P1258, DOI 10.1109/TC.2005.156
   Galuzzi C, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/1968502.1968509
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hara-Azumi Y, 2013, DES AUT TEST EUROPE, P182
   Hara-Azumi Y, 2013, ASIA S PACIF DES AUT, P243, DOI 10.1109/ASPDAC.2013.6509603
   Kamal M, 2011, DES AUT TEST EUROPE, P1517
   Kamal M, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2567665
   Kamal M, 2013, MICROPROCESS MICROSY, V37, P713, DOI 10.1016/j.micpro.2012.09.014
   Kamal M, 2012, DES AUT TEST EUROPE, P467
   Lam SK, 2009, IEEE T IND ELECTRON, V56, P3998, DOI 10.1109/TIE.2009.2017091
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Liang XY, 2008, CONF PROC INT SYMP C, P191, DOI 10.1109/ISCA.2008.27
   Liang XY, 2006, INT SYMP MICROARCH, P504
   Lü YS, 2009, IET COMPUT DIGIT TEC, V3, P14, DOI 10.1049/iet-cdt:20070104
   Mujadiya NV, 2009, 2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P33, DOI 10.1109/ICSAMOS.2009.5289239
   Ndai P, 2010, IEEE T VLSI SYST, V18, P53, DOI 10.1109/TVLSI.2008.2007491
   Orshansky M, 2008, INTEGR CIRCUIT SYST, P1
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Ramaswamy R, 2003, I S WORKL CHAR PROC, P42, DOI 10.1109/WWC.2003.1249056
   Sato T, 2009, INT SYM QUAL ELECT, P820, DOI 10.1109/ISQED.2009.4810398
   Seo S, 2012, DES AUT CON, P980
   Tiwari A, 2007, CONF PROC INT SYMP C, P323, DOI 10.1145/1273440.1250703
   Whatmough PN, 2013, IEEE ASIAN SOLID STA, P29, DOI 10.1109/ASSCC.2013.6690974
   Xie Y, 2009, IEEE DES TEST COMPUT, V26, P78, DOI 10.1109/MDT.2009.85
NR 32
TC 0
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 28
DI 10.1145/2830566
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400010
DA 2024-07-18
ER

PT J
AU Li, ZP
   Ho, TY
   Chakrabarty, K
AF Li, Zipeng
   Ho, Tsung-Yi
   Chakrabarty, Krishnendu
TI Optimization of 3D Digital Microfluidic Biochips for the Multiplexed
   Polymerase Chain Reaction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Digital microfluidic biochip; design
   automation; cross-contamination
ID ON-A-CHIP; DESIGN; DEVICE
AB A digital microfluidic biochip (DMFB) is an attractive technology platform for revolutionizing immunoassays, clinical diagnostics, drug discovery, DNA sequencing, and other laboratory procedures in biochemistry. In most of these applications, real-time polymerase chain reaction (PCR) is an indispensable step for amplifying specific DNA segments. To reduce the reaction time to meet the requirement of "real-time" applications, multiplexed PCR is widely utilized. In recent years, three-dimensional (3D) DMFBs that integrate photodetectors (i.e., cyberphysical DMFBs) have been developed, which offer the benefits of smaller size, higher sensitivity, and faster result generations. However, current DMFB design methods target optimization in only two dimensions, thus ignoring the 3D two-layer structure of a DMFB. Furthermore, these techniques ignore practical constraints related to the interference between on-chip device pairs, the performance-critical PCR thermal loop, and the physical size of devices. Moreover, some practical issues in real scenarios are not stressed (e.g., the avoidance of the cross-contamination for multiplexed PCR). In this article, we describe an optimization solution for a 3D DMFB and present a three-stage algorithm to realize a compact 3D PCR chip layout, which includes: (i) PCR thermal-loop optimization, (ii) 3D global placement based on Strong-Push-Weak-Pull (SPWP) model, and (iii) constraint-aware legalization. To avoid cross-contamination between different DNA samples, we also propose a Minimum-Cost-Maximum-Flow-based (MCMF-based) method for reservoir assignment. Simulation results for four laboratory protocols demonstrate that the proposed approach is effective for the design and optimization of a 3D chip for multiplexed real-time PCR.
C1 [Li, Zipeng; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Ho, Tsung-Yi] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30043, Taiwan.
C3 Duke University; National Tsing Hua University
RP Li, ZP (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM zipeng.li@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012; Li, Zipeng/AAF-2402-2019; Ho,
   Tsung-Yi/ABF-9929-2021
OI Ho, Tsung-Yi/0000-0001-7348-5625; Chakrabarty,
   Krishnendu/0000-0003-4475-6435
FU US National Science Foundation [CNS-1135853]; Taiwan Ministry of Science
   and Technology [MOST 102-2221-E-009-194-MY3, 103-2220-E-009-029,
   103-2923-E-009-006-MY3]
FX The work of Z. Li and K. Chakrabarty was supported in part by the US
   National Science Foundation under grant CNS-1135853. The work of T.-Y.
   Ho was supported in part by the Taiwan Ministry of Science and
   Technology under grant no. MOST 102-2221-E-009-194-MY3,
   103-2220-E-009-029, and 103-2923-E-009-006-MY3.
CR [Anonymous], USSR COMPUTATIONAL M
   [Anonymous], 2 IEEE INT C NANOMIC
   [Anonymous], 2013, INTRO OPTIMIZATION
   [Anonymous], 2014, P 51 ANN DES AUT C
   Berthier J., 2012, MICRODROPS DIGITAL M
   Boyd S., 2004, CONVEX OPTIMIZATION
   Cady NC, 2004, IEEE SENSOR, P1191, DOI 10.1109/ICSENS.2004.1426391
   Chakrabarty K, 2008, 2008 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE - INTELLIGENT BIOMEDICAL SYSTEMS (BIOCAS), P329, DOI 10.1109/BIOCAS.2008.4696941
   Chang YH, 2006, BIOMED MICRODEVICES, V8, P215, DOI 10.1007/s10544-006-8171-y
   Chien JH, 2006, INT CONF NANO MICRO, P274, DOI 10.1109/NEMS.2006.334721
   Daniel RM, 1996, BIOCHEM J, V317, P1, DOI 10.1042/bj3170001
   Dinh TA, 2015, IEEE T COMPUT AID D, V34, P629, DOI 10.1109/TCAD.2015.2394502
   Evans R, 2007, IEEE SENSOR, P423, DOI 10.1109/ICSENS.2007.4388426
   Fair RB, 2007, MICROFLUID NANOFLUID, V3, P245, DOI 10.1007/s10404-007-0161-8
   Grissom D, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2567669
   Grissom Daniel, 2013, P IEEE ACM DES AUT C, P46
   Hsieh YL, 2012, PR IEEE COMP DESIGN, P189, DOI 10.1109/ICCD.2012.6378639
   Hu K, 2013, DES AUT TEST EUROPE, P559
   Hua ZS, 2010, ANAL CHEM, V82, P2310, DOI 10.1021/ac902510u
   Jebrail MJ, 2011, LAB CHIP, V11, P3218, DOI 10.1039/c1lc20524b
   Ji F, 2009, NUCL INSTRUM METH A, V610, P28, DOI 10.1016/j.nima.2009.05.060
   Kaigala GV, 2008, LAB CHIP, V8, P1071, DOI 10.1039/b802853b
   Keszocze O, 2014, ICCAD-IEEE ACM INT, P405, DOI 10.1109/ICCAD.2014.7001383
   Koester SJ, 2006, 2006 3RD IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P179
   Li Y, 2008, SOLID STATE ELECTRON, V52, P1382, DOI 10.1016/j.sse.2008.04.030
   Li ZP, 2015, ASIA S PACIF DES AUT, P184, DOI 10.1109/ASPDAC.2015.7059002
   Liao C, 2014, IEEE T NANOBIOSCI, V13, P3, DOI 10.1109/TNB.2013.2294943
   Luan L, 2012, IEEE SENS J, V12, P1794, DOI 10.1109/JSEN.2011.2179027
   Luo Y, 2015, IEEE T COMPUT AID D, V34, P29, DOI 10.1109/TCAD.2014.2363396
   Maftei E, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2422094.2422096
   Maftei E, 2012, DES AUTOM EMBED SYST, V16, P19, DOI 10.1007/s10617-012-9083-0
   Maligranda L, 2008, BANACH J MATH ANAL, V2, P31, DOI 10.15352/bjma/1240336290
   MULLIS K.B., 1994, POLYMERASE CHAIN REA
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   Papadimitriou C.H., 1998, COMBINATORIAL OPTIMI
   Sista R, 2008, LAB CHIP, V8, P2091, DOI 10.1039/b814922d
   Su F, 2005, DES AUT TEST EUROPE, P1202
   van Pelt-Verkuil E, 2008, PRINC TECHN ASP PCR, DOI 10.1007/978-1-4020-6241-4
   [王琪 Wang Qi], 2014, [高分子通报, Polymer Bulletin], P1
   Webster JR, 2001, ANAL CHEM, V73, P1622, DOI 10.1021/ac0004512
   Yi UC, 2004, SENSOR ACTUAT A-PHYS, V114, P347, DOI 10.1016/j.sna.2003.12.003
   Zhang T., 2002, NA MI EN TE
   Zhao Y., 2012, Design and testing of digital microfluidic biochips
   Zhen Li, 2014, 2014 17th International Symposium on Electromagnetic Launch Technology (EML), P1, DOI 10.1109/EML.2014.6920633
NR 44
TC 3
Z9 3
U1 2
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 25
DI 10.1145/2811259
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400007
DA 2024-07-18
ER

PT J
AU Ochoa-Ruiz, G
   Guillet, S
   De Lamotte, F
   Rutten, E
   Bourennane, EB
   Diguet, JP
   Gogniat, G
AF Ochoa-Ruiz, Gilberto
   Guillet, Sebastien
   De Lamotte, Florent
   Rutten, Eric
   Bourennane, El-Bay
   Diguet, Jean-Philippe
   Gogniat, Guy
TI An MDE Approach for Rapid Prototyping and Implementation of Dynamic
   Reconfigurable Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Model driven engineering; UMLMARTE; partial
   reconfiguration; FPGA; discrete controller synthesis; IP-XACT; IP reuse;
   CAD
ID EMBEDDED SYSTEMS; METHODOLOGY; HARDWARE
AB This article presents a co-design methodology based on RecoMARTE, an extension to the well-known UML MARTE profile, which is used for the specification and automatic generation of Dynamic and Partially Reconfigurable Systems-on-Chip (DRSoC). This endeavor is part of a larger framework in which ModelDriven Engineering (MDE) techniques are extensively used for modeling and via model transformations, generating executable models, which are exploited by implementation tools to create reconfigurable systems. More specifically, the methodological aspects presented in this article are concerned with expediting the conception and implementation of the hardware platform and the integration of correct by construction reconfiguration controller. This article builds upon previous research by integrating previously separated endeavors to obtain a complete PR system generation chain, which aims at shielding the designer of many of the burdensome technological and tool-specific requirements. The methodology permits for the verification of the platform description at different stages in the development process (i.e., HDL for simulation, static FPGA implementation, controller simulation and verification). Furthermore, automation capabilities embedded in the flow enable the generation of the platform description and the integration of the reconfiguration controller executive seamlessly. In order to demonstrate the benefits of the proposed approach, we present a case study in which we target the creation of an image-processing application to be deployed onto an FPGA board. We present the required modeling strategies and we discuss how the generation chains are integrated with the back-end Xilinx tools (the most mature version of PR technology) to produce the necessary executable artifacts: VHDL for the platform description and a C description of the reconfiguration controller to be executed by an embedded processor.
C1 [Ochoa-Ruiz, Gilberto; De Lamotte, Florent; Diguet, Jean-Philippe; Gogniat, Guy] Lab STICC, Lorient, France.
   [Guillet, Sebastien] Univ Quebec, LIARA Lab, Quebec City, PQ, Canada.
   [Rutten, Eric] INRIA Rhone Alpes, Grenoble, France.
   [Bourennane, El-Bay] LE21, Dijon, France.
C3 University of Quebec; Universite de Bourgogne
RP Ochoa-Ruiz, G (corresponding author), Lab STICC, Lorient, France.
EM gilberto.ochoa-ruiz@univ-ubs.fr; sebastien.guilletl@uqac.ca;
   florent.lamotte@univ-ubs.fr; eric.rutten@inria.fr;
   gilberto.ochoa@univ-ubs.fr; jean-philippe.diguet@univ-ubs.fr;
   guy.gogniat@univ-ubs.fr
RI Ruiz, Gilberto Ochoa/AAH-2912-2019; Diguet, Jean-Philippe/N-1728-2014
OI Ruiz, Gilberto Ochoa/0000-0002-9896-8727; BOURENNANE,
   El-Bay/0000-0002-4809-3002; GOGNIAT, Guy/0000-0002-9528-5277
FU ANR research project FAMOUS; French National Research Agency
   [ANR-009-SEGI-003]
FX This work was supported by the ANR research project FAMOUS. This project
   has been funded by the French National Research Agency under the
   ANR-009-SEGI-003 grant.
CR [Anonymous], QUEUE
   [Anonymous], 2012, PLATF SPEC FORM REF
   ARPINEN T, 2009, P DES AUT TEST EUR C, P244
   Bailey B, 2010, EMBED SYST, P33, DOI 10.1007/978-1-4419-0965-7_2
   Beckhoff C, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617597
   Bomel P, 2009, LECT NOTES COMPUT SC, V5455, P72, DOI 10.1007/978-3-642-00454-4_10
   Boutekkouk F, 2009, J OBJECT TECHNOL, V8, P135, DOI 10.5381/jot.2009.8.1.a1
   CEA, 2014, OP SOURC TOOL GRAPH
   Cherif Sana, 2013, THESIS U LILLE
   Dekeyser J., 2005, The 3rd International IEEE-NEWCAS Conference (IEEE Cat. No. 05EX1015), P21
   Delaval G, 2010, LECT NOTES COMPUT SC, V6092, P93, DOI 10.1007/978-3-642-13238-4_6
   Delaval Gwenael, 2010, SIGPLAN NOTES, V45, P57
   Gajski D. D., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P37, DOI 10.1109/ASPDAC.2000.835067
   Gamatié A, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/2043662.2043663
   Garcia P, 2006, EURASIP J EMBED SYST, DOI 10.1155/ES/2006/56320
   Gilberto Ochoa-Ruiz, 2012, DESIGN AUTOMAT EMBED, P1
   Gong Lingkan, 2014, FUNCTIONAL VERIFICAT
   Gray I., 2011, 2011 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, P88, DOI 10.1109/ISORCW.2011.20
   Guillet S., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P703, DOI 10.1109/FPL.2012.6339157
   Guillet S, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2629628
   Herrera F, 2014, J SYST ARCHITECT, V60, P55, DOI 10.1016/j.sysarc.2013.10.003
   IEEE, 2009, IEEE STAND IP XACT S
   Jain AK, 2014, J SIGNAL PROCESS SYS, V77, P61, DOI 10.1007/s11265-014-0884-1
   Koch Dirk, 2012, ARCS WORKSH, P297
   Neuendorffer S., 2010, MODEL BASED DESIGN E
   OMG, 2014, MOD DRIV ENG
   OMG, 2014, MOD AN REAL TIM EMB
   Papadimitriou K, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/2068716.2068722
   Ponzet, 2006, SIM2CHRO OFF WEBS US
   Quadri IR, 2012, J SYST ARCHITECT, V58, P178, DOI 10.1016/j.sysarc.2012.01.001
   RAMADGE PJG, 1989, P IEEE, V77, P81, DOI 10.1109/5.21072
   Sangiovanni-Vincentelli A, 2007, P IEEE, V95, P467, DOI 10.1109/JPROC.2006.890107
   Schattkowsky T, 2009, DES AUT TEST EUROPE, P238
   Schmidt DC, 2006, COMPUTER, V39, P25, DOI 10.1109/MC.2006.58
   Sodius, 2014, MDWORKBENCH RER MAN
   Touiza M, 2013, MICROPROCESS MICROSY, V37, P358, DOI 10.1016/j.micpro.2012.07.004
   Vidal J., 2011, P DES AUT TEST EUR D, P1
   Vipin Kizheppatt, 2012, Reconfigurable Computing: Architectures, Tools and Applications. Proceedings of the 8th International Symposium, ARC 2012, P13, DOI 10.1007/978-3-642-28365-9_2
   Wattebled Pamela, 2012, RECOSOC, P1
   Xilinx, 2012, EMB SYST TOOLS REF M
   Xilinx, 2012, PART REC OV
   Xilinx, 2012, EDK CONC TOOLS TECHN
NR 42
TC 5
Z9 5
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 8
DI 10.1145/2800784
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700008
DA 2024-07-18
ER

PT J
AU Xu, T
   Li, P
   Sundareswaran, S
AF Xu, Tong
   Li, Peng
   Sundareswaran, Savithri
TI Decoupling Capacitance Design Strategies for Power Delivery Networks
   with Power Gating
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Power gating; power delivery network; on-chip decaps
ID OPTIMIZATION; NOISE
AB Power gating is a widely used leakage power saving strategy in modern chip designs. However, power gating introduces unique power integrity issues and trade-offs between switching and rush current (wake-up) supply noises. At the same time, the amount of power saving intrinsically trades off with power integrity. In addition, these trade-offs significantly vary with supply voltage. In this article, we propose systemic decoupling capacitors (decaps) optimization strategies that optimally trade-off between power integrity and leakage saving. Specially, new global decap and reroutable decap design concepts are proposed to relax the tight interaction between power integrity and leakage saving of power gated PDNs with a single supply voltage level. Furthermore, we propose a flexible decap allocation technique to deal with the design trade-offs under multiple supply voltage levels. The proposed strategies are implemented in an automatic design flow for choosing the optimal amount of local decaps, global decaps and reroutable decaps. The conducted experiments demonstrate that leakage saving can be increased significantly compared with the conventional PDN design approach with a single supply voltage level using the proposed techniques without jeopardizing power integrity. For PDN designs operating at two supply voltage levels, the optimal performance is achieved at each voltage level.
C1 [Xu, Tong; Li, Peng] Texas A&M Univ, College Stn, TX 77843 USA.
   [Sundareswaran, Savithri] Freescale Semicond, Austin, TX USA.
C3 Texas A&M University System; Texas A&M University College Station; NXP
   Semiconductors; Freescale Semiconductor
RP Xu, T (corresponding author), Texas A&M Univ, College Stn, TX 77843 USA.
EM xutong85@gmail.com
FU National Science Foundation [0747423]; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [0747423]
   Funding Source: National Science Foundation
FX This material is based on work supported by the National Science
   Foundation under Grant No. 0747423.
CR Agarwal K, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P633
   [Anonymous], 2008, 1 TICK NOW TOCK NEXT
   [Anonymous], 2013, INT TECHN ROADM SEM
   Bienia C., 2011, Ph.D. dissertation
   Calhoun B, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P639, DOI 10.1109/CICC.2003.1249477
   CHEN SH, 2009, POWER SYSTEM PROTECT, P19
   Chen SY, 2010, DES AUT TEST EUROPE, P514
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   Griffin JD, 2008, SIAM J SCI COMPUT, V30, P1892, DOI 10.1137/060664161
   Gupta MS, 2007, DES AUT TEST EUROPE, P624
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Intel, 2013, MOB 4 GEN INT COR PR, V1
   Jiang HL, 2005, PR IEEE COMP DESIGN, P559
   KAWASAKI K, 2008, P S VLSI CIRC JUN, P146
   Kim S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P22
   Kozhaya JN, 2002, IEEE T COMPUT AID D, V21, P1148, DOI 10.1109/TCAD.2002.802271
   Lai SM, 2012, ICCAD-IEEE ACM INT, P247
   Leverich J, 2009, IEEE COMP ARCHIT L, V8, P48, DOI 10.1109/L-CA.2009.46
   Nassif SR, 2008, ASIA S PACIF DES AUT, P317
   Singh H, 2007, IEEE T VLSI SYST, V15, P1215, DOI 10.1109/TVLSI.2007.904101
   Su HH, 2003, IEEE T COMPUT AID D, V22, P428, DOI 10.1109/TCAD.2003.809658
   Taylor MB, 2012, DES AUT CON, P1131
   Xu T, 2012, INT SYM QUAL ELECT, P391, DOI 10.1109/ISQED.2012.6187523
   Xu T, 2011, DES AUT CON, P1002
   Zeng ZY, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1970353.1970361
   Zhao M, 2007, DES AUT CON, P162, DOI 10.1109/DAC.2007.375145
   Zhao SY, 2002, IEEE T COMPUT AID D, V21, P81, DOI 10.1109/43.974140
   Zhuo Feng, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P647, DOI 10.1109/ICCAD.2008.4681645
NR 28
TC 2
Z9 3
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 38
DI 10.1145/2700825
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hu, W
   Mu, D
   Oberg, J
   Mao, B
   Tiwari, M
   Sherwood, T
   Kastner, R
AF Hu, Wei
   Mu, Dejun
   Oberg, Jason
   Mao, Baolei
   Tiwari, Mohit
   Sherwood, Timothy
   Kastner, Ryan
TI Gate-Level Information Flow Tracking for Security Lattices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Security; Design; Verification; High-assurance system; hardware
   security; gate-level information flow tracking; multilevel security;
   security lattice; formal method
AB High-assurance systems found in safety-critical infrastructures are facing steadily increasing cyber threats. These critical systems require rigorous guarantees in information flow security to prevent confidential information from leaking to an unclassified domain and the root of trust from being violated by an untrusted party. To enforce bit-tight information flow control, gate-level information flow tracking (GLIFT) has recently been proposed to precisely measure and manage all digital information flows in the underlying hardware, including implicit flows through hardware-specific timing channels. However, existing work in this realm either restricts to two-level security labels or essentially targets two-input primitive gates and several simple multilevel security lattices. This article provides a general way to expand the GLIFT method for multilevel security. Specifically, it formalizes tracking logic for an arbitrary Boolean gate under finite security lattices, presents a precise tracking logic generation method for eliminating false positives in GLIFT logic created in a constructive manner, and illustrates application scenarios of GLIFT for enforcing multilevel information flow security. Experimental results show various trade-offs in precision and performance of GLIFT logic created using different methods. It also reveals the area and performance overheads that should be expected when expanding GLIFT for multilevel security.
C1 [Hu, Wei; Mu, Dejun] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China.
   [Oberg, Jason] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Mao, Baolei] Northwestern Polytech Univ, Sch Automat, Xian, Shaanxi, Peoples R China.
   [Tiwari, Mohit] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Sherwood, Timothy] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
   [Kastner, Ryan] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
C3 Northwestern Polytechnical University; University of California System;
   University of California San Diego; Northwestern Polytechnical
   University; University of Texas System; University of Texas Austin;
   University of California System; University of California Santa Barbara;
   University of California System; University of California San Diego
RP Hu, W (corresponding author), Northwestern Polytech Univ, Sch Automat, 127 Youyi W Rd, Xian, Shaanxi, Peoples R China.
EM vinnie103@gmail.com
RI Tiwari, Mohit/GRA-7654-2022
OI Tiwari, Mohit/0000-0003-1836-3451; Kastner, Ryan/0000-0001-9062-5570;
   Sherwood, Timothy/0000-0002-6550-6075; Mao, Baolei/0000-0002-4542-3037
FU NSF [CNS-11621776]; NSFC [61303224]; Direct For Computer & Info Scie &
   Enginr [1162187, 1239567] Funding Source: National Science Foundation;
   Division Of Computer and Network Systems [1162187, 1239567] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1162177] Funding
   Source: National Science Foundation
FX This work was supported by the NSF under grant CNS-11621776 and NSFC
   under grant 61303224.
CR Aciicmez O., 2006, Topics in Cryptology-CT-RSA 2007. The Cryptographers' Track at the RAS Conference 2007. Proceedings (Lecture Notes in Computer Science Vol.4377), P225
   [Anonymous], 1973, SECURE COMPUTER SYST
   [Anonymous], 2011, 2011 IEEE 13th International Conference on e-Health Networking, Applications and Services, DOI [DOI 10.1109/HEALTH.2011.6026732, 10.1109/HEALTH.2011.6026732]
   [Anonymous], 2007, ACM SIGOPS OPERATING
   BARRETT P, 1987, LECT NOTES COMPUT SC, V263, P311
   Baumgarten A, 2011, INT J INF SECUR, V10, P1, DOI 10.1007/s10207-010-0115-0
   Checkoway S., 2011, P 20 USENIX C SEC SE
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   Denning D.E.R., 1982, CRYPTOGRAPHY DATA SE, V112, DOI [10.5555/539308, DOI 10.5555/539308]
   DENNING DE, 1976, COMMUN ACM, V19, P236, DOI 10.1145/360051.360056
   EICHELBE.EB, 1965, IBM J RES DEV, V9, P90, DOI 10.1147/rd.92.0090
   Goguen J. A., 1982, Proceedings of the 1982 Symposium on Security and Privacy, P11
   Halperin D, 2008, P IEEE S SECUR PRIV, P129, DOI 10.1109/SP.2008.31
   Hu W, 2013, IEEE EMBED SYST LETT, V5, P25, DOI 10.1109/LES.2013.2261572
   Hu W, 2011, IEEE T COMPUT AID D, V30, P1128, DOI 10.1109/TCAD.2011.2120970
   IWLS, 2005, IWLS BENCHM VER 3 0
   Kastner Ryan, 2011, P INT C ENG REC SYST
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   LIN B, 1995, IEEE T COMPUT AID D, V14, P974, DOI 10.1109/43.402497
   Maini A. K., 2007, Digital Electronics: Principles, Devices and Applications
   Mo YL, 2012, P IEEE, V100, P195, DOI 10.1109/JPROC.2011.2161428
   Newsome J., 2005, Dynamic taint analysis for automatic detection, analysis, and signature generation of exploits on commodity software
   Oberg J, 2013, DES AUT TEST EUROPE, P1281
   Oberg J, 2014, IEEE T COMPUT AID D, V33, P1288, DOI 10.1109/TCAD.2014.2331332
   Oberg J, 2013, IEEE DES TEST, V30, P55, DOI 10.1109/MDT.2013.2247457
   Oberg J, 2011, DES AUT CON, P254
   Palopoli L, 1999, ARTIF INTELL, V111, P41, DOI 10.1016/S0004-3702(99)00035-1
   Pottier F, 2003, ACM T PROGR LANG SYS, V25, P117, DOI 10.1145/596980.596983
   Sabelfeld A, 2003, IEEE J SEL AREA COMM, V21, P5, DOI 10.1109/JSAC.2002.806121
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Synopsys, 2007, SAED EDK90 COR 90NM
   Tiwari Mohit, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P493, DOI 10.1145/1669112.1669174
   Tiwari M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P189
   Tiwari M, 2009, ACM SIGPLAN NOTICES, V44, P109, DOI 10.1145/1508284.1508258
   Vandebogart S, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1314299.1314302
   Vishik Claire, 2012, SECURING ELECT BUSIN, P316
   Volpano D., 1996, Journal of Computer Security, V4, P167
NR 38
TC 23
Z9 26
U1 0
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 2
DI 10.1145/2676548
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wang, CK
   Chang, YC
   Chen, HM
   Chin, CY
AF Wang, Chun-Kai
   Chang, Yeh-Chi
   Chen, Hung-Ming
   Chin, Ching-Yu
TI Clock Tree Synthesis Considering Slew Effect on Supply Voltage Variation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Clock tree optimization; slew; voltage variation;
   robust design
ID SKEW
AB This work tackles a problem of clock power minimization within a skew constraint under supply voltage variation. This problem is defined in the ISPD 2010 benchmark. Unlike mesh and cross link that reduce clock skew uncertainty by multiple driving paths, our focus is on controlling skew uncertainty in the structure of the tree. We observe that slow slew amplifies supply voltage variation, which induces larger path delay variation and skew uncertainty. To obtain the optimality, we formulate a symmetric clock tree synthesis as a mathematical programming problem in which the slew effect is considered by an NLDM-like cell delay variation model. A symmetry-to-asymmetry tree transformation is proposed to further reduce wire loading. Experimental results show that the proposed four methods save up to 20% of clock tree capacitance loading. Beyond controlling slew to suppress supply-voltage-variation-induced skew, we also discuss the strategies of clock tree synthesis under variant variation scenarios and the limitations of the ISPD 2010 benchmark.
C1 [Wang, Chun-Kai; Chang, Yeh-Chi; Chen, Hung-Ming; Chin, Ching-Yu] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 30010, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Wang, CK (corresponding author), Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 30010, Taiwan.
EM oldkai.ee90@gmail.com
CR Alpert C, 1997, DES AUT CON, P588, DOI 10.1145/266021.266291
   [Anonymous], 2010, IBM ILOG CPLEX OPTIM
   Blaauw D, 2008, IEEE T COMPUT AID D, V27, P589, DOI 10.1109/TCAD.2007.907047
   Bujimalla S, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P37
   Chang YC, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P129
   Hu S, 2007, IEEE T COMPUT AID D, V26, P2009, DOI 10.1109/TCAD.2007.906477
   KUGELMASS SD, 1990, IEEE T COMPUT, V39, P1475, DOI 10.1109/12.61068
   Lee DJ, 2011, ICCAD-IEEE ACM INT, P632, DOI 10.1109/ICCAD.2011.6105396
   Lee DJ, 2010, ICCAD-IEEE ACM INT, P444, DOI 10.1109/ICCAD.2010.5653738
   Mittal T, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P29
   NIST, 2012, E HDB STAT METH
   Rajaram A, 2006, IEEE T COMPUT AID D, V25, P1176, DOI 10.1109/TCAD.2005.855928
   Restle PJ, 2001, IEEE J SOLID-ST CIRC, V36, P792, DOI 10.1109/4.918917
   Shih XW, 2010, ICCAD-IEEE ACM INT, P452, DOI 10.1109/ICCAD.2010.5653754
   Shih XW, 2010, DES AUT CON, P80
   Sze CN, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P149
   Sze C.N., 2010, P ISPD, P143
   VANGINNEKEN LPPP, 1990, 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4, P865, DOI 10.1109/ISCAS.1990.112223
   Xiao LF, 2010, ICCAD-IEEE ACM INT, P458, DOI 10.1109/ICCAD.2010.5653732
NR 19
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 3
DI 10.1145/2651401
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400003
DA 2024-07-18
ER

PT J
AU Forte, D
   Srivastava, A
AF Forte, Domenic
   Srivastava, Ankur
TI Resource-Aware Architectures for Adaptive Particle Filter Based Visual
   Target Tracking
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Management; Performance; Reliability; Energy management; Thermal
   management; Target tracking; Particle Filter; Adaptive Particle Filter
AB There are a growing number of visual tracking applications now being envisioned for mobile devices. However, since computer vision algorithms such as particle filtering have large computational demands, they can result in high energy consumption and temperatures in mobile devices. Conventional approaches for distributed target tracking with a camera node and a receiver node are either sender-based (SB) or receiver-based (RB). The SB approach uses little energy and bandwidth, but requires a sender with large computational resources. The RB approach fits applications where computational resources are completely unavailable to the sender, but requires very large energy and bandwidth. In this article, we propose three architectures for distributed particle filtering that (i) reduce particle filtering workload and (ii) allow for dynamic migration of workload between nodes participating in tracking. We also discuss an adaptive particle filtering extension that adapts particle filter computational complexity and can be applied to both the conventional and proposed architectures for improved energy efficiency. Results show that the proposed solutions require low additional overhead, improve on tracking system lifetime, balance node temperatures, maintain track of the desired target, and are more effective than conventional approaches in many scenarios.
C1 [Forte, Domenic; Srivastava, Ankur] Univ Maryland, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Forte, D (corresponding author), Univ Maryland, College Pk, MD 20742 USA.
EM dforte@umd.edu
OI Forte, Domenic/0000-0002-2794-7320; SRIVASTAVA,
   ANKUR/0000-0002-5445-904X
FU Office of Naval Research [N000140910664]; National Science Foundation
   [0937865]; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [0937865] Funding Source: National
   Science Foundation
FX The authors thank the Office of Naval Research and National Science
   Foundation for financial support (grant numbers N000140910664 and
   0937865 respectively).
CR Bolliger P., 2007, P 1 INT C AUT COMP C, P17
   Chhetri AS, 2005, 2005 7TH INTERNATIONAL CONFERENCE ON INFORMATION FUSION (FUSION), VOLS 1 AND 2, P558
   Closas P., 2011, 2011 AER C BIG SKY M, P1, DOI DOI 10.1109/AERO.2011.5747439
   Del Bimbo A, 2011, COMPUT VIS IMAGE UND, V115, P771, DOI 10.1016/j.cviu.2011.01.004
   Evers-Senne JF, 2007, THIRD INTERNATIONAL SYMPOSIUM ON 3D DATA PROCESSING, VISUALIZATION, AND TRANSMISSION, PROCEEDINGS, P583
   Forte D., 2011, P IEEE INT C GREEN C, P1
   Forte D, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P339, DOI 10.1109/ICCD.2011.6081421
   Fox D., 2001, Advances in neural information processing systems, V14
   Gammeter S., 2010, CVPR Workshops, P1
   Isard M, 1998, INT J COMPUT VISION, V29, P5, DOI 10.1023/A:1008078328650
   Johnson RW, 2004, IEEE T ELECTRON PACK, V27, P164, DOI 10.1109/TEPM.2004.843109
   Kang S, 2008, MOBISYS'08: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P267
   Konstantakos V, 2008, IEEE T INSTRUM MEAS, V57, P797, DOI 10.1109/TIM.2007.913724
   Krause A, 2005, NINTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P20, DOI 10.1109/ISWC.2005.52
   Li XR, 2003, IEEE T AERO ELEC SYS, V39, P1333, DOI 10.1109/TAES.2003.1261132
   ONG L.-L., 2009, P IEEE INT C PERV CO, P1
   Pérez P, 2002, LECT NOTES COMPUT SC, V2350, P661
   Simon D., 2006, OPTIMAL STATE ESTIMA, DOI [10.1002/0470045345, DOI 10.1002/0470045345.CH11]
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Wang X, 2010, IEEE T MOBILE COMPUT, V9, P73, DOI 10.1109/TMC.2009.99
   Wang Y, 2009, MOBISYS'09: PROCEEDINGS OF THE 7TH ACM INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P179, DOI 10.1016/B978-044306732-7.50020-9
   Wittke M., 2008, DISTR SMART CAM 2008, P1, DOI DOI 10.1109/ICDSC.2008.4635713
   Yu JX, 2010, CHIN CONT DECIS CONF, P1316, DOI 10.1109/CCDC.2010.5498180
NR 24
TC 0
Z9 0
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 22
DI 10.1145/2442087.2442093
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700006
DA 2024-07-18
ER

PT J
AU Wang, H
   Tan, SXD
   Li, D
   Gupta, A
   Yuan, Y
AF Wang, Hai
   Tan, Sheldon X. -D.
   Li, Duo
   Gupta, Ashish
   Yuan, Yuan
TI Composable Thermal Modeling and Simulation for Architecture-Level
   Thermal Designs of Multicore Microprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Composable; multicore; model reduction; thermal
   modeling
ID METHODOLOGY; NETWORK
AB Efficient temperature estimation is vital for designing thermally efficient, lower power and robust integrated circuits in nanometer regime. Thermal simulation based on the detailed thermal structures no longer meets the demanding tasks for efficient design space exploration. The compact and composable model-based simulation provides a viable solution to this difficult problem. However, building such thermal models from detailed thermal structures was not well addressed in the past. In this article, we propose a new compact thermal modeling technique, called ThermComp, standing for thermal modeling with composable modules. ThermComp can be used for fast thermal design space exploration for multicore microprocessors. The new approach builds the composable model from detailed structures for each basic module using the finite difference method and reduces the model complexity by the sampling-based model order reduction technique. These composable models are then used to assemble different multicore architecture thermal models and realized into SPICE-like netlists. The resulting thermal models can be simulated by the general circuit simulator SPICE. ThermComp tries to preserve the accuracy of fine-grained models with the speed of coarse-grained models. Experimental results on a number of multicore microprocessor architectures show the new approach can easily build accurate thermal systems from compact composable models for fast architecture thermal analysis and optimization and is much faster than the existing HotSpot method with similar accuracy.
C1 [Wang, Hai] Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, Chengdu 610054, Sichuan, Peoples R China.
   [Tan, Sheldon X. -D.] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
   [Li, Duo] Synopsys Inc, Mountain View, CA 94043 USA.
   [Gupta, Ashish] Intel Corp, Chandler, AZ 85226 USA.
   [Yuan, Yuan] Univ Elect Sci & Technol China, Sch Automat, Chengdu 610054, Sichuan, Peoples R China.
   [Wang, Hai] UC Riverside, Riverside, CA USA.
C3 University of Electronic Science & Technology of China; University of
   California System; University of California Riverside; Synopsys Inc;
   Intel Corporation; University of Electronic Science & Technology of
   China; University of California System; University of California
   Riverside
RP Wang, H (corresponding author), Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, Chengdu 610054, Sichuan, Peoples R China.
EM stan@ee.ucr.edu
OI Tan, Sheldon/0000-0003-2119-6869
FU NSF [CCF-1255899, CCF-0902885]; Semiconductor Research Corporation (SRC)
   [2013-TJ-2417]; Direct For Computer & Info Scie & Enginr [0902885]
   Funding Source: National Science Foundation; Division of Computing and
   Communication Foundations [0902885] Funding Source: National Science
   Foundation
FX This work is supported in part by NSF grant under No. CCF-1255899, in
   part by NSF Grant under No. CCF-0902885, in part by Semiconductor
   Research Corporation (SRC) grant under No. 2013-TJ-2417.
CR AMD INC, 2006, MULT PROC NEXT EV CO
   Antoulas A.C., 2005, ADV DES CONTROL, DOI 10.1137/1.9780898718713
   Augustin A, 2005, MICROELECTRON J, V36, P700, DOI 10.1016/j.mejo.2005.02.125
   Bai Z., 2000, SIAM, DOI DOI 10.1137/1.9780898719581
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Cheng Y.-K., 2000, Electrothermal Analysis of VLSI Systems
   Christiaens F, 1998, IEEE T COMPON PACK A, V21, P565, DOI 10.1109/95.740047
   Codecasa L, 2003, IEEE T COMPON PACK T, V26, P186, DOI 10.1109/TCAPT.2002.808005
   Codecasa L, 2006, 2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, P685
   Duo Li, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P611, DOI 10.1109/ICCAD.2008.4681640
   Gerstenmaier YC, 2002, MICROELECTRON J, V33, P719, DOI 10.1016/S0026-2692(02)00055-1
   Guangdeng Liao, 2010, Proceedings of the 18th IEEE Symposium on High Performance Interconnects (HOTI 2010), P32, DOI 10.1109/HOTI.2010.14
   GUNTHER S., 2001, INTEL TECH J
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Huang W, 2004, DES AUT CON, P878
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   INTEL CORPORATION, 2006, INT MULT PROC MAK MO
   Iserles A., 1996, 1 COURSE NUMERICAL A
   LASANCE C, 1995, P IEEE SEMICOND THER, P1, DOI 10.1109/STHERM.1995.512044
   Li D, 2009, IEEE T VLSI SYST, V17, P1495, DOI 10.1109/TVLSI.2008.2005193
   Li YM, 2006, INT S HIGH PERF COMP, P15
   LIAO G., 2011, P IEEE INT S HIGH PE
   Necati Ozisik M., 1994, Finite Difference Methods in Heat Transfer, V2nd
   Pape H, 2004, IEEE T COMPON PACK T, V27, P530, DOI 10.1109/TCAPT.2004.831791
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Phillips JR, 2005, IEEE T COMPUT AID D, V24, P43, DOI 10.1109/TCAD.2004.839472
   Rencz M, 2003, EL PACKAG TECH CONF, P479
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Tan S., 2007, Advanced Model Order Reduction Techniques in VLSI Design
   Wang H, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071361
   Wang TY, 2002, IEEE T COMPUT AID D, V21, P1434, DOI 10.1109/TCAD.2002.804385
   Wang X, 2011, PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENTERTAINMENT TECHNOLOGY (ACE 2011)
   Willcox K., 2002, AIAA J
   Yang YH, 2007, IEEE T COMPUT AID D, V26, P86, DOI 10.1109/TCAD.2006.882589
NR 35
TC 14
Z9 15
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 28
DI 10.1145/2442087.2442099
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700012
DA 2024-07-18
ER

PT J
AU Gong, F
   Liu, XX
   Yu, H
   Tan, SXD
   Ren, JY
   He, L
AF Gong, Fang
   Liu, Xuexin
   Yu, Hao
   Tan, Sheldon X. D.
   Ren, Junyan
   He, Lei
TI A Fast Non-Monte-Carlo Yield Analysis and Optimization by Stochastic
   Orthogonal Polynomials
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Yield analysis; circuit simulation;
   Monte Carlo; yield optimization
ID MISMATCH ANALYSIS; CIRCUITS; NETWORK
AB Performance failure has become a significant threat to the reliability and robustness of analog circuits. In this article, we first develop an efficient non-Monte-Carlo (NMC) transient mismatch analysis, where transient response is represented by stochastic orthogonal polynomial (SOP) expansion under PVT variations and probabilistic distribution of transient response is solved. We further define performance yield and derive stochastic sensitivity for yield within the framework of SOP, and finally develop a gradient-based multiobjective optimization to improve yield while satisfying other performance constraints. Extensive experiments show that compared to Monte Carlo-based yield estimation, our NMC method achieves up to 700X speedup and maintains 98% accuracy. Furthermore, multiobjective optimization not only improves yield by up to 95.3% with performance constraints, it also provides better efficiency than other existing methods.
C1 [Gong, Fang; He, Lei] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
   [Yu, Hao] Nanyang Technol Univ, Singapore, Singapore.
   [Liu, Xuexin; Tan, Sheldon X. D.] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
   [Ren, Junyan] Fudan Univ, Sch Microelect, Shanghai 200433, Peoples R China.
C3 University of California System; University of California Los Angeles;
   Nanyang Technological University; University of California System;
   University of California Riverside; Fudan University
RP Gong, F (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
EM gongfang2008@gamil.com
RI yu, hao/C-1289-2010
OI yu, hao/0000-0001-8747-3203; Tan, Sheldon/0000-0003-2119-6869
FU UC; UCLA; MOE ACRF, Singapore;  [NRF2010NRFPOC001-001]; Direct For
   Computer & Info Scie & Enginr [1116882] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations
   [1116882] Funding Source: National Science Foundation; Office Of
   Internatl Science &Engineering; Office Of The Director [1051797] Funding
   Source: National Science Foundation
FX This work was partially supported by grants UC Discovery Grant program
   and UCLA; by NRF2010NRFPOC001-001, Singapore; and by MOE ACRF Tier-1,
   Singapore.
CR [Anonymous], 2002, Multi-Objective Optimization using Evolutionary Algorithms
   Biagetti G, 2004, IEEE T COMPUT AID D, V23, P192, DOI 10.1109/TCAD.2003.822131
   COX P, 1985, IEEE J SOLID-ST CIRC, V20, P391, DOI 10.1109/JSSC.1985.1052319
   DEMIR A, 1994, IEEE IC CAD, P598
   Drennan PG, 2003, IEEE J SOLID-ST CIRC, V38, P450, DOI 10.1109/JSSC.2002.808305
   Gong F, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P175
   Gong F, 2010, DES AUT CON, P392
   Gong F, 2009, DES AUT CON, P764
   Gong Fang, 2010, P ACM IEEE DES AUT C
   Jaffari Javid, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P623, DOI 10.1145/1687399.1687515
   Jaffari J, 2011, IEEE T COMPUT AID D, V30, P159, DOI 10.1109/TCAD.2010.2070930
   Jaffari J, 2009, INT SYM QUAL ELECT, P382, DOI 10.1109/ISQED.2009.4810325
   Kim JH, 2007, DES AUT CON, P440
   LAMPAERT K, 1995, DES AUT CON, P445
   Liu B, 2010, DES AUT TEST EUROPE, P1106
   McAndrew CC, 1997, BCTM PROC, P28, DOI 10.1109/BIPOL.1997.647349
   NASSIF S. R., 2010, P ACM INT S PHYS DES, P13
   Niederreiter H, 1992, RANDOM NUMBER GENERA, V63
   OEHM J, 1993, IEEE J SOLID-ST CIRC, V28, P865, DOI 10.1109/4.222191
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Pileggi L, 2008, IEEE CUST INTEGR CIR, P9, DOI 10.1109/CICC.2008.4672006
   Sawaragi Y, 1985, Theory of multiobjective optimization
   Schenkel F, 2001, DES AUT CON, P858, DOI 10.1109/DAC.2001.935625
   Soin R. S., 1980, IEE Proceedings G (Electronic Circuits and Systems), V127, P260, DOI 10.1049/ip-g-1.1980.0045
   Swidzinski JF, 2000, IEEE T MICROW THEORY, V48, P2316, DOI 10.1109/22.898980
   Vrudhula S, 2006, IEEE T COMPUT AID D, V25, P2001, DOI 10.1109/TCAD.2005.862734
   Wang H, 2009, ASIA S PACIF DES AUT, P379, DOI 10.1109/ASPDAC.2009.4796510
   Xiu DB, 2002, SIAM J SCI COMPUT, V24, P619, DOI 10.1137/S1064827501387826
   Yu H, 2010, ASIA S PACIF DES AUT, P213
NR 29
TC 11
Z9 13
U1 8
U2 28
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 10
DI 10.1145/2071356.2071366
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800010
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Bondade, R
   Ma, DS
AF Bondade, Rajdeep
   Ma, Dongsheng
TI Hardware-Software Codesign of an Embedded Multiple-Supply Power
   Management Unit for Multicore SoCs Using an Adaptive Global/Local Power
   Allocation and Processing Scheme
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Adaptive power allocation control
   scheme; dynamic voltage scaling (DVS); multicore systems; switching
   converter; single-inductor multiple-output (SIMO) DC-DC converter
AB Power dissipation has become a critical design constraint for the growth of modern multicore systems due to increasing clock frequencies, leakage currents, and system parasitics. To overcome this urgent crisis, this article presents an embedded platform for on-chip power management of a multicore System-on-Chip (SoC). The design involves the development of two key components, from the hardware to the software level. From the hardware perspective, a multiple-supply power management unit is proposed and is implemented using a Single-Inductor Multiple-Output (SIMO) DC-DC converter. To dynamically respond to the sensed instantaneous power demands and to accurately control the power delivery to the processor cores, the power management unit employs a software-defined adaptive global/local power allocation feedback controller. The proposed controller is designed using the hardware-software codesign methodology to uniquely control the SIMO converter during various operation scenarios. This is achieved using several embedded software control algorithms that operate synergetically to ensure efficient and reliable system operation. The hardware-software codesign technique also allows the SIMO controller to be integrated with future microprocessor cores. Therefore, by employing the vast amount of on-chip resources, the converter can perform effective power processing to provide the most power-optimal voltages at the hardware level. Such an embedded power management module leads to an integrated, power-aware, and autonomous SoC design that is independent of additional external hardware control, thereby reducing on-chip area and system complexity. In this design, each power output from the SIMO converter provides a step-up/down voltage conversion, thereby enabling a wide range of variable supply voltage. An adaptive global/local power allocation control algorithm is employed to significantly improve Dynamic Voltage and Frequency Scaling (DVFS) tracking speed and line/load regulation, while still retaining low cross-regulation. Designed with a 180nm CMOS process, the converter precisely provides three independently variable power outputs from 0.9 V to 3.0 V, with a total power range from 33 mW to 900 mW. A very fast load transient response of 3.25 mu s is achieved, in response to a 67.5-mA full-step load current change. The design thus provides a cost-effective power management solution to achieve a robust, fast-transient, DVFS-compatible multicore SoC.
C1 [Bondade, Rajdeep; Ma, Dongsheng] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA.
C3 University of Texas System; University of Texas Dallas
RP Ma, DS (corresponding author), Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA.
EM d.ma@utdallas.edu
FU Semiconductor Research Corporation under the contract SRC GRC
   [2009-HJ_1836.015, 2009-HJ_1836.017]; US National Science Foundation
   (NSF) [NSF CCF-0844557]
FX This work is jointly sponsored by the Semiconductor Research Corporation
   under the contract SRC GRC 2009-HJ_1836.015 and 2009-HJ_1836.017, and by
   the US National Science Foundation (NSF) under the contract NSF
   CCF-0844557.
CR Beigné E, 2009, IEEE J SOLID-ST CIRC, V44, P1167, DOI 10.1109/JSSC.2009.2014206
   Benadero L, 2008, INT POWER ELECT MOT, P2115, DOI 10.1109/EPEPEMC.2008.4635579
   Bondade R, 2009, MIDWEST SYMP CIRCUIT, P961, DOI 10.1109/MWSCAS.2009.5235926
   BONIZZONI E, 2007, IEEE INT SOL STAT CI, P526
   BURD T, 2000, P IEEE INT SOL STAT, P294
   Burd T., 2002, ENERGY EFFICIENT MIC
   Chang JM, 1997, IEEE T VLSI SYST, V5, P436, DOI 10.1109/92.645070
   Cheng WH, 2008, IEEE INT SYMP CIRC S, P1236, DOI 10.1109/ISCAS.2008.4541648
   Dancy AP, 2000, IEEE T VLSI SYST, V8, P252, DOI 10.1109/92.845892
   Erickson R.W., 2001, FUNDAMENTALS POWER E, DOI [10.1007/978-0-306-48048-5, DOI 10.1007/978-0-306-48048-5]
   *ITRS, 2007, ITRS EX SUMM GRAND C
   Iyer A, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P379, DOI 10.1109/ICCAD.2002.1167562
   Kahng AB, 2002, PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P190, DOI 10.1109/ISQED.2002.996728
   Keutzer K, 2002, PR IEEE COMP DESIGN, P84, DOI 10.1109/ICCD.2002.1106752
   Ki WH, 2001, IEEE POWER ELECTRON, P226, DOI 10.1109/PESC.2001.954024
   Kwon WC, 2003, DES AUT CON, P125, DOI 10.1109/DAC.2003.1218855
   LE HP, 2007, P IEEE INT SOL STAT, P534
   Li T., 2000, U.S. Patent, Patent No. [6 075 295, 6075295]
   LUO F, 2008, P IEEE INT S IND EL, P142
   MA DKIW, 2002, P IEEE INT SOL STAT, P534
   Ma DS, 2003, IEEE J SOLID-ST CIRC, V38, P89, DOI 10.1109/JSSC.2002.806279
   Ma DS, 2003, IEEE J SOLID-ST CIRC, V38, P1007, DOI 10.1109/JSSC.2003.811976
   Maxwell J., 1904, A Treatise on Electricity and Magnetism
   NOWKA K, 2002, P IEEE INT SOL STAT, P272
   Usami K, 1998, IEEE J SOLID-ST CIRC, V33, P463, DOI 10.1109/4.661212
   Wu SR, 2009, 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II, P683, DOI 10.1109/ICCCAS.2009.5250411
   Xu R., 2005, Proceedings of the 5th ACM international conference on Embedded software(EMSOFT), P251
NR 27
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 31
DI 10.1145/1970353.1970364
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700011
OA Bronze
DA 2024-07-18
ER

PT J
AU García-Dopico, A
   Pérez, A
   Rodríguez, S
   García, MI
AF Garcia-Dopico, Antonio
   Perez, Antonio
   Rodriguez, Santiago
   Isabel Garcia, Maria
TI A New Algorithm for VHDL Parallel Simulation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Languages; Design; Performance; VHDL; parallel; simulation
ID DISTRIBUTED SIMULATION; DESIGN
AB This article proposes a new algorithm for parallel synchronous simulation of VHDL designs to be executed on desktop computers. Besides executing VHDL processes in parallel, the algorithm focuses on parallelizing the simulation kernel with special emphasis on signal grouping while maintaining language semantics. Synchronous approaches are the most suitable for shared memory multiprocessor (SMP) desktop computers but may be difficult to parallelize because of the low activity detected in most of the designs. The degree of parallelism is increased in this approach by performing an exhaustive VHDL signal dependencies analysis and avoiding any sequential phase in the simulator. VHDL semantics impose a synchronization barrier after each phase, that is, the process and the kernel simulation phase, as the language definition does not allow simultaneous execution of kernel and processes. These barriers have been relaxed in order to increase the level of parallelism and obtain better performance. Another aspect the new algorithm takes into account is to improve load balancing and locality of references, both critical issues in synchronous simulators, by introducing a new load balancing algorithm that exploits the cyclic characteristics of circuit simulators. These developments make the algorithm suitable for commodity hardware, that is, SMP that are currently used as desktop personal computers.
C1 [Garcia-Dopico, Antonio; Perez, Antonio; Rodriguez, Santiago; Isabel Garcia, Maria] Univ Politecn Madrid, Fac Informat, E-28660 Madrid, Spain.
C3 Universidad Politecnica de Madrid
RP García-Dopico, A (corresponding author), Univ Politecn Madrid, Fac Informat, Campus Montegancedo, E-28660 Madrid, Spain.
EM dopico@fi.upm.es
RI Dopico, Antonio García/ABH-3119-2020
OI Dopico, Antonio García/0000-0001-7373-7853; GARCIA CLEMENTE, MARIA
   ISABEL/0000-0002-6408-2506
CR ASHENDEN P, 1994, VLSI DES, V2, P1
   ASHENDEN P, 1993, PARALLEL EXECUTION V
   ASHENDEN P, 1994, P INT C SIM HARDW DE, P161
   BAILEY ML, 1994, ACM COMPUT SURV, V26, P255, DOI 10.1145/185403.185424
   CHANDY KM, 1981, COMMUN ACM, V24, P198, DOI 10.1145/358598.358613
   CHANDY KM, 1979, IEEE T SOFTWARE ENG, V5, P440, DOI 10.1109/TSE.1979.230182
   DAI H, 1994, P VHDL INT US FOR
   Fallah F, 2001, IEEE T COMPUT AID D, V20, P994, DOI 10.1109/43.936380
   Ferscha A., 1995, PARALLEL DISTRIBUTED
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Fujimoto RM, 2001, WSC'01: PROCEEDINGS OF THE 2001 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P147, DOI 10.1109/WSC.2001.977259
   GARCIADOPICO A, 2004, P 6 INT M VECPAR HIG, P955
   Huang SY, 1999, IEEE T COMPUT AID D, V18, P1341, DOI 10.1109/43.784125
   *IEEE COMP SOC, 2008, 10762008 IEEE COMP S
   *IEEE COMP SOC, 1993, 10761993 IEEE COMP S
   *IEEE COMP SOC, 1987, 10761987 IEEE COMP S
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   JHA V, 1994, 8TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION (PADS '94), P12
   Jiang TY, 2007, IEEE T COMPUT AID D, V26, P1509, DOI 10.1109/TCAD.2007.891366
   Jiang TY, 2009, IEEE T COMPUT AID D, V28, P272, DOI 10.1109/TCAD.2008.2009163
   Krishnaswamy V., 1998, Conference Proceedings of the 1998 International Conference on Supercomputing, P297, DOI 10.1145/277830.277901
   Krishnaswamy V, 2002, IEEE T COMPUT, V51, P380, DOI 10.1109/12.995448
   Lee BS, 2001, 15TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, P83, DOI 10.1109/PADS.2001.924624
   PETERSON GD, 1995, P VHDL INT US FOR
   VELLANDI B, 1994, P EUR C DES AUT, P81
   VELLANDI B, 1990, THESIS U COLORADO
   Zhang JL, 2001, 15TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION, PROCEEDINGS, P35, DOI 10.1109/PADS.2001.924619
NR 27
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 27
DI 10.1145/1970353.1970360
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700007
DA 2024-07-18
ER

PT J
AU Baldassin, A
   Centoducatte, P
   Rigo, S
   Casarotto, D
   Santos, LCV
   Schultz, M
   Furtado, O
AF Baldassin, Alexandro
   Centoducatte, Paulo
   Rigo, Sandro
   Casarotto, Daniel
   Santos, Luiz C. V.
   Schultz, Max
   Furtado, Olinto
TI An open-source binary utility generator
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE languages; design
AB Electronic system level ( ESL) modeling allows early hardware-dependent software ( HDS) development. Due to broad CPU diversity and shrinking time- to- market, HDS development can neither rely on hand-retargeting binary tools, nor can it rely on pre-existent tools within standard packages. As a consequence, binary utilities which can be easily adapted to new CPU targets are of increasing interest. We present in this article a framework for automatic generation of binary utilities. It relies on two innovative ideas: platform-aware modeling and more inclusive relocation handling. Generated assemblers, linkers, disassemblers and debuggers were validated for MIPS, SPARC, PowerPC, i8051 and PIC16F84. An open- source prototype generator is available for download.
C1 [Baldassin, Alexandro; Centoducatte, Paulo; Rigo, Sandro] Univ Estadual Campinas, Campinas, SP, Brazil.
   [Casarotto, Daniel; Santos, Luiz C. V.; Schultz, Max; Furtado, Olinto] Univ Fed Santa Catarina, BR-88040900 Florianopolis, SC, Brazil.
C3 Universidade Estadual de Campinas; Universidade Federal de Santa
   Catarina (UFSC)
RP Baldassin, A (corresponding author), Univ Estadual Campinas, Campinas, SP, Brazil.
EM alebal@ic.unicamp.br
RI Rigo, Sandro/AAG-6175-2021
OI dos Santos, Luiz C. V./0000-0002-9384-8347; Baldassin,
   Alexandro/0000-0001-8824-3055
CR Abbaspour M, 2002, DES AUT CON, P331, DOI 10.1109/DAC.2002.1012645
   Azevedo R, 2005, INT J PARALLEL PROG, V33, P453, DOI 10.1007/s10766-005-7301-0
   Bergamaschi Reinaldo A., 2002, Proceedings of the 2002 IEEE/ACM International Conference on Computer-aided Design, ICCAD'02, P790
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hadjiyiannis G, 1997, DES AUT CON, P299, DOI 10.1145/266021.266108
   Hartoog MR, 1997, DES AUT CON, P303, DOI 10.1145/266021.266110
   Hoffmann A, 2001, INT CONF ACOUST SPEE, P1137, DOI 10.1109/ICASSP.2001.941122
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Kronbauer F, 2007, P IEEE RAP SYST PROT, P123
   MAILLETCONTOZ L, 2005, T LEVEL MODELING SYS
   Mishra P, 2005, IEE P-COMPUT DIG T, V152, P285, DOI 10.1049/ip-cdt:20045071
   Moona R, 2000, P IEEE RAP SYST PROT, P34, DOI 10.1109/IWRSP.2000.855183
   Pesch R. H., 1993, GNU BINARY UTILITIES
   RAMSEY N, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P289
   Ramsey N, 1997, ACM T PROGR LANG SYS, V19, P492, DOI 10.1145/256167.256225
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   *SDC, 2006, SMALL DEV C COMP
   TAYLOR IL, BFD INTERNALS
NR 18
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 27
DI 10.1145/1344418.1344423
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500005
DA 2024-07-18
ER

PT J
AU Cabodi, G
   Murciano, M
   Nocco, S
   Quer, S
AF Cabodi, Gianpiero
   Murciano, Marco
   Nocco, Sergio
   Quer, Stefano
TI Boosting interpolation with dynamic localized abstraction and redundancy
   removal
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; verification interpolant; abstraction; redundancy removal
ID CHECKING
AB SAT-based Unbounded Model Checking based on Craig Interpolants is often able to overcome BDDs and other SAT-based techniques on large verification instances. Based on refutation proofs generated by SAT solvers, interpolants provide compact circuit representations of state sets, as they abstract away several nonrelevant details of the proofs. We propose three main contributions, aimed at controlling interpolant size and traversal depth. First of all, we introduce interpolant-based dynamic abstraction to reduce the support of computed interpolants. Subsequently, we propose new advances in interpolant compaction by redundancy removal. Finally, we introduce interpolant computation exploiting circuit quantification, instead of SAT refutation proofs. These techniques heavily rely on an effective application of the incremental SAT paradigm. The experimental results proposed in this paper are specifically oriented to prove properties, rather than disproving them, i.e., they target complete verification instead of simply hunting bugs. They show how this methodology is able to stretch the applicability of interpolant-based Model Checking to larger and deeper verification instances.
C1 [Cabodi, Gianpiero; Murciano, Marco; Nocco, Sergio; Quer, Stefano] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Cabodi, G (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Cso Duca Abruzzi 24, I-10129 Turin, Italy.
RI Cabodi, Gianpiero/I-6558-2012
OI Cabodi, Gianpiero/0000-0001-5839-8697; QUER, Stefano/0000-0001-6835-8277
CR Abdulla PA, 2000, LECT NOTES COMPUT SC, V1785, P411
   [Anonymous], LECT NOTES COMPUTER
   Berkelaar M, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P1088, DOI 10.1109/DATE.2002.998445
   Biere A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P317, DOI 10.1109/DAC.1999.781333
   Bjesse P, 2001, LECT NOTES COMPUT SC, V2102, P454
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   BURCH JR, 1994, IEEE T COMPUT AID D, V13, P401, DOI 10.1109/43.275352
   CABODI G, 2005, P DES AUT TEST EUR C
   Chauhan P, 2002, LECT NOTES COMPUT SC, V2517, P33
   CHO H, 1990, P INT C COMP AID DES, P134
   COUDERT O, 1989, P IFIP INT WORKSH AP, V1, P111
   COUDERT O, 1991, INT WORKSH FORM METH
   EEN N, 2003, P 1 INT WORKSH BOUND
   Een N., 2003, MINISAT SAT SOLVER
   GANAI MK, 2004, P INT C COMP AID DES
   *IBM, 2003, IBM FORM VER BENCH L
   Jhala R, 2005, LECT NOTES COMPUT SC, V3576, P39
   Kang HJ, 2003, DES AUT CON, P840, DOI 10.1109/DAC.2003.1219136
   KURSHAN RP, 1994, COMPUTER AIDED VERFI
   LIN B, 2003, 1 INT WORKSH BOUND M
   Manquinho VM, 2002, IEEE T COMPUT AID D, V21, P505, DOI 10.1109/43.998623
   Marques-Silva J, 2005, LECT NOTES COMPUT SC, V3725, P367
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   MISHCHENKO A, 2006, P INT C COMP AID DES
   MISHCHENKO A., 2006, P INT WORKSH LOG SYN
   MISHCHENKO A, 2005, SYSTEM SEQUENTIAL SY
   MOSKEWICZ M, 2001, P 38 DES AUT C LAS V
   Sheeran M, 2000, LECT NOTES COMPUT SC, V1954, P108
   Whittemore J, 2001, DES AUT CON, P542, DOI 10.1109/DAC.2001.935567
   WILLIAMS PF, 2000, P COMP AID VER CHIC, V2102, P124
NR 30
TC 12
Z9 12
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 3
DI 10.1145/1297666.1297669
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lei, C
   Chen, D
   Wong, MDF
AF Cheng, Lei
   Chen, Deming
   Wong, Martin D. F.
TI A fast simultaneous input vector generation and gate replacement
   algorithm for leakage power reduction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance
AB The Input vector control ( IVC) technique is based on the observation that the leakage current in a CMOS logic gate depends on gate input state, and a good input vector is able to minimize leakage when the circuit is in sleep mode. The gate replacement technique is a very effective method to further reduce the leakage current. In this article, we propose a fast heuristic algorithm to find a low-leakage input vector with simultaneous gate replacement. Results on MCNC91 benchmark circuits show that our algorithm produces 14% better leakage current reduction with several orders of magnitude speedup in runtime for large circuits compared to the previous state-of-the-art algorithm. In particular, the average runtime for the ten largest combinational circuits has been dramatically reduced from 1879 seconds to 0.34 seconds.
C1 [Cheng, Lei] Univ Illinois, Dept Comp Sci, Coordinated Sci Lab, Urbana, IL 61801 USA.
   [Chen, Deming; Wong, Martin D. F.] Univ Illinois, Dept Elect & Comp Engn, Coordinated Sci Lab, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of Illinois System; University of Illinois Urbana-Champaign
RP Lei, C (corresponding author), Univ Illinois, Dept Comp Sci, Coordinated Sci Lab, 1304 W Springfield Ave, Urbana, IL 61801 USA.
EM lcheng1@uiuc.edu
CR Abdollahi A, 2004, IEEE T VLSI SYST, V12, P140, DOI 10.1109/TVLSI.2003.821546
   ALOUL F, 2002, P INT WORKSH POW TIM, P167
   Chen ZP, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P239
   Chopra K, 2004, DES AUT CON, P767, DOI 10.1145/996566.996774
   Chopra K, 2006, IEEE T COMPUT AID D, V25, P2820, DOI 10.1109/TCAD.2006.882603
   Gao F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P527, DOI 10.1109/ICCAD.2004.1382634
   Halter JP, 1997, PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P475, DOI 10.1109/CICC.1997.606670
   Johnson M. C., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P442, DOI 10.1109/DAC.1999.781357
   Johnson MC, 1999, IEEE T COMPUT AID D, V18, P714, DOI 10.1109/43.766723
   KOBAYASHI T, 1994, PROCEEDINGS OF THE IEEE 1994 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P271, DOI 10.1109/CICC.1994.379721
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   NAFFZIGER S, 2005, P IEEE INT SOL STAT, P182
   Rao RM, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P689
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Wei LQ, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P489, DOI 10.1109/DAC.1998.724521
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   YE Y, 1998, P S VLSI CIRC, P40
   Yuan L, 2005, DES AUT CON, P47, DOI 10.1109/DAC.2005.193771
NR 18
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 34
DI 10.1145/1344418.1344430
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500012
DA 2024-07-18
ER

PT J
AU Huang, SH
   Nieh, YT
AF Huang, Shih-Hsu
   Nieh, Yow-Tyng
TI Clock Skew scheduling with race conditions considered
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; sequential circuits; timing optimization;
   performance optimization; logic synthesis
AB In this article, we provide a fresh viewpoint to the interactions between clock skew scheduling and delay insertion. A race-condition-aware (RCA) clock skew scheduling is proposed to determine the clock skew schedule by taking race conditions (i.e., hold violations) into account. Our objective is not only to optimize the clock period, but also to minimize heuristically the required inserted delay. Compared with previous work, our major contribution includes the following two aspects. First, our approach achieves exactly the same results, but has significant improvement in time complexity. Second, our viewpoint can be generalized to other sequential timing optimization techniques.
C1 Chung Yuan Christian Univ, Chungli, Taiwan.
C3 Chung Yuan Christian University
RP Huang, SH (corresponding author), Chung Yuan Christian Univ, Chungli, Taiwan.
EM shhuang@cycu.edu.tw; g9202601@cycu.edu.tw
CR ALBRECHT C, 1999, P IEEE ACM INT C COM, P232
   DEOKAR RB, 1994, P ISCAS 94, V1, P407
   Fishburn J. P., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P488, DOI 10.1109/DAC.1992.227754
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Liu X, 2002, IEEE T COMPUT AID D, V21, P184, DOI 10.1109/43.980258
   Maheshwari N, 1998, IEEE T VLSI SYST, V6, P74, DOI 10.1109/92.661250
   PAPAEFTHYMIOU MC, 1994, MATH SYST THEORY, V27, P65, DOI 10.1007/BF01187093
   Sundararajan V., 1999, P IEEE ACM INT C COM, P2
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 15
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 45
DI 10.1145/1278349.1278358
PG 45
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600009
DA 2024-07-18
ER

PT J
AU Maslov, D
   Dueck, GW
   Miller, DM
AF Maslov, D.
   Dueck, G. W.
   Miller, D. M.
TI Techniques for the synthesis of reversible Toffoli networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE hardware; theory of computation; quantum computing; reversible logic
   synthesis; circuit optimization
ID LOGIC
AB We present certain new techniques for the synthesis of reversible networks of Toffoli gates, as well as improvements to previous methods. Gate count and technology oriented cost metrics are used. Two new synthesis procedures employing Reed-Muller spectra are introduced and shown to complement earlier synthesis approaches. The previously proposed template simplification method is enhanced through the introduction of a faster and more efficient template application algorithm, an updated classification of the templates, and the addition of new templates of sizes 7 and 9. A resynthesis approach is introduced wherein a sequence of gates is chosen from a network, and the reversible specification it realizes is resynthesized as an independent problem in hopes of reducing the network cost. Empirical results are presented to show that the methods are efficient in terms of the realization of reversible benchmark specifications.
C1 Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
   Univ New Brunswick, Fredericton, NB E3B 5A3, Canada.
   Univ Victoria, Victoria, BC V8W 2Y2, Canada.
C3 University of Waterloo; University of New Brunswick; University of
   Victoria
RP Maslov, D (corresponding author), Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
EM dmitri.maslov@gmail.com; gdueck@unb.ca; mmiller@uvic.ca
RI Maslov, Dmitri/JPY-0444-2023
CR Agrawal A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1384, DOI 10.1109/DATE.2004.1269099
   [Anonymous], 2005, REVERSIBLE LOGIC SYN
   BARENCO A, 1995, PHYS REV A, V52, P3457, DOI 10.1103/PhysRevA.52.3457
   BENNETT CH, 1973, IBM J RES DEV, V17, P525, DOI 10.1147/rd.176.0525
   Chuang I., 2000, Quantum Information and Quantum Computation
   CORY DG, 2000, NMR BASED QUANTUM IN
   FEYNMAN RP, 1985, OPT NEWS, V11, P11, DOI [DOI 10.1364/ON.11.2.000011, 10.1364/ON.11.2.000011]
   GERSHENFELD N, 1980, SCI AM
   Häffner H, 2005, NATURE, V438, P643, DOI 10.1038/nature04279
   Iwama K, 2002, DES AUT CON, P419, DOI 10.1109/DAC.2002.1012662
   Kerntopf P, 2004, DES AUT CON, P834, DOI 10.1145/996566.996789
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   LEE S, 2006, J MULTIPLE VALUED LO, V12
   LOMONT C, 2003, ARXIVQUANTPH0307111
   Maslov D, 2005, DES AUT TEST EUROPE, P1208, DOI 10.1109/DATE.2005.249
   Maslov D, 2005, IEEE T COMPUT AID D, V24, P807, DOI 10.1109/TCAD.2005.847911
   Maslov D, 2004, IEEE T COMPUT AID D, V23, P1497, DOI 10.1109/TCAD.2004.836735
   Merkle R. C., 1993, Nanotechnology, V4, P21, DOI 10.1088/0957-4484/4/1/002
   Merkle R. C., 1993, Nanotechnology, V4, P114, DOI 10.1088/0957-4484/4/2/007
   Miller DM, 2002, 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, P493
   Mishchenko A., 2002, P INT WORKSHOP LOGIC, P197
   Negrevergne C, 2006, PHYS REV LETT, V96, DOI 10.1103/PhysRevLett.96.170501
   PERES A, 1985, PHYS REV A, V32, P3266, DOI 10.1103/PhysRevA.32.3266
   SCHROM G, 1980, THESIS TU WIEN
   Shende VV, 2003, IEEE T COMPUT AID D, V22, P710, DOI 10.1109/TCAD.2003.811448
   SHENDE VV, 2006, ACM J EMERG TECHN CO, V2
   Thornton M., 2001, SPECTRAL TECHNIQUES
   TOFFOLI T, 2001, REVERSIBLE COMPUTING
   Tsai IM, 2001, PROCEEDINGS OF THE 2001 1ST IEEE CONFERENCE ON NANOTECHNOLOGY, P111, DOI 10.1109/NANO.2001.966403
   Vandersypen LMK, 2001, NATURE, V414, P883, DOI 10.1038/414883a
   Zhirnov VV, 2003, P IEEE, V91, P1934, DOI 10.1109/JPROC.2003.818324
   P 13 INT WORKSH LOG
NR 32
TC 118
Z9 128
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 42
DI 10.1145/1278349.1278355
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ostler, C
   Chatha, KS
   Ramamurthi, V
   Srinivasan, K
AF Ostler, Chris
   Chatha, Karam S.
   Ramamurthi, Vijay
   Srinivasan, Krishnan
TI ILP and heuristic techniques for system-level design on network
   processor architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; multiprocessor; block multithreading
AB Network processors incorporate several architectural features, including symmetric multiprocessing (SMP), block multithreading, and multiple memory elements, to support the high-performance requirements of current day applications. This article presents automated systemlevel design techniques for application development on such architectures. We propose integer linear programming formulations and heuristic techniques for process allocation and data mapping on SMP and block-multithreading-based network processors. The techniques incorporate process transformations and multithreading-aware data mapping to maximize the throughput of the application. The article presents experimental results that evaluate the techniques by implementing network processing applications on the Intel IXP 2400 architecture.
C1 Arizona State Univ, Tempe, AZ 85287 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Ostler, C (corresponding author), Arizona State Univ, Tempe, AZ 85287 USA.
EM kchatha@asu.edu
CR *3GPP ORG PARTN, 2002, 3GPP CONF INT ALG F8
   [Anonymous], 1999, COMPLEXITY APPROXIMA, DOI DOI 10.1007/978-3-642-58412-1
   [Anonymous], 1998, 2475 RFC IETF
   Bender A, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P190, DOI 10.1109/EURDAC.1996.558204
   Campbell AT, 2002, 2002 IEEE OPEN ARCHITECTURES AND NETWORK PROGRAMMING PROCEEDINGS, P91, DOI 10.1109/OPNARC.2002.1019231
   CHEKURI C, 2000, CSTR98116
   Chen M.K., 2005, PLDI '05, P224
   HAAS R, 2002, RZ3460 IBM
   HWANG CT, 1991, IEEE T COMPUT AID D, V10, P464, DOI 10.1109/43.75629
   *INT, 2007, INT IXA SDK
   Johnson E. J., 2003, IXP 2400 2800 PROGRA
   Keller Gregory S, 2002, Arch Facial Plast Surg, V4, P20, DOI 10.1001/archfaci.4.1.20
   Kulkarni C., 2003, P 2003 INT C COMP AR, P178
   LEE K, 2004, P IEEE INT C NETW
   Morris R, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P217, DOI 10.1145/319344.319166
   OSTLER C, 2007, C DES AUT TEST EUR
   PLISHKER W, 2004, P WORKSH EMB PAR ARC, P14
   Ramakrishna STGS, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P426, DOI 10.1109/DSD.2003.1231976
   RAMAMURTHI V, 2005, INT S VLSI
   RAMASWAMY R, 2003, P IEEE 6 ANN WORKSH
   RAMASWAMY R, 2005, NETWORK PROCESSOR DE, V3, P277
   *RFC, 1981, 761 RFC
   ROBERTS LG, 2000, IEEE COMPUTER    JAN, P117
   SHACHNAI H, 1999, P APR ALG COMB OPT 3, P123
   SHAH N, 2001, THESIS U CALIFORNIA
   SHAH N, 2003, P 2 WORKSH NETW PROC
   Shah Niraj, 2002, P 17 INT S COMP INF
   SHIRAZI BA, 1995, SCHED LOAD BAL PAR D
   SRINIVASAN A, 2003, P 2 WORKSH NETW PROC
   Tan ZX, 2004, IEEE MICRO, V24, P55, DOI 10.1109/MM.2004.54
   *TEJ CORP, 2006, TEJ NP SOFTW PLATF I
   Thiele L., 2002, P 1 WORKSH NETW PROC
   Weng Ning., 2005, SAC 05 P 2005 ACM S, P890
   WHEELER B, 2005, NPU MARKET SEES BROA
NR 34
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 48
DI 10.1145/1278349.1278361
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600012
DA 2024-07-18
ER

PT J
AU Zhu, XP
   Malik, S
AF Zhu, Xinping
   Malik, Sharad
TI A hierarchical modeling framework for on-chip communication
   architectures of multiprocessing SoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE measurement; performance; design; experimentation; languages;
   verification; retargetable simulation; on-chip communication
   architecture; network-on-chip; object-oriented modeling; bus;
   packet-switching network; multiprocessor system; design exploration
AB In multiprocessor-based SoCs, optimizing the communication architecture is often as important, if not more important, than optimizing the computation architecture. While there are mature platforms and techniques for the modeling and evaluation of architectures of processing elements, the same is not true for the communication architectures. This article presents an application-driven retargetable prototyping platform that fills this gap. This environment aims to facilitate the design exploration of the communication subsystem through application-level execution-driven simulations and quantitative analysis. Based on an analysis of a wide range of on-chip communication architectures, we describe how a specific hierarchical class library can be used to develop new on-chip communication architectures, or variants of existing ones with relatively little incremental effort. We demonstrate this through three case studies including two commercial on-chip bus systems and an on-chip packet switching network. Here we show that, through careful analysis and construction, it is possible for the modeling environment to support the common features of these architectures as part of the library and permit instantiation of the individual architectures as variants of the library design. Consequently, system-level design choices regarding the communication architecture can be made with high confidence in the early stages of design. In addition to improving design quality, this methodology also results in significantly shortening design-time.
C1 Northeastern Univ, Coll Engn, Boston, MA 02115 USA.
   Princeton Univ, Princeton, NJ 08544 USA.
C3 Northeastern University; Princeton University
RP Zhu, XP (corresponding author), Northeastern Univ, Coll Engn, 360 Huntington Ave, Boston, MA 02115 USA.
EM xzhu@ece.neu; sharad@princeton.edu
OI Malik, Sharad/0000-0002-0837-5443
CR Adriahantenaina A, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P70
   [Anonymous], 1994, MPI MESS PASS INT ST
   *ARM HOLD PLC, 2002, ADV MICR BUS ARCH AM
   BORGATTI M, 2005, TLM LIB SYST CHIP DE
   BURGER D, 1996, CSTR19961308
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   *CO WAR INC, 2003, CO WAR CONV SC SYST
   COPPOLA M, 2003, 8 EUR SYST C US GROU
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   *IBM CORP, 2000, COR CONN BUS ARCH
   *IBM CORP, 2003, IBM INF 8 PORT 12X S
   JAGGAR D, 2000, ARM ARCHITECTURE REF
   JALABERT A, 2004, P 2004 DES AUT TEST, P263
   KAMAS A, 2004, SYSTEM C OCP CHANNEL
   Kobrinsky M. J., 2004, Intel Technology Journal
   Ligon WB, 1997, IEEE T PARALL DISTR, V8, P681, DOI 10.1109/71.598344
   Loghi M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P752, DOI 10.1109/DATE.2004.1268966
   *METR GROUP, 2004, METR PROJ
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   QIN W, 2004, THESIS PRINCETON U
   SCHNEIBER B, 1996, APPL CRYPTOGRAPHY
   Sgroi M, 2001, DES AUT CON, P667, DOI 10.1109/DAC.2001.935591
   *SON INC, 2003, PROD BRIEF AUT C DAC
   SWAN S, 2004, SYSTEM C TLM STAND 1
   *SYNOPSYS INC, 2003, SYNOPSYS CO CENTR SY
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Vachharajani M, 2002, INT SYMP MICROARCH, P271, DOI 10.1109/MICRO.2002.1176256
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Wieferink A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1256, DOI 10.1109/DATE.2004.1269068
   YE TT, 2003, THESIS STANFORD U ST
   Zhu XP, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P66
   Zhu XP, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1244, DOI 10.1109/DATE.2004.1269066
   Zhu XP, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P663
   [No title captured]
NR 38
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 6
DI 10.1145/1217088.1217094
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 138AY
UT WOS:000244336100006
DA 2024-07-18
ER

PT J
AU Tragoudas, S
   Denny, N
AF Tragoudas, S
   Denny, N
TI Path delay fault testing using test points
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; reliability; automatic test pattern generation;
   delay testing; design for testability; path delay fault simulation
   (coverage); path delay fault testing; testing digital circuits
ID COMBINATIONAL-CIRCUITS; TESTABILITY; GENERATION
AB Inserting controllable/observable points in the test architecture has been shown to be a viable method for reducing the number of path delay faults that need to be tested in a circuit. In order to have a minimal impact on the operation clock and more accuracy in testing, it is proposed that test points should be inserted with the additional constraint that every path has a bounded number of test points. A polynomial time solvable integer linear programming (ILP) formulation serves as the basis for the presented test placement methodology. Due to the ILP's global optimization property we achieve results that are comparable to those by an existing greedy technique for the less constrained test point placement problem.
C1 So Illinois Univ, ECE Dept, Carbondale, IL 62901 USA.
   Univ Arizona, ECE Dept, Tucson, AZ 85721 USA.
C3 Southern Illinois University System; Southern Illinois University;
   University of Arizona
RP So Illinois Univ, ECE Dept, MC 6603, Carbondale, IL 62901 USA.
EM spyros@engr.siu.edu
CR Bhattacharya D., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P159, DOI 10.1109/DAC.1992.227843
   BOSE S, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P714, DOI 10.1109/TEST.1993.470631
   Chen C. H., 1996, Proceedings of the 13th International Conference on Pattern Recognition, P209, DOI 10.1109/ICPR.1996.547417
   Cheng KTT, 1996, IEEE T COMPUT, V45, P1379, DOI 10.1109/12.545968
   Dervisoglu B. I., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P365, DOI 10.1109/TEST.1991.519696
   DRECHSLER R, 1994, EURO-DAC '94 WITH EURO-VHDL 94, PROCEEDINGS, P322
   FUCHS K, 1996, P EUR DES AUT C EUR, P316
   HERAGU K, 1997, P INT C COMP AID DES, P642
   Kajihara S, 1997, TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P82, DOI 10.1109/ICVD.1997.567965
   KESTIC A, 1996, P INT TEST C, P423
   Krstic A, 1997, J ELECTRON TEST, V11, P43, DOI 10.1023/A:1008295716980
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   LI ZC, 1997, P INT TEST C, P992
   MALAIYA YK, 1983, P INT TEST C, P560
   POMERANZ I, 1995, IEEE T COMPUT AID D, V14, P1505, DOI 10.1109/43.476581
   Pomeranz I, 1998, IEEE T COMPUT AID D, V17, P333, DOI 10.1109/43.703823
   REDDY SM, 1984, P INT S FAULT TOL CO, P44
   SAXENA J, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P724, DOI 10.1109/TEST.1993.470630
   SCHULTZ MH, 1989, P INT S FAULT TOL CO, P45
   Tragoudas S, 1999, IEEE T COMPUT AID D, V18, P1050, DOI 10.1109/43.771185
   Tragoudas S., 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99), P86, DOI 10.1109/DFTVS.1999.802873
   TRAGOUDAS S, 1999, P IEEE INT HIGH LEV, P42
   Uppaluri P, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P288, DOI 10.1109/VTEST.1996.510870
NR 23
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2003
VL 8
IS 1
BP 1
EP 10
DI 10.1145/606603.606604
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 645CX
UT WOS:000180959600001
DA 2024-07-18
ER

PT J
AU Li, YG
   Lin, YS
   Madhusudan, M
   Sharma, A
   Sapatnekar, S
   Harjani, R
   Hu, J
AF Li, Yaguang
   Lin, Yishuang
   Madhusudan, Meghna
   Sharma, Arvind
   Sapatnekar, Sachin
   Harjani, Ramesh
   Hu, Jiang
TI Performance-drivenWire Sizing for Analog Integrated Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Machine learning; analog circuit design automation; wire sizing
ID OPTIMIZATION; GENERATION; ALGORITHM; DESIGN
AB Analog IC performance has a strong dependence on interconnect RC parasitics, which are significantly affected by wire sizes in recent technologies, where minimum-width wires have high resistance. However, performance-driven wire sizing for analog ICs has received very little research attention. In order to fill this void, we develop several techniques to facilitate an end-to-end automatic wire sizing approach. They include a circuit performance model based on customized graph neural network (GNN) and two optimization techniques: one using Bayesian optimization accelerated by the GNN model, and the other based on TensorFlow training. Experimental results show that our technique can achieve 11% circuit performance improvement or 8.7x speedup compared to a conventional Bayesian optimization method.
C1 [Li, Yaguang; Lin, Yishuang; Hu, Jiang] Texas A&M Univ, Wisenbaker Engn Bldg 3128,188 Bizzell St, College Stn, TX 77843 USA.
   [Madhusudan, Meghna; Sharma, Arvind; Sapatnekar, Sachin; Harjani, Ramesh] Univ Minnesota, 4-174 Keller Hall,200 Union St SE, Minneapolis, MN 55455 USA.
C3 Texas A&M University System; Texas A&M University College Station;
   University of Minnesota System; University of Minnesota Twin Cities
RP Li, YG (corresponding author), Texas A&M Univ, Wisenbaker Engn Bldg 3128,188 Bizzell St, College Stn, TX 77843 USA.
EM liyg@tamu.edu; lionlin@tamu.edu; madhu028@umn.edu; aksharma@umn.edu;
   sachin@umn.edu; harjani@umn.edu; jianghu@tamu.edu
RI Lin, Yishuang/JJF-2862-2023
OI Sharma, Arvind Kumar/0000-0003-1188-4924; Hu, Jiang/0000-0003-1157-7799;
   Lin, Yishuang/0000-0003-1555-4623; Sapatnekar,
   Sachin/0000-0002-5353-2364; Madhusudan, Meghna/0000-0001-5101-2421
CR Abadi M., 2016, arXiv, DOI DOI 10.48550/ARXIV.1603.04467
   Aitken R., 2014, Proc. ACM International Symposium on Physical Design, P65
   Antreich K, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P511, DOI 10.1109/CICC.2000.852720
   ANTREICH KJ, 1994, IEEE T COMPUT AID D, V13, P57, DOI 10.1109/43.273749
   Bhattacharya S, 2005, DES AUT CON, P644
   BYRD RH, 1995, SIAM J SCI COMPUT, V16, P1190, DOI 10.1137/0916069
   Carbonell J. G., 2005, GAUSSIAN PROCESSES M
   CHARBON E, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P408, DOI 10.1109/ICCAD.1993.580089
   Chen CP, 1996, DES AUT CON, P487, DOI 10.1109/DAC.1996.545625
   Chi HY, 2018, ASIA S PACIF DES AUT, P482, DOI 10.1109/ASPDAC.2018.8297370
   CHOUDHURY U, 1993, IEEE T COMPUT AID D, V12, P208, DOI 10.1109/43.205002
   Clark LT, 2016, MICROELECTRON J, V53, P105, DOI 10.1016/j.mejo.2016.04.006
   Cong J., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P408, DOI 10.1109/92.335010
   De Bernardinis F, 2003, DES AUT CON, P964
   Eick M, 2012, IEEE T COMPUT AID D, V31, P1145, DOI 10.1109/TCAD.2012.2190069
   GYURCSIK RS, 1989, IEEE J SOLID-ST CIRC, V24, P436, DOI 10.1109/4.18605
   Habal H, 2011, IEEE T COMPUT AID D, V30, P1089, DOI 10.1109/TCAD.2011.2158732
   Jones DR, 1998, J GLOBAL OPTIM, V13, P455, DOI 10.1023/A:1008306431147
   Li YG, 2021, 2021 ACM/IEEE 3RD WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), DOI 10.1109/MLCAD52597.2021.9531156
   Li YG, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415624
   Liao T., 2020, ACM T DES AUTOMAT EL, V26, p10.1
   Lienig J, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P783, DOI 10.1109/ASPDAC.2003.1195125
   Lienig J, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P372, DOI 10.1109/ASPDAC.2002.994950
   Lin MPH, 2013, IEEE T COMPUT AID D, V32, P991, DOI 10.1109/TCAD.2012.2226457
   Liu B, 2009, INTEGRATION, V42, P137, DOI 10.1016/j.vlsi.2008.04.003
   Liu MJ, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1372
   Loke ALS, 2018, IEEE CUST INTEGR CIR
   Lourenço N, 2019, INT C SYNTH MODEL AN, P13, DOI [10.1109/SMACD.2019.8795282, 10.1109/smacd.2019.8795282]
   Lyu WL, 2018, PR MACH LEARN RES, V80
   Lyu WL, 2018, IEEE T CIRCUITS-I, V65, P1954, DOI 10.1109/TCSI.2017.2768826
   Ma QA, 2011, IEEE T COMPUT AID D, V30, P85, DOI 10.1109/TCAD.2010.2064490
   MEDEIROHIDALGO F, 1992, 1992 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, P1933, DOI 10.1109/ISCAS.1992.230431
   Okobiah Oghenekarho, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P244, DOI 10.1109/ISVLSI.2014.12
   Peng B, 2016, DES AUT TEST EUROPE, P1417
   Pradhan A, 2009, I CONF VLSI DESIGN, P131, DOI 10.1109/VLSI.Design.2009.67
   RIJMENANTS J, 1989, IEEE J SOLID-ST CIRC, V24, P417, DOI 10.1109/4.18603
   SAPATNEKAR SS, 1994, ACM IEEE D, P387
   Shahriari B, 2016, P IEEE, V104, P148, DOI 10.1109/JPROC.2015.2494218
   Torabi M, 2018, IEEE T VLSI SYST, V26, P1854, DOI 10.1109/TVLSI.2018.2839698
   Velickovic Petar, 2018, INT C LEARN REPR
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Wang SH, 2019, DES AUT TEST EUROPE, P72, DOI [10.23919/date.2019.8715166, 10.23919/DATE.2019.8715166]
   Wang Y., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Xiao LF, 2010, ICCAD-IEEE ACM INT, P675, DOI 10.1109/ICCAD.2010.5654239
   Yao HL, 2012, ASIA S PACIF DES AUT, P157, DOI 10.1109/ASPDAC.2012.6164937
   Yilmaz E, 2009, IEEE T COMPUT AID D, V28, P32, DOI 10.1109/TCAD.2008.2009137
   Ying R, 2018, ADV NEUR IN, V31
   Zhang SH, 2019, DES AUT TEST EUROPE, P1463, DOI [10.23919/DATE.2019.8714788, 10.23919/date.2019.8714788]
NR 50
TC 0
Z9 0
U1 3
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 19
DI 10.1145/3559542
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900004
DA 2024-07-18
ER

PT J
AU Ding, B
   Huang, JL
   Xu, Q
   Wang, JP
   Chen, S
   Kang, Y
AF Ding, Bo
   Huang, Jinglei
   Xu, Qi
   Wang, Junpeng
   Chen, Song
   Kang, Yi
TI Memory-aware Partitioning, Scheduling, and Floorplanning for Partially
   Dynamically Reconfigurable Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Memory allocation; memory block allocation; on-chip/off-chip memory
   block assignment; partially dynamically reconfigurabe systems
ID TASK GRAPHS
AB Partially dynamic reconfiguration (PDR) technology can accelerate the reconfiguration process and overcome hardware resource constraints when facing the challenge of high performance with respect to applications and resources constraints on field-programmable gate arrays (FPGAs). On FPGAs with PDR technology, the available on-chip Block RAM (BRAM) resources may not satisfy the memory requirements for all data. If we reserve more BRAM resources, then the total area of the dynamically reconfigurable region (DRR) that is used for calculation will decrease, with a reduction in system performance. We propose a memory-aware optimization framework to search for the optimal solution considering partitioning, scheduling, and floor-planning, where we make a tradeoff between performance and on-chip memory resources utilization. We then propose methods for memory allocation: An ILP model and a heuristic algorithm are provided to determine the minimum memory requirements and the number of corresponding memory blocks for data, as well as to determine whether the memory block with its stored data is assigned on-chip or off-chip by formulating the problem into a 0-1 knapsack problem and solving it using dynamic programming. Experimental results show that the memory-aware optimization framework and methods of memory allocation can increase the amount of on-chip data access to 29.65% of the total data volume with guaranteed performance.
C1 [Ding, Bo; Xu, Qi; Wang, Junpeng] Univ Sci & Technol China, Sch Microelect, Hefei, Peoples R China.
   [Huang, Jinglei] Univ Sci & Technol China, Dept Elect Sci & Technol, Hefei, Peoples R China.
   [Chen, Song; Kang, Yi] Univ Sci & Technol China, Hefei Comprehens Natl Sci Ctr, Sch Microelect, Inst Artifcial Intelligence, Hefei, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS; Chinese Academy of Sciences; University of
   Science & Technology of China, CAS
RP Chen, S (corresponding author), Univ Sci & Technol China, Hefei Comprehens Natl Sci Ctr, Sch Microelect, Inst Artifcial Intelligence, Hefei, Peoples R China.
EM dingbo@mail.ustc.edu.cn; huangjl@mail.ustc.edu.cn; xuqi@ustc.edu.cn;
   wjp97@mail.ustc.edu.cn; songch@ustc.edu.cn; ykang@ustc.edu.cn
RI XU, QI/JXX-1861-2024; Chen, Song/K-3842-2012; XU, Qi/AID-2262-2022
OI Chen, Song/0000-0003-0341-3428; , Yi/0000-0002-5487-6855; Wang,
   Junpeng/0000-0002-8810-3172; Huang, Jinglei/0000-0003-4256-5643
FU National Key R&D Program of China [2019YFB2204800]; National Natural
   Science Foundation of China (NSFC) [U19A2074, 61874102, 61931008]; CAS
   Project for Young Scientists in Basic Research [YSBR-029k]; Strategic
   Priority Research Program of Chinese Academy of Sciences [XDB44000000]
FX This work was supported in part by the National Key R&D Program of China
   under grant No. 2019YFB2204800, in part by National Natural Science
   Foundation of China (NSFC) under grant Nos. U19A2074, 61874102, and
   61931008, in part by CAS Project for Young Scientists in Basic Research
   under grant No. YSBR-029k, in part by the Strategic Priority Research
   Program of Chinese Academy of Sciences, Grant No. XDB44000000.
CR [Anonymous], 2015, Gurobi optimizer reference manual
   [Anonymous], 2018, IEEE T COMPUT AID IN
   Banerjee P, 2011, IEEE T COMPUT AID D, V30, P8, DOI 10.1109/TCAD.2010.2079390
   Chen DM, 2006, FOUND TRENDS ELECTRO, V1, P195, DOI 10.1561/1000000003
   Chen S, 2008, IEEE T COMPUT AID D, V27, P858, DOI 10.1109/TCAD.2008.917968
   Chen S, 2020, IEEE T COMPUT AID D, V39, P199, DOI 10.1109/TCAD.2018.2883982
   Cordone R, 2009, IEEE T COMPUT AID D, V28, P662, DOI 10.1109/TCAD.2009.2015739
   Danne K, 2004, P ARCS ORGANIC PERVA
   Danne Klaus., 2004, P INT C RECONFIGURAB, P21
   Deiana E. A, 2016, P INT C RECONFIGURAB
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Epstein L, 2007, P WORKSHOP ALGORITHM
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Han S, 2016, Arxiv, DOI [arXiv:1510.00149, DOI 10.48550/ARXIV.1510.00149]
   Hauck S., 2010, Reconfigurable computing: the theory and practice computation
   Kahng A. B, 2020, VLSI CAD BOOKSHELF
   Liu N., 2013, PROCEEDING 2015 IEEE, P252
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Park J, 2016, INT CONF ACOUST SPEE, P1011, DOI 10.1109/ICASSP.2016.7471828
   Purgato A, 2016, IEEE SYM PARA DISTR, P189, DOI 10.1109/IPDPSW.2016.176
   Rabozzi M, 2015, ANN IEEE SYM FIELD P, P252, DOI 10.1109/FCCM.2015.16
   Wang C, 2017, Arxiv, DOI arXiv:1712.04771
   Wei X, 2019, P ACMSIGDA INT S
   Xilinx, 2018, Vivado Design Suite
   Xu X, 2017, P GREAT LAKES S VLSI
   Yuh PH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P300, DOI 10.1109/ICCAD.2004.1382590
   Zhang X, 2019, P INT C COMPUTER AID
NR 28
TC 2
Z9 2
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 7
DI 10.1145/3534968
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400007
DA 2024-07-18
ER

PT J
AU Sha, ZB
   Li, J
   Cai, ZG
   Huang, M
   Liao, JW
   Trahay, F
AF Sha, Zhibing
   Li, Jun
   Cai, Zhigang
   Huang, Min
   Liao, Jianwei
   Trahay, Francois
TI Degraded Mode-benefited I/O Scheduling to Ensure I/O Responsiveness in
   RAID-enabled SSDs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE SSDs; RAID-5; degraded mode; long-tail latency; modeling; reliability
AB RAID-enabled SSDs commonly have unbalanced I/O workloads on their components (e.g., SSD channels), as the data/parity chunks in the same stripe may have varied access frequency, which greatly impacts I/O responsiveness. This article proposes a I/O scheduling scheme by resorting to the degraded read mode and the read-modify-write mode to reduce the long-tail latency of I/O requests in RAID-enabled SSDs. The basic idea is to avoid scheduling read or update requests to the heavily congested but targeted RAID components. Such requests are satisfied by accessing other relevant RAID components by certain XOR computations (we call the degraded modes). Specially, we build a queuing overhead assessment model on the top of factors of data redundancy and the current blocked I/O traffics on SSD channels to precisely dispatch incoming I/O requests to be fulfilled with the degraded mode or not. The trace-driven experiments illustrate that the proposed scheme can reduce the long-tail latency of read requests by 23.1% on average at the 99.99th percentile, in contrast to state-of-the-art scheduling methods.
C1 [Sha, Zhibing; Li, Jun; Cai, Zhigang; Huang, Min; Liao, Jianwei] Southwest Univ China, Chongqing 400715, Peoples R China.
   [Trahay, Francois] Telecom SudParis, F-91011 Evry, France.
C3 IMT - Institut Mines-Telecom; Institut Polytechnique de Paris; Telecom
   SudParis
RP Liao, JW (corresponding author), Southwest Univ China, Chongqing 400715, Peoples R China.
EM shazb171318515@163.com; lijun19991111@126.com; czg@swu.edu.cn;
   hmin@swu.edu.cn; liaojianwei@il.is.s.u-tokyo.ac.jp;
   francois.trahay@telecom-sudparis.eu
RI Li, Jun/AHE-0453-2022; Liao, Jianwei/C-5339-2016
OI Li, Jun/0000-0001-5235-6496; Liao, Jianwei/0000-0001-6149-6650; Zhigang,
   Cai/0000-0002-8406-8461; sha, zhibing/0000-0001-7242-6287
FU National Natural Science Foundation of China [61872299, 62032019];
   Chongqing Talent (Youth) [CQYC202005094]; Opening Project of State Key
   Laboratory for Novel Software Technology [KFKT2021B06]
FX This work was partially supported by "National Natural Science
   Foundation of China (No. 61872299, No. 62032019)," "Chongqing Talent
   (Youth) (No. CQYC202005094)," and "the Opening Project of State Key
   Laboratory for Novel Software Technology (No. KFKT2021B06)."
CR [Anonymous], 2012, Google: Taming The Long Latency Tail - When More Machines Equals Worse Results
   [Anonymous], 2020, SILICON MOTION LAUNC
   Aritome S, 2016, IEEE PRESS SER MICRO, P1
   Balakrishnan M, 2010, ACM T STORAGE, V6, DOI 10.1145/1807060.1807061
   Chan HHW, 2018, IEEE T PARALL DISTR, V29, P2241, DOI 10.1109/TPDS.2018.2818171
   Chen YC, 2021, DES AUT CON, P595, DOI 10.1109/DAC18074.2021.9586218
   Cui JH, 2021, IEEE T COMPUT AID D, V40, P52, DOI 10.1109/TCAD.2020.2990896
   DeCandia Giuseppe, 2007, Operating Systems Review, V41, P205, DOI 10.1145/1323293.1294281
   Grupp L. M., 2012, FAST 12 P 10 USENIX
   Hu Y, 2013, IEEE T COMPUT, V62, P1141, DOI 10.1109/TC.2012.60
   iotta.snia, MICROSOFT PRODUCTION
   iotta.snia, MSRC TRACES
   Jinhua Cui, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P95, DOI 10.1145/3386263.3406921
   Kang Y., 2020, IEEE T COMPUT
   Kim BS, 2019, PROCEEDINGS OF THE 17TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P281
   Kim J, 2016, IEEE T COMPUT, V65, P1116, DOI 10.1109/TC.2014.2375179
   Lee C, 2017, SYSTOR'17: PROCEEDINGS OF THE 10TH ACM INTERNATIONAL SYSTEMS AND STORAGE CONFERENCE, DOI 10.1145/3078468.3078479
   Lee W., 2019, IEEE T COMPUT AID IN
   Li J, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3410332
   Li J, 2020, IEEE T COMPUT AID D, V39, P3956, DOI 10.1109/TCAD.2020.3012252
   Liang J., 2018, IEICE ELECT EXPR, V15, P1
   Liu CY, 2021, INT S HIGH PERF COMP, P426, DOI 10.1109/HPCA51647.2021.00043
   Luo Y., 2018, P ACMON MEASUREMENT
   Misra PA, 2019, PROCEEDINGS OF THE FOURTEENTH EUROSYS CONFERENCE 2019 (EUROSYS '19), DOI 10.1145/3302424.3303973
   Pan W, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3209625
   Schroeder B, 2017, P IEEE, V105, P1751, DOI 10.1109/JPROC.2017.2735969
   Shi XH, 2020, ACM T ARCHIT CODE OP, V17, DOI 10.1145/3377705
   Song WN, 2019, IEEE T COMPUT, V68, P498, DOI 10.1109/TC.2018.2879103
   Tai A, 2021, PROCEEDINGS OF THE 15TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '21), P129
   Wang S., 2019, P 56 ANN DESIGN AUTO, P1
   Wang Y, 2014, IEEE S MASS STOR SYS
   Woo J, 2021, PROCEEDINGS OF THE 19TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '21), P403
   Wu SZ, 2020, IEEE T COMPUT AID D, V39, P4587, DOI 10.1109/TCAD.2020.2974346
   Wu SZ, 2018, INT PARALL DISTRIB P, P296, DOI 10.1109/IPDPS.2018.00039
   Xu E, 2019, PROCEEDINGS OF THE 2019 USENIX ANNUAL TECHNICAL CONFERENCE, P961
   Yan SQ, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P15
   Zuolo L., 2018, INSIDE SOLID STATE D, P181
NR 37
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 64
DI 10.1145/3522755
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Handique, M
   Deka, JK
   Biswas, S
AF Handique, Mousum
   Deka, Jantindra Kumar
   Biswas, Santosh
TI Fault Localization Scheme for Missing Gate Faults in Reversible Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Complete test set; single missing gate fault; multiple missing gate
   fault; fault analysis table; fault localization tree
ID TEST SET; LOGIC; GENERATION; DIAGNOSIS
AB This article introduces a fault localization method to extract the exact location of single and multiple missing gate faults in reversible k-CNOT -based circuits. The primary target of the proposed method is to obtain the complete test set for localizing faults in k-CNOT circuits. We propose a fault localization algorithm to construct a fault localization tree that can be used to find equivalent and non-equivalent faults. For the non-equivalent faults, the test sequences can be obtained from the fault localization tree that uniquely localizes the non-equivalent faults. Finally, this article presents the experimental results and comparative analysis with existing works.
C1 [Handique, Mousum] Assam Univ, TSSOT, Dept Comp Sci & Engn, Silchar 788011, Assam, India.
   [Deka, Jantindra Kumar] Indian Inst Technol Guwahati IITG, Dept Comp Sci & Engn, IITG Border Rd, Gauhati 781039, Assam, India.
   [Biswas, Santosh] Indian Inst Technol Bhilai HT Bhilai, Dept Elect Engn & Comp Sci, GEC Campus, Raipur 492015, Chhattisgarh, India.
C3 Assam University; Indian Institute of Technology System (IIT System);
   Indian Institute of Technology (IIT) - Guwahati; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT)
   Bhilai
RP Handique, M (corresponding author), Assam Univ, TSSOT, Dept Comp Sci & Engn, Silchar 788011, Assam, India.
EM mousum.smit@gmail.com; jatin@iitg.ac.in; santosh@iitbhilai.ac.in
RI Handique, Mousum/ADW-8787-2022
OI biswas, santosh/0000-0003-3020-4154
CR Alhagi N, 2010, INT SYM MVL, P39, DOI 10.1109/ISMVL.2010.16
   [Anonymous], 2005, P 7 INT S REPR METH
   [Anonymous], 2011, Quantum Computation and Quantum Information: 10th Anniversary Edition
   BENNETT CH, 1973, IBM J RES DEV, V17, P525, DOI 10.1147/rd.176.0525
   Bubna M, 2007, TENCON IEEE REGION, P567
   FEYNMAN RP, 1986, FOUND PHYS, V16, P507, DOI 10.1007/BF01886518
   FREDKIN E, 1982, INT J THEOR PHYS, V21, P219, DOI 10.1007/BF01857727
   Gardas B, 2018, SCI REP-UK, V8, DOI 10.1038/s41598-018-22763-2
   Gaur HM, 2018, IEEE DES TEST, V35, P56, DOI 10.1109/MDAT.2017.2771202
   Handique M, 2020, J ELECTRON TEST, V36, P105, DOI 10.1007/s10836-020-05855-8
   Hayes JP, 2004, ASIAN TEST SYMPOSIUM, P100, DOI 10.1109/ATS.2004.84
   JavadiAbhari A., 2014, Proceedings of the 11th ACM Conference on Computing Frontiers, page, P1, DOI DOI 10.1145/2597917
   Jung Jean Christoph, 2010, P 20 S GREAT LAK S V, P465
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   Loss D, 1998, PHYS REV A, V57, P120, DOI 10.1103/PhysRevA.57.120
   Maslov D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278355
   Mondal, 2017, 2017 7 INT S EMBEDDE, P1
   Mondal B, 2022, IETE J RES, V68, P3607, DOI 10.1080/03772063.2020.1772127
   Mondal B, 2016, 2016 SIXTH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2016), P96, DOI 10.1109/ISED.2016.7977062
   Mondal B, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), P709, DOI 10.1109/HPCC.2014.125
   Mondal B, 2014, COMPUT ELECTR ENG, V40, P2259, DOI 10.1016/j.compeleceng.2014.08.003
   Nagamani AN, 2016, J ELECTRON TEST, V32, P175, DOI 10.1007/s10836-016-5574-4
   Nayeem NM, 2011, 2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), P85, DOI 10.1109/PACRIM.2011.6032872
   Oumarou O, 2020, IEEE COMP SOC ANN, P126, DOI 10.1109/ISVLSI49217.2020.00032
   Patel KN, 2004, IEEE T COMPUT AID D, V23, P1220, DOI 10.1109/TCAD.2004.831576
   PERES A, 1985, PHYS REV A, V32, P3266, DOI 10.1103/PhysRevA.32.3266
   Polian I., 2010, Proceedings of the IEEE East-West Design & Test Symposium (EWDTS 2010), P376, DOI 10.1109/EWDTS.2010.5742135
   Polian I, 2005, ASIAN TEST SYMPOSIUM, P422, DOI 10.1109/ATS.2005.9
   Rahaman H, 2011, COMPUT ELECTR ENG, V37, P475, DOI 10.1016/j.compeleceng.2011.05.005
   Rahaman H, 2007, ASIAN TEST SYMPOSIUM, P125, DOI 10.1109/ATS.2007.91
   Ramasamy K., 2004, IEEE AS TEST S
   Rice JE, 2013, IEEE PAC RIM CONF CO, P125, DOI 10.1109/PACRIM.2013.6625461
   Saeedi M, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2431211.2431220
   Sangeetha P., 2020, 2020 7th International Conference on Computing for Sustainable Global Development (INDIACom), P162, DOI 10.23919/INDIACom49435.2020.9083684
   Sarkar M, 2017, NAT COMPUT, V16, P463, DOI 10.1007/s11047-016-9553-6
   Taraphdar C, 2010, OPT LASER TECHNOL, V42, P249, DOI 10.1016/j.optlastec.2009.06.017
   Toffoli T., 1980, Automata, Languages and Programming, Seventh Colloquium, P632
   Vasudevan DP, 2006, IEEE T INSTRUM MEAS, V55, P406, DOI 10.1109/TIM.2006.870319
   Weber JR, 2010, P NATL ACAD SCI USA, V107, P8513, DOI 10.1073/pnas.1003052107
   Wille R, 2011, IEEE COMP SOC ANN, P120, DOI 10.1109/ISVLSI.2011.77
   Wille R, 2008, INT SYM MVL, P220, DOI 10.1109/ISMVL.2008.43
   Wille R, 2009, DES AUT TEST EUROPE, P1284
   Zamani M, 2011, INT SYM DEFEC FAU TO, P435, DOI 10.1109/DFT.2011.56
   Zamani M, 2011, PROC EUR TEST SYMP, P69, DOI 10.1109/ETS.2011.19
   Zhang HY, 2011, ASIAN TEST SYMPOSIUM, P207, DOI 10.1109/ATS.2011.29
   Zhong J, 2006, IEEE C EVOL COMPUTAT, P2407
NR 46
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 39
DI 10.1145/3503539
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900011
DA 2024-07-18
ER

PT J
AU Elangovan, R
   Jain, S
   Raghunathan, A
AF Elangovan, Reena
   Jain, Shubham
   Raghunathan, Anand
TI Ax-BxP: Approximate Blocked Computation for Precision-reconfigurable
   Deep Neural Network Acceleration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; precision-reconfigurable DNN acceleration
ID DESIGN; MULTIPLIERS; QUANTIZATION; ENERGY; POWER
AB Precision scaling has emerged as a popular technique to optimize the compute and storage requirements of Deep Neural Networks (DNNs). Efforts toward creating ultra-low-precision (sub-8-bit) DNNs for efficient inference suggest that the minimum precision required to achieve a given network-level accuracy varies considerably across networks, and even across layers within a network. This translates to a need to support variable precision computation in DNN hardware. Previous proposals for precision-reconfigurable hardware, such as bit-serial architectures, incur high overheads, significantly diminishing the benefits of lower precision. We propose Ax-BxP, a method for approximate blocked computation wherein each multiply-accumulate operation is performed block-wise (a block is a group of bits), facilitating re-configurability at the granularity of blocks. Further, approximations are introduced by only performing a subset of the required block-wise computations to realize precision re-configurabilitywith high efficiency. We design a DNN accelerator that embodies approximate blocked computation and propose a method to determine a suitable approximation configuration for any given DNN. For the AlexNet, ResNet50, and MobileNetV2 DNNs, Ax-BxP achieves 1.1x-1.74x and 1.02x-2x improvement in system energy and performance, respectively, over an 8-bit fixed-point (FxP8) baseline, with minimal loss (<1% on average) in classification accuracy. Further, by varying the approximation configurations at a finer granularity across layers and data-structures within a DNN, we achieve 1.12x-2.23x and 1.14x-2.34x improvement in system energy and performance, respectively.
C1 [Elangovan, Reena; Raghunathan, Anand] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Jain, Shubham] IBM TJ Watson Res Ctr, Yorktown Hts, NY USA.
C3 Purdue University System; Purdue University; International Business
   Machines (IBM)
RP Elangovan, R (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM elangovr@purdue.edu; shubham.jain35@ibm.com; raghunathan@purdue.edu
RI Jain, Shubham/U-9721-2019; Raghunathan, Anand/HLQ-2491-2023
OI Jain, Shubham/0000-0002-2291-7712; Raghunathan,
   Anand/0000-0002-4624-564X; Elangovan, Reena/0000-0001-9646-5088
FU C-BRIC - DARPA
FX This work was supported by C-BRIC, one of six centers in JUMP, a
   Semiconductor Research Corporation (SRC) program, sponsored by DARPA.
CR Amodei Dario, 2020, ARXIV200514165
   [Anonymous], 2017, CoRR
   Camusy V, 2019, IEEE J EM SEL TOP C, V9, P697, DOI 10.1109/JETCAS.2019.2950386
   Chen JX, 2016, COMPUT SCI ENG, V18, P4, DOI 10.1109/MCSE.2016.74
   Chippa VK, 2013, CONF REC ASILOMAR C, P111, DOI 10.1109/ACSSC.2013.6810241
   Choi Jungwook, 2018, PACT PARAMETERIZED C
   Gupta V., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P409, DOI 10.1109/ISLPED.2011.5993675
   Han SY, 2016, IEEE ICC, DOI 10.1109/ICC.2016.7511104
   Hartley R. I., 1995, DIGIT SERIAL COMPUTA, DOI [10.1007/978- 1-4615-2327-7, DOI 10.1007/978-1-4615-2327-7]
   Hashemi S, 2017, DES AUT TEST EUROPE, P1474, DOI 10.23919/DATE.2017.7927224
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   Hubara I, 2018, J MACH LEARN RES, V18
   Jain S., 2019, P 2019 IEEE STUD C E, P1, DOI DOI 10.1109/SCES46477.2019.8977211
   Jain S, 2018, DES AUT CON, DOI 10.1145/3195970.3196012
   Jou JM, 1999, IEEE T CIRCUITS-II, V46, P836, DOI 10.1109/82.769795
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Judd P, 2016, INT SYMP MICROARCH
   Kidambi SS, 1996, IEEE T CIRCUITS-II, V43, P90, DOI 10.1109/82.486455
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Kyaw K Y, 2010, IEEE INT C EL DEV SO, DOI 10.1109/EDSSC.2010.5713751
   [李凡杰 Li Fanjie], 2016, [低温工程, Cryogenics], P1
   Lin CH, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P33, DOI 10.1109/ICCD.2013.6657022
   Liu Y, 2010, IEEE T VLSI SYST, V18, P517, DOI 10.1109/TVLSI.2009.2012863
   Lotric U, 2012, NEUROCOMPUTING, V96, P57, DOI 10.1016/j.neucom.2011.09.039
   Muralimanohar Naveen, 2009, Technical report, V27, P28
   Narayanamoorthy S, 2015, IEEE T VLSI SYST, V23, P1180, DOI 10.1109/TVLSI.2014.2333366
   Park J, 2000, INT CONF ACOUST SPEE, P460, DOI 10.1109/ICASSP.2000.862012
   Qiqieh I, 2017, DES AUT TEST EUROPE, P7, DOI 10.23919/DATE.2017.7926950
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Samajdar Ananda, 2019, ARXIV181102883
   Sarwar SS, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3097264
   Schulte M. J., 1993, VLSI Signal Processing, VI (Cat. No.93TH0533-0), P388, DOI 10.1109/VLSISP.1993.404467
   Sharify S, 2018, DES AUT CON, DOI 10.1145/3195970.3196072
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tan MX, 2019, PR MACH LEARN RES, V97
   Tong JYF, 2000, IEEE T VLSI SYST, V8, P273, DOI 10.1109/92.845894
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Vasicek Z, 2015, IEEE T EVOLUT COMPUT, V19, P432, DOI 10.1109/TEVC.2014.2336175
   Venkataramani S, 2016, ASIA S PACIF DES AUT, P308, DOI 10.1109/ASPDAC.2016.7428029
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Venkataramani S, 2012, DES AUT CON, P796
   Venkatesan R, 2011, ICCAD-IEEE ACM INT, P667, DOI 10.1109/ICCAD.2011.6105401
   Verma AK, 2008, DES AUT TEST EUROPE, P1092
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Zervakis G, 2016, IEEE T VLSI SYST, V24, P3105, DOI 10.1109/TVLSI.2016.2535398
   Zhou SC, 2017, J COMPUT SCI TECH-CH, V32, P667, DOI 10.1007/s11390-017-1750-y
   Zhou Shuchang, 2016, ARXIV160606160
   Zhu N, 2010, IEEE T VLSI SYST, V18, P1225, DOI 10.1109/TVLSI.2009.2020591
NR 49
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 28
DI 10.1145/3492733
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400009
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Li, X
   Shahsavani, SN
   Zhou, X
   Pedram, M
   Beerel, PA
AF Li, Xi
   Shahsavani, Soheil Nazar
   Zhou, Xuan
   Pedram, Massoud
   Beerel, Peter A.
TI A Variation-aware Hold Time Fixing Methodology for Single Flux Quantum
   Logic Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Single-flux quantum (SFQ); common path pessimism removal (CPPR); clock
   tree synthesis; legalization; placement; timing uncertainty; hold time;
   Gaussian distribution; Monte Carlo simulation
AB Single flux quantum (SFQ) logic is a promising technology to replace complementary metal-oxide-semiconductor logic for future exa-scale supercomputing but requires the development of reliable FDA tools that are tailored to the unique characteristics of SFQ circuits, including the need for active splitters to support fanout and clocked logic gates. This article is the first work to present a physical design methodology for inserting hold buffers in SFQ circuits. Our approach is variation-aware, uses common path pessimism removal and incremental placement to minimize the overhead of timing fixes, and can trade off layout area and timing yield. Compared to a previously proposed approach using fixed hold time margins, Monte Carlo simulations show that, averaging across 10 ISCAS'85 benchmark circuits, our proposed method can reduce the number of inserted hold buffers by 8.4% with a 6.2% improvement in timing yield and by 21.9% with a 1.7% improvement in timing yield.
C1 [Li, Xi; Shahsavani, Soheil Nazar; Zhou, Xuan; Pedram, Massoud; Beerel, Peter A.] Univ Southern Calif, Ming Hsieh Dept Elect & Comp Engn, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Li, X (corresponding author), Univ Southern Calif, Ming Hsieh Dept Elect & Comp Engn, Los Angeles, CA 90089 USA.
EM xli497@usc.edusc.eduu; nazarsha@usc.edu; zhouxuan@usc.edu;
   pedram@usc.edu; pabeerel@usc.edu
OI Beerel, Peter/0000-0002-8283-0168
FU Office of the Director of National Intelligence, Intelligence Advanced
   Research Projects Activity, via the U.S. Army Research Office
   [W911NF-17-1-0120]
FX This work was supported by the Office of the Director of National
   Intelligence, Intelligence Advanced Research Projects Activity, via the
   U.S. Army Research Office Grant W911NF-17-1-0120.
CR Bender MA, 2000, LECT NOTES COMPUT SC, V1776, P88, DOI 10.1007/10719839_9
   Bryan D., 1985, P MICR CTR N CAR MCN
   Bunyk P., 2001, International Journal of High Speed Electronics and Systems, V11, P257, DOI 10.1142/S012915640100085X
   Cunningham P., 2009, CLOCK CONCURRENT OPT
   Fourie CJ, 2013, IEEE T APPL SUPERCON, V23, DOI 10.1109/TASC.2012.2228732
   Gaj K, 1997, J VLSI SIG PROC SYST, V16, P247, DOI 10.1023/A:1007903527533
   Garg V, 2014, ICCAD-IEEE ACM INT, P592, DOI 10.1109/ICCAD.2014.7001412
   Grafarend E. W., 2006, Linear and nonlinear models: Fixed effects, random effects, and mixed models
   Han I, 2016, ASIA S PACIF DES AUT, P232, DOI 10.1109/ASPDAC.2016.7428016
   Han K, 2020, IEEE T COMPUT AID D, V39, P478, DOI 10.1109/TCAD.2018.2889756
   Holmes S, 2013, IEEE T APPL SUPERCON, V23, DOI 10.1109/TASC.2013.2244634
   Huang S.-H., 2010, PROC COMPUTER COMMUN, V1, P426, DOI DOI 10.1109/3CA.2010.5533776
   Huang TW, 2014, ICCAD-IEEE ACM INT, P596, DOI 10.1109/ICCAD.2014.7001413
   Huang TW, 2014, ICCAD-IEEE ACM INT, P758, DOI 10.1109/ICCAD.2014.7001436
   Hubert K, 2008, DIGITAL INTEGRATED C
   Jackson M. A. B., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P573, DOI 10.1109/DAC.1990.114920
   Likharev KK, 1991, IEEE T APPL SUPERCON, V1, P3, DOI 10.1109/77.80745
   Müller LC, 2008, J PHYS CONF SER, V97, DOI 10.1088/1742-6596/97/1/012109
   Mukhanov OA, 2011, IEEE T APPL SUPERCON, V21, P760, DOI 10.1109/TASC.2010.2096792
   Reed DA, 2015, COMMUN ACM, V58, P56, DOI 10.1145/2699414
   Shahsavani SN, 2020, DES AUT TEST EUROPE, P278, DOI 10.23919/DATE48585.2020.9116331
   Shahsavani SN, 2019, IEEE T APPL SUPERCON, V29, DOI 10.1109/TASC.2019.2943930
   Shell Michael, 2020, ABC SYSTEM SEQUENTIA
   SHENOY NV, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P156, DOI 10.1109/ICCAD.1993.580048
   Tadros RN, 2020, IEEE T APPL SUPERCON, V30, DOI 10.1109/TASC.2019.2957196
   Tolpygo SK, 2018, IEEE T APPL SUPERCON, V28, DOI 10.1109/TASC.2018.2809442
   Vernik IV, 1999, IEEE T APPL SUPERCON, V9, P4341, DOI 10.1109/77.783986
   Wu PC, 2014, DES AUT CON
   Xiao T, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P71, DOI 10.1109/ICCD.2011.6081378
   Xiong JJ, 2007, IEEE T COMPUT AID D, V26, P619, DOI 10.1109/TCAD.2006.884403
   Zejda J, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P632, DOI 10.1109/ICCAD.2002.1167599
   Zhang Bo., 2020, IEEE T APPL SUPERCON, V30, P1
NR 32
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 47
DI 10.1145/3460289
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000007
OA Bronze
DA 2024-07-18
ER

PT J
AU Witharana, H
   Lyu, YD
   Mishra, P
AF Witharana, Hasini
   Lyu, Yangdi
   Mishra, Prabhat
TI Directed Test Generation for Activation of Security Assertions in RTL
   Models
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Assertion-based validation; directed test generation; SoC security
   validation
ID PROPERTY DECOMPOSITION; COVERAGE
AB Assertions are widely used for functional validation as well as coverage analysis for both software and hardware designs. Assertions enable runtime error detection as well as faster localization of errors. While there is a vast literature on both software and hardware assertions for monitoring functional scenarios, there is limited effort in utilizing assertions to monitor System-on-Chip (SoC) security vulnerabilities. We have identified common SoC security vulnerabilities and defined several classes of assertions to enable runtime checking of security vulnerabilities. A major challenge in assertion-based validation is how to activate the security assertions to ensure that they are valid. While existing test generation using model checking is promising, it cannot generate directed tests for large designs due to state space explosion. We propose an automated and scalable mechanism to generate directed tests using a combination of symbolic execution and concrete simulation of RTL models. Experimental results on diverse benchmarks demonstrate that the directed tests are able to activate security assertions non-vacuously.
C1 [Witharana, Hasini; Lyu, Yangdi; Mishra, Prabhat] Univ Florida, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Witharana, H (corresponding author), Univ Florida, Gainesville, FL 32611 USA.
EM witharana.hasini@ufl.edu
RI Witharana, Hasini/JPL-3041-2023; Lyu, Yangdi/KUF-2924-2024
OI Witharana, Hasini/0000-0003-0761-6169; Lyu, Yangdi/0000-0001-8322-156X;
   Mishra, Prabhat/0000-0003-3653-6221
FU National Science Foundation [CCF-1908131]; Semiconductor Research
   Corporation [2020-CT-2934]
FX This work was partially supported by the National Science Foundation
   (Grant No. CCF-1908131) and Semiconductor Research Corporation (Grant
   No. 2020-CT-2934).
CR Ahmed A, 2018, DES AUT TEST EUROPE, P1538, DOI 10.23919/DATE.2018.8342260
   Ahmed Alif, 2018, INT TEST CONF P, P1
   [Anonymous], 2010, 1152009 IEEE, P1, DOI [DOI 10.1109/IEEESTD.2010.5439063, 10.1109/IEEESTD.2010.5439063]
   [Anonymous], 2013, IEEE STANDARDS, P1, DOI DOI 10.1109/IEEESTD.2013.6509896
   Arm Ltd, 2020, ARM TRUSTZONE
   Armoni R, 2002, LECT NOTES COMPUT SC, V2280, P296
   Bauer A, 2011, LECT NOTES COMPUT SC, V6617, P13, DOI 10.1007/978-3-642-20398-5_3
   Beer I, 2001, FORM METHOD SYST DES, V18, P141, DOI 10.1023/A:1008779610539
   BENARI M, 1983, ACTA INFORM, V20, P207, DOI 10.1007/BF01257083
   Boyer R. S., 1975, SIGPLAN Notices, V10, P234, DOI 10.1145/390016.808445
   Cadar C., 2008, OSDI, V8, P209, DOI DOI 10.5555/1855741.1855756
   Chen M., 2012, System-Level Validation: High-Level Modeling and Directed Test Generation Techniques
   Chen MS, 2014, J ELECTRON TEST, V30, P287, DOI 10.1007/s10836-014-5452-x
   Chen MS, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220350
   Chen MS, 2011, IEEE T COMPUT, V60, P852, DOI 10.1109/TC.2011.49
   Chen MS, 2010, DES AUT TEST EUROPE, P490
   Chen MS, 2010, IEEE T COMPUT AID D, V29, P396, DOI 10.1109/TCAD.2010.2041846
   Cheng MH, 2011, P AMER CONTR CONF, P1
   Chipounov V, 2012, ACM T COMPUT SYST, V30, DOI 10.1145/2110356.2110358
   CHIPS Alliance, 2020, EH1 SWERV RISC V COR
   Cimatti A., 2002, P INT C COMP AID VER, P359, DOI DOI 10.1007/3-540-45657-0_29
   Dang TN, 2009, DES AUT CON, P142
   Di Guglielmo G, 2013, J SYST SOFTWARE, V86, P2013, DOI 10.1016/j.jss.2012.08.061
   Dutertre B, 2014, LECT NOTES COMPUT SC, V8559, P737, DOI 10.1007/978-3-319-08867-9_49
   Farahmandi F., 2020, System-on-Chip Security
   Farahmandi F, 2019, IEEE T COMPUT, V68, P182, DOI 10.1109/TC.2018.2868362
   Farahmandi F, 2017, PR IEEE COMP DESIGN, P193, DOI 10.1109/ICCD.2017.37
   Farahmandi F, 2017, PR IEEE COMP DESIGN, P313, DOI 10.1109/ICCD.2017.55
   Farahmandi F, 2017, ASIA S PACIF DES AUT, P591, DOI 10.1109/ASPDAC.2017.7858388
   Farahmandi F, 2016, DES AUT TEST EUROPE, P1351
   Ferro Luca, 2008, Proceedings 3rd International Design and Test Workshop (IDT 2008), P237, DOI 10.1109/IDT.2008.4802505
   Foster Harry., 2004, ASSERTION BASED DESI, Vsecond
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   Hertz S, 2013, IEEE T COMPUT AID D, V32, P952, DOI 10.1109/TCAD.2013.2241176
   Huang YW, 2018, IEEE T INF FOREN SEC, V13, P2746, DOI 10.1109/TIFS.2018.2833059
   Huang YW, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P130, DOI 10.1145/2976749.2978396
   Intel, 2019, Intel software guard extensions | intel software
   Kaelbling LP, 1996, J ARTIF INTELL RES, V4, P237, DOI 10.1613/jair.301
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Koo HM, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550995
   Koo Heon-Mo, 2006, P DES AUT TEST EUR C, V1, P1
   Korel B, 1996, PROC INT CONF SOFTW, P71, DOI 10.1109/ICSE.1996.493403
   Krolnik Adam C., 2007, CREATING ASSERTION B
   Kuznetsov V, 2012, ACM SIGPLAN NOTICES, V47, P193, DOI 10.1145/2345156.2254088
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Lyu Y., 2018, J. Hardw. Syst. Secur., V2, P33, DOI 10.1007/s41635-017-0025-y
   Lyu YD, 2020, DES AUT TEST EUROPE, P1031, DOI 10.23919/DATE48585.2020.9116461
   Lyu YD, 2020, ASIA S PACIF DES AUT, P482, DOI 10.1109/ASP-DAC47756.2020.9045449
   Lyu YD, 2019, DES AUT TEST EUROPE, P354, DOI [10.23919/date.2019.8714989, 10.23919/DATE.2019.8714989]
   Lyu YD, 2019, DES AUT TEST EUROPE, P408, DOI [10.23919/date.2019.8715179, 10.23919/DATE.2019.8715179]
   Lyu YD, 2019, IEEE T COMPUT AID D, V38, P163, DOI 10.1109/TCAD.2018.2801239
   Lyu Yangdi, 2020, ASPDAC
   Mishra P, 2005, DES AUT TEST EUROPE, P678, DOI 10.1109/DATE.2005.162
   Mishra P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P182, DOI 10.1109/DATE.2004.1268846
   Mishra P., 2008, ACM Transactions on Design Automation of Electronic Systems (TODAES), V13, P1
   Mishra P., 2017, Hardware IP security and trust, DOI 10.1007/978-3-319-49025-0
   Mishra P, 2009, I CONF VLSI DESIGN, P65, DOI 10.1109/VLSI.Design.2009.72
   Mishra Prabhat, 2019, Post-Silicon Validation and Debug
   Mishra Prabhat, 2020, ARXIVEESSSY200106719
   Mishra Prabhat, 2020, IEEE T COMPUT
   Mishra Prabhat, 2020, IEEE T COMPUT AIDED
   Monemi A, 2017, MICROPROCESS MICROSY, V54, P60, DOI 10.1016/j.micpro.2017.08.007
   Mukherjee R, 2015, IEEE COMP SOC ANN, P7, DOI 10.1109/ISVLSI.2015.107
   Naehrig M., 2017, FRODOKEM
   Oddos Y, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P75
   OpenRISC, 2020, MOR1KX
   Pal B, 2008, IEEE T COMPUT AID D, V27, P967, DOI 10.1109/TCAD.2008.917975
   Pan ZX, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415710
   Pan Zhixin, 2021, P AS S PAC DES AUT C
   Peled Doron A., 1999, THEMIT PRESS
   Proch S, 2016, I CONF VLSI DESIGN, P589, DOI 10.1109/VLSID.2016.105
   Qin XK, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209297
   Qin XK, 2012, DES AUT TEST EUROPE, P3
   Qin XK, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P351, DOI 10.1109/VLSI.Design.2010.47
   Ray S, 2018, P IEEE, V106, P21, DOI 10.1109/JPROC.2017.2714641
   Rogin F, 2008, DES AUT TEST EUROPE, P1394
   Sen K, 2006, LECT NOTES COMPUT SC, V4144, P419
   Tabakov D., 2008, FMCAD 08 PROC INT C, P1
   Tong JG, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534397
   Turpin Mike, 2006, P DES VERT C EXH DVC
   Wang CG, 2018, ASIA S PACIF DES AUT, P84, DOI 10.1109/ASPDAC.2018.8297287
   Williams S., 2020, ICARUS VERILOG
NR 82
TC 10
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 26
DI 10.1145/3441297
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500002
DA 2024-07-18
ER

PT J
AU Poddar, S
   Banerjee, T
   Wille, R
   Bhattacharya, BB
AF Poddar, Sudip
   Banerjee, Tapalina
   Wille, Robert
   Bhattacharya, Bhargab B.
TI Robust Multi-Target Sample Preparation on MEDA Biochips Obviating Waste
   Production
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microfluidic biochip; sample preparation; bioassay; error-correcting;
   cyberphysical system; robust; roll-back and roll-forward error-recovery
ID ON-A-CHIP; ERROR RECOVERY; BIOCHEMICAL SAMPLES; DILUTION; ARRAY;
   REACTANT; AWARE
AB Digital microfluidic biochips have fueled a paradigm shift in implementing bench-top laboratory experiments on a single tiny chip, thus replacing costly and bulky equipment. However, because of imprecise fluidic functions, several volumetric split errors may occur during the execution of bioassays. Earlier approaches to error-correcting sample preparation addressed this problem by using a cyberphysical system yielding several drawbacks such as increased sample preparation cost and time, and uncertainty in assay completion time. In addition, error correction for only a single-target sample has been considered so far, although many assays require the production of multi-target samples. In this work, we present an error-free dilution technique that guarantees the correctness of the resulting concentration factor of a sample without performing any additional roll-back or roll-forward action. To the best of our knowledge, we are the first to present a solution strategy for tackling dispensing errors during sample preparation. We use micro-electrode-dot-array biochips that offer the advantages of manipulating fractional volumes of droplets (aliquots) for navigation, as well as mix-split operations. Instead of performing traditional mix-and-split steps with integral-volume droplets, we execute only an aliquoting-and-mix sequence using differential-size aliquots. Thus, all split operations, which are the main source of errors in conventional digital microfluidic biochips, are completely eliminated, and hence neither sensing nor any correcting action is needed, and further, no management of intermediate waste droplets is needed. Additionally, the procedure can be fully parallelized for accurately producing multiple dilutions of a sample. Experimental results corroborate the superiority of the proposed method in terms of error management, as well as sample preparation cost and time.
C1 [Poddar, Sudip; Wille, Robert] Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria.
   [Banerjee, Tapalina] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, W Bengal, India.
   [Banerjee, Tapalina] Univ Calcutta, Dept Comp Sci & Engn, Kolkata 700073, W Bengal, India.
   [Bhattacharya, Bhargab B.] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Johannes Kepler University Linz; Indian Statistical Institute; Indian
   Statistical Institute Kolkata; University of Calcutta; Indian Institute
   of Technology System (IIT System); Indian Institute of Technology (IIT)
   - Kharagpur
RP Poddar, S (corresponding author), Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria.
EM sudip.poddar@jku.at; tapalinabanerjee1@gmail.com; robert.wille@jku.at;
   bhargab.bhatta@gmail.com
RI Poddar, Sudip/GXA-3105-2022
OI Poddar, Sudip/0000-0002-6643-6937
FU CSIR RA, Government of India; CSIR Fellowship, Government of India
FX The work of S. Poddar was supported in part by CSIR RA, Government of
   India. and T. Banerjee was supported by CSIR Fellowship, Government of
   India.
CR Alistar M., 2010, Proceedings of the Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS, P350
   Alistar M, 2012, 2012 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), P53
   [Anonymous], 2017, BIOPROTOCOL
   [Anonymous], 2016, ADV MAT SCI ENG, DOI DOI 10.1016/JT0X.2016.05.016
   Elfar M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126538
   Fair RB, 2007, MICROFLUID NANOFLUID, V3, P245, DOI 10.1007/s10404-007-0161-8
   Gascoyne PRC, 2004, P IEEE, V92, P22, DOI 10.1109/JPROC.2003.820535
   Hassan U, 2015, TECHNOLOGY, V3, P201, DOI 10.1142/S2339547815500090
   Herold K.E., 2009, Lab on a Chip Technology, Volume 1: Fabrication and Microfluidics, V1
   Hsieh YL, 2014, IEEE T COMPUT AID D, V33, P183, DOI 10.1109/TCAD.2013.2284010
   Hsieh YL, 2012, IEEE T COMPUT AID D, V31, P1656, DOI 10.1109/TCAD.2012.2202396
   Huang JD, 2013, IEEE T COMPUT AID D, V32, P1484, DOI 10.1109/TCAD.2013.2263035
   Huang JD, 2012, ICCAD-IEEE ACM INT, P377
   IBM, ILOG CPLEX OPT
   Ibrahim M, 2019, DES AUT TEST EUROPE, P1519, DOI [10.23919/DATE.2019.8715282, 10.23919/date.2019.8715282]
   INGRAM GIC, 1962, IMMUNOLOGY, V5, P504
   Jin CD, 2014, J NANOMATER, V2014, DOI 10.1155/2014/687350
   Jin SH, 2015, LAB CHIP, V15, P3677, DOI 10.1039/c5lc00651a
   Keszocze O, 2018, I CONF VLSI DESIGN, P121, DOI 10.1109/VLSID.2018.48
   Keszocze O, 2017, ASIA S PACIF DES AUT, P708, DOI 10.1109/ASPDAC.2017.7858407
   Lai KYT, 2015, J SIGNAL PROCESS SYS, V78, P85, DOI 10.1007/s11265-014-0939-3
   Lee K, 2009, LAB CHIP, V9, P709, DOI 10.1039/b813582g
   Li ZP, 2018, IEEE T COMPUT AID D, V37, P968, DOI 10.1109/TCAD.2017.2740299
   Li ZP, 2018, IEEE T COMPUT AID D, V37, P601, DOI 10.1109/TCAD.2017.2729347
   Li ZP, 2017, IEEE T BIOMED CIRC S, V11, P1380, DOI 10.1109/TBCAS.2017.2742548
   Li ZP, 2017, IEEE T BIOMED CIRC S, V11, P612, DOI 10.1109/TBCAS.2017.2653808
   Liang TC, 2020, IEEE T COMPUT AID D, V39, P2682, DOI 10.1109/TCAD.2019.2942002
   Liang TC, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P468, DOI 10.1145/3287624.3287708
   Liu CH, 2013, ICCAD-IEEE ACM INT, P615, DOI 10.1109/ICCAD.2013.6691180
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P1839, DOI 10.1109/TCAD.2013.2277980
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Mitra D., 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P332, DOI 10.1109/ATS.2012.56
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Mitra D, 2011, J ELECTRON TEST, V27, P657, DOI 10.1007/s10836-011-5239-2
   Poddar S, 2019, IEEE T COMPUT AID D, V38, P1886, DOI 10.1109/TCAD.2018.2864263
   Poddar S, 2019, IEEE T COMPUT AID D, V38, P253, DOI 10.1109/TCAD.2018.2808234
   Poddar S, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2898999
   Ren H, 2003, BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, P619
   Roy S, 2011, DES AUT TEST EUROPE, P1059
   Roy S, 2014, IET COMPUT DIGIT TEC, V8, P163, DOI 10.1049/iet-cdt.2013.0060
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Srinivasan V, 2004, ANAL CHIM ACTA, V507, P145, DOI 10.1016/j.aca.2003.12.030
   Srinivasan V, 2003, PROC IEEE MICR ELECT, P327
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Walker GM, 2007, LAB CHIP, V7, P226, DOI 10.1039/b608990a
   Walker SW, 2006, J MICROELECTROMECH S, V15, P986, DOI 10.1109/JMEMS.2006.878876
   Wang G, 2011, IET NANOBIOTECHNOL, V5, P152, DOI 10.1049/iet-nbt.2011.0018
   Wang G. C.-J., 2014, US Patent, Patent No. [8,834,695, 8834695]
   Wang G, 2014, IET NANOBIOTECHNOL, V8, P163, DOI 10.1049/iet-nbt.2012.0043
   Wang WJ, 2015, INT J DISTRIB SENS N, V2015, P1, DOI DOI 10.1109/IJCNN.2015.7280632
   Xu T, 2008, 2008 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE - INTELLIGENT BIOMEDICAL SYSTEMS (BIOCAS), P301, DOI 10.1109/BIOCAS.2008.4696934
   Zhao Y., 2012, Design and testing of digital microfluidic biochips
   Zhao Y, 2010, ACM J EMERG TECH COM, V6, DOI 10.1145/1777401.1777404
   Zhong ZW, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P474, DOI 10.1145/3287624.3287709
   Zhong ZW, 2019, IEEE T BIOMED CIRC S, V13, P292, DOI 10.1109/TBCAS.2018.2886952
   Zhong ZW, 2018, IEEE T MULTI-SCALE C, V4, P577, DOI 10.1109/TMSCS.2018.2827030
   Zipeng Li, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P146, DOI 10.1109/ISVLSI.2017.34
NR 57
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 7
DI 10.1145/3414061
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200007
DA 2024-07-18
ER

PT J
AU Liang, TC
   Shayan, M
   Chakrabarty, K
   Karri, R
AF Liang, Tung-Che
   Shayan, Mohammed
   Chakrabarty, Krishnendu
   Karri, Ramesh
TI Secure Assay Execution on MEDA Biochips to Thwart Attacks Using
   Real-Time Sensing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE MEDA biochips; computer security; biological system modeling; sensors;
   microfluidics
ID ISOMORPHISM; OPERATIONS
AB Digital microfluidic biochips (DMFBs) have emerged as a promising platform for DNA sequencing, clinical chemistry, and point-of-care diagnostics. Recent research has shown that DMFBs are susceptible to various types of malicious attacks. Defenses proposed thus far only offer probabilistic guarantees of security due to the limitation of on-chip sensor resources. A micro-electrode-dot-array (MEDA) biochip is a next-generation DMFB that enables the real-time sensing of on-chip droplet locations, which are captured in the form of a droplet-location map. We propose a security mechanism that validates assay execution by reconstructing the sequencing graph (i.e., the assay specification) from the droplet-location maps and comparing it against the golden sequencing graph. We prove that there is a unique (one-to-one) mapping from the set of droplet-location maps (over the duration of the assay) to the set of possible sequencing graphs. Any deviation in the droplet-location maps due to an attack is detected by this countermeasure because the resulting derived sequencing graph is not isomorphic to the original sequencing graph. We highlight the strength of the security mechanism by simulating attacks on real-life bioassays. We also address the concern that the proposed mechanism may raise false alarms when some fluidic operations are executed on MEDA biochips. To avoid such false alarms, we propose an enhanced sensing technique that provides fine-grained sensing for the security mechanism.
C1 [Liang, Tung-Che; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Shayan, Mohammed; Karri, Ramesh] NYU, Dept Elect & Comp Engn, Brooklyn, NY 11201 USA.
C3 Duke University; New York University; New York University Tandon School
   of Engineering
RP Liang, TC (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM tl221@duke.edu; mos283@nyu.edu; krish@duke.edu; rkarri@nyu.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Karri, Ramesh/0000-0001-7989-5617; Chakrabarty,
   Krishnendu/0000-0003-4475-6435; Liang, Tung-Che/0000-0003-1444-2611
FU Army Research Office [W911NF-17-1-0320]; National Science Foundation
   [CNS-1833622]
FX This work was supported in part by the Army Research Office under grant
   number W911NF-17-1-0320 and the National Science Foundation under grant
   number CNS-1833622.
CR Ali SS, 2016, COMPUTER, V49, P36, DOI 10.1109/MC.2016.224
   Ali SS, 2016, IEEE ACM T COMPUT BI, V13, P445, DOI 10.1109/TCBB.2015.2509991
   [Anonymous], 1981, PRACTICAL GRAPH ISOM
   [Anonymous], 2017, National Diabetes Statistics Report
   [Anonymous], 1974, P 6 ANN ACM S THEORY
   [Anonymous], 1976, GRAPH THEORY APPL
   Baebies, 2016, FDA ADV APPR BAB SEE
   Choi K, 2012, ANNU REV ANAL CHEM, V5, P413, DOI 10.1146/annurev-anchem-062011-143028
   Chou WL, 2015, MICROMACHINES-BASEL, V6, P1249, DOI 10.3390/mi6091249
   Fair RB, 2007, IEEE DES TEST COMPUT, V24, P10, DOI 10.1109/MDT.2007.8
   Fan SK, 2009, LAB CHIP, V9, P1236, DOI 10.1039/b816535a
   Faulon JL, 1998, J CHEM INF COMP SCI, V38, P432, DOI 10.1021/ci9702914
   Ho Y, 2016, IEEE INT SYMP CIRC S, P2871, DOI 10.1109/ISCAS.2016.7539192
   Illumina, 2014, NEOPREP NFS LIB PREP
   Keszocze O, 2017, ASIA S PACIF DES AUT, P708, DOI 10.1109/ASPDAC.2017.7858407
   Kurita R, 2002, SENSOR ACTUAT B-CHEM, V87, P296, DOI 10.1016/S0925-4005(02)00249-6
   Lai KYT, 2015, J SIGNAL PROCESS SYS, V78, P85, DOI 10.1007/s11265-014-0939-3
   Li ZW, 2017, INT CONF MANIP MANU, P146, DOI 10.1109/3M-NANO.2017.8286263
   Li ZP, 2018, IEEE T COMPUT AID D, V37, P968, DOI 10.1109/TCAD.2017.2740299
   Li ZP, 2017, IEEE T BIOMED CIRC S, V11, P612, DOI 10.1109/TBCAS.2017.2653808
   Liang TC, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P51, DOI 10.1145/3287624.3287697
   Liang TC, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P468, DOI 10.1145/3287624.3287708
   LUKS EM, 1982, J COMPUT SYST SCI, V25, P42, DOI 10.1016/0022-0000(82)90009-5
   Pollack MG, 2002, LAB CHIP, V2, P96, DOI 10.1039/b110474h
   Quilliet C, 2001, CURR OPIN COLLOID IN, V6, P34, DOI 10.1016/S1359-0294(00)00085-6
   Read RC., 1977, J GRAPH THEOR, V1, P339, DOI DOI 10.1002/JGT.3190010410
   Samiei E, 2015, J MICROMECH MICROENG, V25, DOI 10.1088/0960-1317/25/5/055008
   Su F, 2006, DES AUT TEST EUROPE, P321
   Tang J, 2018, IEEE T COMPUT AID D, V37, P1119, DOI 10.1109/TCAD.2017.2748030
   Wang G, 2011, IET NANOBIOTECHNOL, V5, P152, DOI 10.1049/iet-nbt.2011.0018
   Xu M, 2016, BMC ANESTHESIOL, V16, DOI 10.1186/s12871-015-0163-0
   Zhong Z., 2018, TBIOCAS, V13, P292
   Zhong ZW, 2017, ICCAD-IEEE ACM INT, P615, DOI 10.1109/ICCAD.2017.8203834
NR 33
TC 8
Z9 9
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 17
DI 10.1145/3374213
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800005
OA Bronze
DA 2024-07-18
ER

PT J
AU Shi, GY
AF Shi, Guoyong
TI Automatic Stage-form Circuit Reduction for Multistage Opamp Design
   Equation Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog integrated circuit (IC); computer-aided design (CAD); design
   equation; operational amplifier (opamp); pole-zero; sizing; symbolic
   circuit analysis; symbolic model reduction
ID FREQUENCY-COMPENSATION TECHNIQUE; NESTED MILLER COMPENSATION; ANALOG IC
   DESIGN; SYMBOLIC COMPUTATION; 3-STAGE AMPLIFIER; CAPACITIVE LOAD;
   VOLTAGE BUFFER; CMOS; OPTIMIZATION; EXTRACTION
AB An automatic stage-form circuit reduction method for multistage operational amplifiers (opamps) is proposed. A tool based on this method can reduce a multistage opamp into a condensed stage-form macromodel, from which design equations can be generated automatically by another existing symbolic program. The proposed model generation method is fully symbolic; namely, it does not make reference to any numerical device values with a circuit, hence it does not require circuit biasing and sizing at an early design stage. The parameters coming with the generated models are dominant-effect approximation of the stage-related characteristics of the original circuits and thus are visually readable for design reasoning. Compensations in the original circuits are extracted automatically and reserved in the macromodel circuits. The user of this tool is only required to input the circuit stage information by identifying several key devices in the original circuits. As design equations can also be automatically generated from stage-form macromodels by a purely symbolic method, the proposed model generation method completes the path from a transistor-level opamp circuit to its characteristic design equations in a completely formal way. Examples are provided to demonstrate the effectiveness of the proposed model generation method, and numerical validation is further carried out to verify that the reduced symbolic models can successfully capture the key circuit behavior in the frequency domain for multistage opamps.
C1 [Shi, Guoyong] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Sch Elect Elect & Informat Engn, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University
RP Shi, GY (corresponding author), Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Sch Elect Elect & Informat Engn, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
EM shiguoyong@sjtu.edu.cn
FU National Natural Science Foundation of China (NSFC) [61474145, 61974087]
FX This research was supported by the National Natural Science Foundation
   of China (NSFC), under grants No. 61474145 and No. 61974087.
CR Allen P. E., 1986, Proceedings of the IEEE 1986 Custom Integrated Circuits Conference (Cat. No.86CH2258-2), P608
   Allen P. E., 1983, 1983 IEEE International Symposium on Circuits and Systems, P1286
   BRAYTON RK, 1981, P IEEE, V69, P1334, DOI 10.1109/PROC.1981.12170
   Cabrera-Bernal E, 2016, IEEE T CIRCUITS-I, V63, P1807, DOI 10.1109/TCSI.2016.2597440
   CARLEY LR, 1988, IEEE SPECTRUM, V25, P26, DOI 10.1109/6.7160
   Chong SS, 2012, IEEE J SOLID-ST CIRC, V47, P2227, DOI 10.1109/JSSC.2012.2194090
   Constantinescu F, 2004, ANALOG INTEGR CIRC S, V40, P255, DOI 10.1023/B:ALOG.0000034827.77155.bf
   Daems W, 2002, IEEE T COMPUT AID D, V21, P395, DOI 10.1109/43.992763
   Debyser G, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P308, DOI 10.1109/ICCAD.1998.742889
   DEGRAUWE MGR, 1989, IEEE J SOLID-ST CIRC, V24, P659, DOI 10.1109/4.32023
   Fan XH, 2005, IEEE J SOLID-ST CIRC, V40, P584, DOI 10.1109/JSSC.2005.843602
   GIELEN GGE, 1990, IEEE J SOLID-ST CIRC, V25, P707, DOI 10.1109/4.102664
   Grasso AD, 2007, IEEE T CIRCUITS-I, V54, P1459, DOI 10.1109/TCSI.2007.900170
   Grasso AD, 2007, IEEE T CIRCUITS-II, V54, P382, DOI 10.1109/TCSII.2007.892217
   Grasso AD, 2018, IEEE T CIRCUITS-II, V65, P1529, DOI 10.1109/TCSII.2017.2756923
   Grasso AD, 2015, IEEE T CIRCUITS-I, V62, P2476, DOI 10.1109/TCSI.2015.2476298
   Gu YJ, 2015, IEEE INT SYMP CIRC S, P1810, DOI 10.1109/ISCAS.2015.7169007
   Guerra O, 2002, ANALOG INTEGR CIRC S, V31, P131, DOI 10.1023/A:1015094011107
   Guerra O, 2002, ANALOG INTEGR CIRC S, V31, P101, DOI 10.1023/A:1015089810198
   Guo S, 2011, IEEE J SOLID-ST CIRC, V46, P452, DOI 10.1109/JSSC.2010.2092994
   HAN YK, 1990, IEEE T COMPUT AID D, V9, P113, DOI 10.1109/43.46777
   Harjani R., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P42, DOI 10.1145/37888.37894
   HARJANI R, 1989, IEEE T COMPUT AID D, V8, P1247, DOI 10.1109/43.44506
   HARVEY JP, 1992, IEEE T COMPUT AID D, V11, P1402, DOI 10.1109/43.177403
   Hennig E., 2000, SYMBOLIC APPROXIMATI
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Ho KP, 2003, IEEE J SOLID-ST CIRC, V38, P1735, DOI 10.1109/JSSC.2003.817598
   HSU JJ, 1995, IEEE INT SYMP CIRC S, P2083, DOI 10.1109/ISCAS.1995.523835
   Koza J. R., 1997, IEEE Transactions on Evolutionary Computation, V1, P109, DOI 10.1109/4235.687879
   Lee H, 2004, IEEE T CIRCUITS-I, V51, P1690, DOI 10.1109/TCSI.2004.834514
   Lee H, 2003, IEEE J SOLID-ST CIRC, V38, P1739, DOI 10.1109/JSSC.2003.817597
   Lee H, 2003, IEEE J SOLID-ST CIRC, V38, P511, DOI 10.1109/JSSC.2002.808326
   Leung KN, 2000, IEEE J SOLID-ST CIRC, V35, P221, DOI 10.1109/4.823447
   Leung KN, 2001, IEEE T CIRCUITS-I, V48, P1041, DOI 10.1109/81.948432
   Liu SB, 2019, IEEE T CIRCUITS-I, V66, P20, DOI 10.1109/TCSI.2018.2852334
   Lourenco N., 2017, Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects, DOI [10.1007/978-3-319-42037-0\_2, DOI 10.1007/978-3-319-42037-0]
   MAKRIS CA, 1995, IEEE T COMPUT AID D, V14, P239, DOI 10.1109/43.370423
   Marano D, 2016, IEEE T CIRCUITS-I, V63, P1349, DOI 10.1109/TCSI.2016.2573920
   Massier T, 2008, IEEE T COMPUT AID D, V27, P2209, DOI 10.1109/TCAD.2008.2006143
   Mita R, 2003, IEEE T CIRCUITS-II, V50, P227, DOI 10.1109/TCSII.2003.811437
   NEBEL G, 1995, IEEE J SOLID-ST CIRC, V30, P752, DOI 10.1109/4.391114
   NYE W, 1988, IEEE T COMPUT AID D, V7, P501, DOI 10.1109/43.3185
   Ochotta ES, 1996, IEEE T COMPUT AID D, V15, P273, DOI 10.1109/43.489099
   PALMISANO G, 1995, IEEE T CIRCUITS-I, V42, P178, DOI 10.1109/81.376869
   Palmisano G, 1997, IEEE T CIRCUITS-I, V44, P257, DOI 10.1109/81.557376
   Palumbo G, 2002, IEEE T CIRCUITS-I, V49, P893, DOI 10.1109/TCSI.2002.800463
   Peng XH, 2005, IEEE J SOLID-ST CIRC, V40, P1514, DOI 10.1109/JSSC.2005.847216
   Peng XH, 2004, IEEE J SOLID-ST CIRC, V39, P2074, DOI 10.1109/JSSC.2004.835811
   Peng XH, 2011, IEEE J SOLID-ST CIRC, V46, P445, DOI 10.1109/JSSC.2010.2090088
   Phelps R, 2000, IEEE T COMPUT AID D, V19, P703, DOI 10.1109/43.848091
   Schwencker R, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P323, DOI 10.1109/DATE.1999.761141
   SHEU BJ, 1988, IEEE T CIRCUITS SYST, V35, P256, DOI 10.1109/31.1735
   Shi GY, 2006, IEEE T COMPUT AID D, V25, P1257, DOI 10.1109/TCAD.2005.855887
   Shi GY, 2019, IEEE T CIRCUITS-I, V66, P369, DOI 10.1109/TCSI.2018.2859242
   Shi GY, 2018, IEEE T CIRCUITS-I, V65, P2939, DOI 10.1109/TCSI.2018.2822308
   Shi GY, 2018, INTEGRATION, V60, P117, DOI 10.1016/j.vlsi.2017.08.005
   Shi GY, 2017, IEEE T COMPUT AID D, V36, P1765, DOI 10.1109/TCAD.2017.2664065
   Shi GY, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3015782
   Shi GY, 2013, IEEE T COMPUT AID D, V32, P275, DOI 10.1109/TCAD.2012.2217963
   Shyu Jyuo-Min, 1988, IEEE International Conference on Computer-Aided Design, ICCAD-88. Digest of Technical Papers (IEEE Cat. No.88CH2657-5), P484, DOI 10.1109/ICCAD.1988.122554
   SWINGS K, 1993, ANALOG INTEGR CIRC S, V3, P197, DOI 10.1007/BF01239361
   Swings K., 1990, P IEEE CUST INT CIRC
   Thandri BK, 2003, IEEE J SOLID-ST CIRC, V38, P237, DOI 10.1109/JSSC.2002.807410
   Torralba A, 1996, IEEE T COMPUT AID D, V15, P705, DOI 10.1109/43.503939
   Van der Plas G, 2001, IEEE T COMPUT AID D, V20, P1037, DOI 10.1109/43.945301
   WAMBACQ P, 1995, IEEE J SOLID-ST CIRC, V30, P327, DOI 10.1109/4.364450
   Yan ZS, 2013, IEEE J SOLID-ST CIRC, V48, P527, DOI 10.1109/JSSC.2012.2229070
   Yu H, 2018, 2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), P247, DOI 10.1109/APCCAS.2018.8605611
   Yu HL, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17010013
   [张华 ZHANG Hua], 2011, [高分子通报, Polymer Bulletin], P1
   [No title captured]
   [No title captured]
NR 72
TC 5
Z9 5
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 2
DI 10.1145/3363499
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700002
DA 2024-07-18
ER

PT J
AU Zimmermann, T
   Mora, M
   Steinhorst, S
   Mueller-Gritschneder, D
   Jossen, A
AF Zimmermann, Thomas
   Mora, Mathias
   Steinhorst, Sebastian
   Mueller-Gritschneder, Daniel
   Jossen, Andreas
TI Analysis of Dissipative Losses in Modular Reconfigurable Energy Storage
   Systems Using SystemC TLM and SystemC-AMS
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reconfigurable energy storage system; modular energy storage system;
   systems modeling; power system simulation; heat loss; lithium-ion
   battery
ID LITHIUM-ION BATTERIES; MULTICELL BATTERY; MANAGEMENT-SYSTEM; ELECTRIC
   VEHICLES; POWER; STATE; ULTRACAPACITOR; DESIGN; ARCHITECTURE; VALIDATION
AB Battery storage systems are becoming more popular in the automotive industry as well as in stationary applications. To fulfill the requirements in terms of power and energy, the literature is increasingly discussing electrically reconfigurable interconnection topologies. However, these topologies use switching elements on the cell and module level that exhibit an electric resistance due to their design and hence generate undesirable dissipative losses. In this article, we propose a new analysis and optimization framework to examine and minimize the losses in such topologies.
   For this purpose, we develop a SystemC model to investigate static and dynamic load scenarios, e.g., from the automotive domain. Themodel uses SystemC TLM for the digital subsystem, SystemC-AMS for the mixed-signal subsystem, and host-compiled simulation for the microcontroller executing the embedded software. Here, we analyze the impact of the dissipative losses on the system efficiency that depend on the modularization level, implying the number of serial and parallel switching elements.
   Our analysis clearly shows that in reconfigurable topologies, the modularization level has a significant influence on the losses, which in our automotive example covers several orders of magnitude. For the topologies we have investigated, the highest efficiency can be reached when a parallel-only modularization is aspired and the number of serial switching elements is minimized.
   It is also shown that the losses of the state-of-the-art topology with one battery pack protection switch are almost as high as in a smart cell approach in which each energy storage cell has its own switching element. However, due to the high number of switching elements, this results in a reduction of energy density and increases the system costs, showing that this is a multi-criteria optimization problem.
C1 [Zimmermann, Thomas; Mora, Mathias; Jossen, Andreas] TUM, Inst Elect Energy Storage Technol, Arcisstr 21, D-80333 Munich, Germany.
   [Steinhorst, Sebastian] TUM, Embedded Syst & Internet Things, Arcisstr 21, D-80333 Munich, Germany.
   [Mueller-Gritschneder, Daniel] TUM, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
C3 Technical University of Munich; Technical University of Munich;
   Technical University of Munich
RP Zimmermann, T (corresponding author), TUM, Inst Elect Energy Storage Technol, Arcisstr 21, D-80333 Munich, Germany.
EM t.zimmermann@tum.de; mathias.mora@tum.de; sebastian.steinhorst@tum.de;
   daniel.mueller@tum.de; andreas.jossen@tum.de
RI Jossen, Andreas/AAI-2273-2019; Mueller-Gritschneder, Daniel/L-1674-2017;
   Zimmermann, Thomas/G-4955-2017
OI Mueller-Gritschneder, Daniel/0000-0003-0903-631X; Steinhorst,
   Sebastian/0000-0002-4096-2584; Jossen, Andreas/0000-0003-0964-1405;
   Zimmermann, Thomas/0000-0001-6316-8466
FU German Federal Ministry for Economic Affairs and Energy (BMWi)
   [03ET6060F]
FX This work contributes to the project DriveBattery2015 and has been
   funded partially by the German Federal Ministry for Economic Affairs and
   Energy (BMWi) under the contract number 03ET6060F.
CR Alahmad M, 2008, J POWER SOURCES, V177, P566, DOI 10.1016/j.jpowsour.2007.11.053
   [Anonymous], 2010, PROC 1 ACM IEEE INT
   [Anonymous], 2013, 2013 IEEE TRANSP EL
   [Anonymous], 2008, VEH POW PROP C 2008, DOI DOI 10.1109/VPPC.2008.4685980
   [Anonymous], 2008, P SOL COAST DIS TURT
   Barillas JK, 2015, APPL ENERG, V155, P455, DOI 10.1016/j.apenergy.2015.05.102
   Baronti F, 2012, PROC IEEE INT SYMP, P1330, DOI 10.1109/ISIE.2012.6237283
   Barron J.T., 2015, P IEEE INT S BROADB, P1, DOI DOI 10.1109/EVER.2015.7112983
   Berecibar M, 2016, RENEW SUST ENERG REV, V56, P572, DOI 10.1016/j.rser.2015.11.042
   Brandhorst HW, 2001, SIXTEENTH ANNUAL BATTERY CONFERENCE ON APPLICATIONS AND ADVANCES, P153, DOI 10.1109/BCAA.2001.905115
   Bringmann O, 2015, DES AUT TEST EUROPE, P1698
   Campestrini C, 2016, J ENERGY STORAGE, V8, P142, DOI 10.1016/j.est.2016.10.004
   Catherino HA, 2006, J POWER SOURCES, V162, P965, DOI 10.1016/j.jpowsour.2005.07.012
   Chen M, 2006, IEEE T ENERGY CONVER, V21, P504, DOI 10.1109/TEC.2006.874229
   Chen Z, 2000, 35TH INTERSOCIETY ENERGY CONVERSION ENGINEERING CONFERENCE & EXHIBIT (IECEC), VOLS 1 AND 2, TECHNICAL PAPERS, P752, DOI 10.1109/IECEC.2000.870870
   Ci S, 2007, GLOB TELECOMM CONF, P1043
   Ci S, 2012, APPL POWER ELECT CO, P439, DOI 10.1109/APEC.2012.6165857
   DiNatale M, 2012, UNDERSTANDING AND USING THE CONTROLLER AREA NETWORK COMMUNICATION PROTOCOL: THEORY AND PRACTICE, P1, DOI 10.1007/978-1-4614-0314-2
   Dougal RA, 2002, IEEE T COMPON PACK T, V25, P120, DOI 10.1109/6144.991184
   Einwich K, 2011, IEEE INT SYMP DESIGN, P6, DOI 10.1109/DDECS.2011.5783036
   Farmann A, 2016, J POWER SOURCES, V329, P123, DOI 10.1016/j.jpowsour.2016.08.031
   Farmann A, 2015, J POWER SOURCES, V281, P114, DOI 10.1016/j.jpowsour.2015.01.129
   Feng Ju, 2014, 2014 IEEE International Conference on Automation Science and Engineering (CASE), P143, DOI 10.1109/CoASE.2014.6899318
   Fischer-Wolfarth Jan, 2014, ADV MICROSYSTEMS AUT, DOI [10.1007/978-3-319-08087-1, DOI 10.1007/978-3-319-08087-1]
   Gao L, 2003, APPL POWER ELECT CO, P497
   Ghenassia Frank, 2005, T LEVEL MODELING SYS, DOI [10.1007/b137175, DOI 10.1007/B137175]
   Grunditz EA, 2016, IEEE T TRANSP ELECTR, V2, P270, DOI 10.1109/TTE.2016.2571783
   Hannan MA, 2017, RENEW SUST ENERG REV, V78, P834, DOI 10.1016/j.rser.2017.05.001
   He L., 2015, 6th International Conference on Cyber-Physical Systems (ICCPS), P169
   He L, 2016, IEEE T SMART GRID, V7, P1420, DOI 10.1109/TSG.2015.2450727
   Hellec F., 2016, 12th European International Farming Systems Association (IFSA) Symposium, Social and technological transformation of farming systems: Diverging and converging pathways, 12-15 July 2016, Harper Adams University, Newport, Shropshire, UK, P1
   IEEE, 2016, IEEE STAND STAND SY, DOI [10.1109/IEEESTD.2016.7448795, DOI 10.1109/IEEESTD.2016.7448795]
   Jin FJ, 2012, ACM IEEE INT CONF CY, P138, DOI 10.1109/ICCPS.2012.22
   Keil P, 2017, J ELECTROCHEM SOC, V164, pA3081, DOI 10.1149/2.0801713jes
   Keil Peter, 2012, P DES EL ENTW BATT L
   Khaligh A, 2010, IEEE T VEH TECHNOL, V59, P2806, DOI 10.1109/TVT.2010.2047877
   Kim H, 2012, IEEE T IND INFORM, V8, P406, DOI 10.1109/TII.2011.2166771
   Kim T, 2012, APPL POWER ELECT CO, P2259, DOI 10.1109/APEC.2012.6166137
   Kim T, 2012, IEEE T POWER ELECTR, V27, P4723, DOI 10.1109/TPEL.2012.2183618
   Kim T, 2011, IEEE ENER CONV, P3549, DOI 10.1109/ECCE.2011.6064249
   Kim T, 2011, IEEE T ENERGY CONVER, V26, P1172, DOI 10.1109/TEC.2011.2167014
   Kim T, 2011, APPL POWER ELECT CO, P1382, DOI 10.1109/APEC.2011.5744772
   Kim T, 2010, IEEE ENER CONV, P4257, DOI 10.1109/ECCE.2010.5617723
   Koch R., 2015, PROC IEEE INT TELECO, P1
   Koch R, 2014, 2014 16TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE AND EXPOSITION (PEMC), P496, DOI 10.1109/EPEPEMC.2014.6980542
   Kok Dirk, 2013, P 15 EUR C POW EL AP, DOI [10.1109/EPE.2013.6634465, DOI 10.1109/EPE.2013.6634465]
   Kopetz Hermann, 2002, REAL TIME SYSTEMS DE, DOI [10.1007/b116085, DOI 10.1007/B116085]
   Kumar M, 2009, LECT NOTES COMPUT SC, V5408, P163
   Kuperman A, 2011, RENEW SUST ENERG REV, V15, P981, DOI 10.1016/j.rser.2010.11.010
   Longo S., 2013, Optimal and robust scheduling for networked control systems
   Lukic SM, 2008, IEEE T IND ELECTRON, V55, P2258, DOI 10.1109/TIE.2008.918390
   Mueller-Gritschneder D., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P600, DOI 10.1109/DSD.2011.82
   Mueller-Gritschneder D., 2017, HDB HARDWARESOFTWARE, P1, DOI [10.1007/978-94-017-7358-418-1, DOI 10.1007/978-94-017-7358-418-1]
   Navet N., 1998, IEEE Potentials, V17, P12, DOI 10.1109/45.721726
   Panasonic Group, 2013, INTR NCR18650PF
   Pérez G, 2015, APPL ENERG, V155, P834, DOI 10.1016/j.apenergy.2015.06.063
   Ren GZ, 2015, RENEW SUST ENERG REV, V41, P225, DOI 10.1016/j.rser.2014.08.003
   Rothgang S, 2015, APPL ENERG, V137, P931, DOI 10.1016/j.apenergy.2014.06.069
   Saplin A., 2008, PROC IEEE VEHICLE PO, P1
   Scavongelli C, 2015, 2015 12TH INTERNATIONAL WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS (WISES), P151
   Shin D, 2012, J POWER SOURCES, V205, P516, DOI 10.1016/j.jpowsour.2011.12.043
   Sikha G, 2004, J POWER SOURCES, V134, P130, DOI 10.1016/j.jpowsour.2004.01.054
   Song CQ, 2017, WIREL COMMUN MOB COM, DOI 10.1155/2017/7385052
   Song ZY, 2014, APPL ENERG, V134, P321, DOI 10.1016/j.apenergy.2014.08.035
   Steinhorst Sebastian, 2014, 2014 IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, P59, DOI 10.1109/CPSNA.2014.22
   Steinhorst S, 2016, ASIA S PACIF DES AUT, P429, DOI 10.1109/ASPDAC.2016.7428049
   Stienecker AW, 2006, J POWER SOURCES, V156, P755, DOI 10.1016/j.jpowsour.2005.06.014
   System C Standardization Working Group, 2012, Tech. Rep., P1, DOI DOI 10.1109/IEEESTD.2012.6134619
   Szumanowski A, 2007, POWERENG2007: INTERNATIONAL CONFERENCE ON POWER ENGINEERING - ENERGY AND ELECTRICAL DRIVES PROCEEDINGS, VOLS 1 & 2, P122
   Tie SF, 2013, RENEW SUST ENERG REV, V20, P82, DOI 10.1016/j.rser.2012.11.077
   Tober W., 2016, PRAXISBERICHT ELEKTR, DOI [10.1007/978-3-658-13602-4, DOI 10.1007/978-3-658-13602-4]
   Vachoux A, 2004, INT SYM ELECT DES TE, P97
   Vachoux A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P388
   van Basshuysen Richard., 2015, Handbuch Verbrennungsmotor. Grundlagen, Komponenten, Systeme, DOI DOI 10.1007/978-3-658-04678-1
   Visairo H., 2008, Proc. ICCDCS, P1, DOI DOI 10.1109/ICCDCS
   Waag W, 2014, J POWER SOURCES, V258, P321, DOI 10.1016/j.jpowsour.2014.02.064
   Wang YJ, 2017, APPL ENERG, V185, P2026, DOI 10.1016/j.apenergy.2015.09.015
   Xu J, 2016, ENERGIES, V9, DOI 10.3390/en9100766
   Yue SY, 2013, I SYMPOS LOW POWER E, P33, DOI 10.1109/ISLPED.2013.6629263
   Zheng JP, 2001, IEEE T AERO ELEC SYS, V37, P288, DOI 10.1109/7.913688
   Zimmermann T, 2016, J ENERGY STORAGE, V8, P78, DOI 10.1016/j.est.2016.09.006
   Zimmermann W., 2014, Bussysteme in der Fahrzeugtechnik: Protokolle, Standards und Softwarearchitektur, 5., aktual. und erw. Aufl., DOI [DOI 10.1007/978-3-658-02419-2, 10. 1007/978-3-658-02419-2]
NR 82
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 40
DI 10.1145/3321387
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500003
DA 2024-07-18
ER

PT J
AU Lu, SX
   Lysecky, R
AF Lu, Sixing
   Lysecky, Roman
TI Data-driven Anomaly Detection with Timing Features for Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE One-class SVM; anomaly detection; embedded system security; software
   security; timing-based detection
ID SECURITY; ARCHITECTURE; SOFTWARE
AB Malware is a serious threat to network-connected embedded systems, as evidenced by the continued and rapid growth of such devices, commonly referred to as the Internet of Things. Their ubiquitous use in critical applications require robust protection to ensure user safety and privacy. That protection must be applied to all system aspects, extending beyond protecting the network and external interfaces. Anomaly detection is one of the last lines of defence against malware, in which data-driven approaches that require the least domain knowledge are popular. However, embedded systems, particularly edge devices, face several challenges in applying data-driven anomaly detection, including unpredictability of malware, limited tolerance to long data collection windows, and limited computing/energy resources. In this article, we utilize subcomponent timing information of software execution, including intrinsic software execution, instruction cache misses, and data cache misses as features, to detect anomalies based on ranges, multi-dimensional Euclidean distance, and classification at runtime. Detection methods based on lumped timing range are also evaluated and compared. We design several hardware detectors implementing these data-driven detection methods, which non-intrusively measuring lumped/subcomponent timing of all system/function calls of the embedded application. We evaluate the area, power, and detection latency of the presented detector designs. Experimental results demonstrate that the subcomponent timing model provides sufficient features to achieve high detection accuracy with low false-positive rates using a one-class support vector machine, considering sophisticated mimicry malware.
C1 [Lu, Sixing; Lysecky, Roman] Univ Arizona, 1230 E Speedway Blvd, Tucson, AZ 85719 USA.
C3 University of Arizona
RP Lu, SX (corresponding author), Univ Arizona, 1230 E Speedway Blvd, Tucson, AZ 85719 USA.
CR [Anonymous], 2011, A first course in machine learning
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], P INT C PATT REC
   [Anonymous], 2007, P 8 PAC RIM C MULT P
   [Anonymous], MICROBLAZE PROC REF
   [Anonymous], P C NEUR INF PROC SY
   [Anonymous], P C CYB CONFL CYCON
   [Anonymous], THREATS PRED REP
   [Anonymous], PATTERN RECOGNITION
   [Anonymous], EUR SCI J
   [Anonymous], P INT WORKSH JAV TEC
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2011, EMB TRAC MACR ETMV1
   [Anonymous], ACM T DESIGN AUTOMAT
   [Anonymous], 2010, IEEE T VERY LARGE SC
   [Anonymous], TECHNICAL REPORT
   [Anonymous], UNMAN SYST
   Bergstra J., 2011, P C NEUR INF PROC SY
   Botev ZI, 2010, ANN STAT, V38, P2916, DOI 10.1214/10-AOS799
   Chandola V, 2009, ACM COMPUT SURV, V41, DOI 10.1145/1541880.1541882
   CHEBOLI D, 2010, THESIS
   Goldstein S, 2012, FRONT COLLECT, P59, DOI 10.1007/978-3-642-21329-8_4
   Heller K. A., 2003, P WORKSH DAT MIN COM, V9, DOI 10.7916/D85M6CFF
   Irick KM, 2008, ANN IEEE SYM FIELD P, P304, DOI 10.1109/FCCM.2008.40
   Jiang ZH, 2012, LECT NOTES COMPUT SC, V7214, P188, DOI 10.1007/978-3-642-28756-5_14
   Kaufman L., 2009, FINDING GROUPS DATA
   Khan FM, 2005, IEEE INT SYMP CIRC S, P5154, DOI 10.1109/ISCAS.2005.1465795
   Kulkarni A, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2827699
   Lu SX, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3122785
   MathWorks, 2018, STAT MACH LEARN TOOL
   Moreno C, 2018, FORM METHOD SYST DES, V53, P113, DOI 10.1007/s10703-017-0298-3
   Mu JQ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442135
   Omar S., 2013, Int. J. Comput. Appl., V79, DOI DOI 10.5120/13715-1478
   Patel K, 2008, DES AUT CON, P858
   Rahmatian M, 2012, IEEE EMBED SYST LETT, V4, P94, DOI 10.1109/LES.2012.2218630
   Sametinger J, 2015, COMMUN ACM, V58, P74, DOI 10.1145/2667218
   Scholkopf B., 1999, Advances in Neural Information Pro- cessing Systems, V12, P526
   Shim DK, 2000, PROCEEDINGS OF THE 2000 IEEE INTERNATIONAL CONFERENCE ON CONTROL APPLICATIONS, P808, DOI 10.1109/CCA.2000.897539
   Song XH, 2014, 2014 11TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS (ITNG), P397, DOI 10.1109/ITNG.2014.45
   Stollon N, 2011, ON-CHIP INSTRUMENTATION: DESIGN AND DEBUG FOR SYSTEMS ON CHIP, P1, DOI 10.1007/978-1-4419-7563-8
   Tax DMJ, 2004, MACH LEARN, V54, P45, DOI 10.1023/B:MACH.0000008084.60811.49
   VERT J, 2004, KERNEL METHODS COMPU, P55
   Wagner J, 2002, P IEEE INT FREQ CONT, P255, DOI 10.1109/FREQ.2002.1075885
   Wasicek A, 2014, DES AUT CON, DOI 10.1145/2593069.2593095
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yoon MK, 2015, DES AUT CON, DOI 10.1145/2744769.2744869
   Yoon MK, 2013, IEEE REAL TIME, P21, DOI 10.1109/RTAS.2013.6531076
   Zimmer C., 2010, P 1 ACM IEEE INT C C, P109
NR 48
TC 9
Z9 11
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 33
DI 10.1145/3279949
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700007
DA 2024-07-18
ER

PT J
AU Jiao, FX
   Dong, SQ
AF Jiao, Fengxian
   Dong, Sheqin
TI Ordered Escape Routing with Consideration of Differential Pair and
   Blockage
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE PCB routing; ordered escape routing; grid pin array; staggered pin
   array; min-cost multi-commodity flow; differential-pair;
   blockage-avoided routing
ID ARRAY; ALGORITHM
AB Ordered escape routing is a critical issue in high-speed PCB routing. Differential pair and thermal-blockage-avoided are useful in PCB design to obtain high noise immunity and low electromagnetic interference. In this article, a Min-cost Multi-commodity Flow (MMCF) approach is proposed to solve the ordered escape routing. First, the characteristic of grid pin array and staggered pin array is analyzed and then a basic networkmodel is used to convert ordered escape routing to MMCF model. To satisfy the constraints of ordered escape routing, three novel transformations, such as non-crossing transformation, ordering transformation, and capacity transformation, are used to convert the basic network model to the final correct MMCF model. After that, the differential pair in ordered escape routing is discussed. Finally, a method to deal with the blockage issue is proposed.
   Experimental results show that our method achieves 100% routability for all the test cases. The method can get both a feasible solution and an optimal solution for ordered escape routing. Compared to published approaches, our method improves in both wire length and CPU time remarkably. At the same time, the proposed method can effectively avoid the blockage and deal with the differential pair.
C1 [Jiao, Fengxian; Dong, Sheqin] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
C3 Tsinghua University
RP Jiao, FX (corresponding author), Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
EM hadwin66@qq.com; dongsq@mail.tsinghua.edu.cn
FU NSFC [61176022]
FX This work is supported by NSFC 61176022.
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   [Anonymous], 2016, Gurobi optimizer reference manual
   [Anonymous], 2009, 2009 15 INT WORKSH T
   Fang JW, 2007, IEEE T COMPUT AID D, V26, P1417, DOI 10.1109/TCAD.2007.891364
   Fang JW, 2009, IEEE T COMPUT AID D, V28, P98, DOI 10.1109/TCAD.2008.2009151
   Ho YK, 2013, IEEE T COMPUT AID D, V32, P1347, DOI 10.1109/TCAD.2013.2259539
   Li TH, 2012, ASIA S PACIF DES AUT, P139, DOI 10.1109/ASPDAC.2012.6164934
   Lijuan Luo, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P244
   Luo LJ, 2009, ASIA S PACIF DES AUT, P594, DOI 10.1109/ASPDAC.2009.4796545
   Ma Q, 2011, DES AUT CON, P176
   Shi R, 2006, DES AUT CON, P1003, DOI 10.1109/DAC.2006.229424
   Tomioka Yoichi, 2006, P AS S PAC C DES AUT
   Wang K., 2013, P ISPD, P93
   Wang K, 2014, IEEE T COMPUT AID D, V33, P571, DOI 10.1109/TCAD.2014.2301676
   Yan Jin-Tai, 2010, P GLSVLSI, P417
   Yan T, 2012, IEEE T COMPUT AID D, V31, P285, DOI 10.1109/TCAD.2011.2169258
   Yan T, 2010, ICCAD-IEEE ACM INT, P614, DOI 10.1109/ICCAD.2010.5654214
   Yan T, 2010, ICCAD-IEEE ACM INT, P398, DOI 10.1109/ICCAD.2010.5654190
   Yan T, 2009, DES AUT CON, P332
NR 19
TC 5
Z9 5
U1 6
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 46
DI 10.1145/3185783
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300006
DA 2024-07-18
ER

PT J
AU Shalu
   Kumar, S
   Singla, A
   Roy, S
   Chakrabarty, K
   Chakrabarti, PP
   Bhattacharya, BB
AF Shalu
   Kumar, Srijan
   Singla, Ananya
   Roy, Sudip
   Chakrabarty, Krishnendu
   Chakrabarti, Partha P.
   Bhattacharya, Bhargab B.
TI Demand-Driven Single- and Multitarget Mixture Preparation Using Digital
   Microfluidic Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Biochips; digital microfluidics; mixing; sample preparation
ID SAMPLE PREPARATION; ERROR RECOVERY; ALGORITHM; DILUTION
AB Recent studies in algorithmic microfluidics have led to the development of several techniques for automated solution preparation using droplet-based digital microfluidic (DMF) biochips. A major challenge in this direction is to produce a mixture of several reactants with a desired ratio while optimizing reactant cost and preparation time. The sequence of mix-split operations that are to be performed on the droplets is usually represented as a mixing tree (or graph). In this article, we present an efficient mixing algorithm, namely, Mixing Tree with Common Subtrees (MTCS), for preparing single-target mixtures. MTCS attempts to best utilize intermediate droplets, which were otherwise wasted, and uses morphing based on permutation of leaf nodes to further reduce the graph size. The technique can be generalind to produce multitarget ratios, and we present another algorithm, namely, Multiple Target Ratios (MTR). Additionally, in order to enhance the output load, we also propose an algorithm for droplet streaming called Multitarget Multidemand (MTMD). Simulation results on a large set of target ratios show that MTCS can reduce the mean values of the total number of mix-split steps (T-ms) and waste droplets (W) by 16% and 29% over Min-Mix (Thies et al. 2008) and by 22% and 34% over RMA (Roy et aL 2015), respectively. Experimental results also suggest that MTR can reduce the average values of T-ms and W by 23% and 44% over the repeated version of Min-Mix, by 30% and 49% over the repeated version of RMA, and by 9% and 22% over the repeated-version of MTCS, respectively. It is observed that MTMD can reduce the mean values of T-ms and W by 64% and 85%, respectively, over VTR. Thus, the proposed multitarget techniques MTR and MTMD provide efficient solutions to multidemand, multitarget mixture preparation on a DMF platform.
C1 [Shalu; Singla, Ananya; Roy, Sudip] Indian Inst Technol Roorkee, CoDA Lab, Dept Comp Sci & Engn, Roorkee 247667, Uttar Pradesh, India.
   [Kumar, Srijan] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Chakrabarti, Partha P.] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
   [Bhattacharya, Bhargab B.] Indian Stat Inst Kolkata, Adv Comp & Microelect Unit, Kolkata 700108, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee; Stanford University; Duke University; Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Indian Statistical Institute; Indian
   Statistical Institute Kolkata
RP Roy, S (corresponding author), Indian Inst Technol Roorkee, CoDA Lab, Dept Comp Sci & Engn, Roorkee 247667, Uttar Pradesh, India.
EM shaluhans11@gmail.com; srijan@cs.stanford.edu; ananya179@gmail.com;
   sudiproy.fcs@iitr.ac.in; krish@ee.duke.edu; ppchak@cse.iitkgp.ernet.in;
   bhargab@isical.ac.in
RI Chakrabarty, Krishnendu/J-6086-2012; Bhattacharya, Bhargab/AAE-6130-2020
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU SRIC, IIT Roorkee; SERB, Govt. of India [ECR/2016/001921]
FX This work by CoDA laboratory research group members of Dept. of CSE, IIT
   Roorkee, India was supported partially by a research project grant from
   SRIC, IIT Roorkee (called FIG) and early career research award (grant #:
   ECR/2016/001921) by SERB, Govt. of India to S. Roy.
CR Ananthanarayanan Vaishnavi, 2010, J Biol Eng, V4, P13, DOI 10.1186/1754-1611-4-13
   Bhattacharjee S, 2017, IEEE T COMPUT AID D, V36, P370, DOI 10.1109/TCAD.2016.2585622
   Chakrabarty K, 2010, DIGITAL MICROFLUIDIC BIOCHIPS: DESIGN AUTOMATION AND OPTIMIZATION, P1, DOI 10.1201/9781439819166-f
   Chen H, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2755558
   CHOWDHURY K, 1991, NUCLEIC ACIDS RES, V19, P2792, DOI 10.1093/nar/19.10.2792
   Gupta S., 2002, P ISSS, P67
   Hsieh YL, 2012, PR IEEE COMP DESIGN, P189, DOI 10.1109/ICCD.2012.6378639
   Hsieh YL, 2012, IEEE T COMPUT AID D, V31, P1656, DOI 10.1109/TCAD.2012.2202396
   Huang TW, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P49
   Kumar S, 2016, PR IEEE COMP DESIGN, P273, DOI 10.1109/ICCD.2016.7753290
   Kumar S, 2013, IEEE INT SYMP DESIGN, P205, DOI 10.1109/DDECS.2013.6549817
   Liu CH, 2015, IEEE T COMPUT AID D, V34, P1429, DOI 10.1109/TCAD.2015.2418286
   Liu CH, 2013, ICCAD-IEEE ACM INT, P615, DOI 10.1109/ICCAD.2013.6691180
   Lopez I., 2012, DNA BARCODES METHODS
   Luo LZ, 2011, IEEE T AUTOM SCI ENG, V8, P216, DOI 10.1109/TASE.2010.2053201
   Luo Y, 2012, ICCAD-IEEE ACM INT, P369
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   OpenWetWare, 2010, SIL RESTR DIG
   Roy S.K., 2014, Electrical and Computer Engineering (CCECE), 2014 IEEE 27th Canadian Conference on, P1
   Roy S, 2015, INTEGRATION, V51, P194, DOI 10.1016/j.vlsi.2014.12.004
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Shao LX, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P447, DOI 10.1145/3060403.3060446
   Singh V. K., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P441, DOI 10.1109/92.250191
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Dinh TA, 2014, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2014.6742894
   Wille R, 2015, IEEE DES TEST, V32, P41, DOI 10.1109/MDAT.2015.2455344
NR 27
TC 8
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 55
DI 10.1145/3200903
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZK
UT WOS:000455950300015
DA 2024-07-18
ER

PT J
AU Chithira, PR
   Vasudevan, V
AF Chithira, P. R.
   Vasudevan, Vinita
TI A Hierarchical Technique for Statistical Path Selection and Criticality
   Computation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Statistical timing; path selection; path criticality; hierarchical
   partitioning; at-speed test
ID AT-SPEED TEST; TIMING ANALYSIS; RANDOM-VARIABLES; DELAY; MODEL; SET
AB Due to process variations, every path in the circuit is associated with a probability of being critical and a measure of this probability is the criticality of the path. Identification of critical paths usually proceeds in two steps, namely, generation of a candidate path set followed by computation of path criticality. As criticality computation is expensive, the candidate path set is chosen using simpler metrics. However, these metrics are not directly related to path criticality and, often, the set also contains low criticality paths that do not need to be tested. In this article, we propose a hierarchical technique that directly gives all paths above a global criticality threshold. The circuit is divided into disjoint groups at various levels. We show that the criticality of a group at each level of hierarchy can be computed using criticality of the parent group and the local complementary delay within the group. Low criticality groups are pruned at every level, making the computation efficient. This recursive partitioning and group criticality computation is continued until the group criticality falls below a threshold. Beyond this, the path selection within the group is done using branch-and-bound algorithm with global criticality as the metric. This is possible, since our method for criticality computation is very efficient. Unlike other techniques, path selection and criticality computation are integrated together so that when the path selection is complete, path criticality is also obtained. The proposed algorithm is tested with ISCAS'85, ISCAS'89, and ITC'99 benchmark circuits and the results are verified using Monte Carlo simulation. The experimental results suggest that the proposed method gives better accuracy on average with around 90% reduction in run-time.
C1 [Chithira, P. R.; Vasudevan, Vinita] Indian Inst Technol Madras, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Chithira, PR (corresponding author), Indian Inst Technol Madras, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
EM ee13d027@ee.iitm.ac.in; vinita@ee.iitm.ac.in
OI Vasudevan, Vinita/0000-0001-7039-3821
CR Chang HL, 2005, IEEE T COMPUT AID D, V24, P1467, DOI 10.1109/TCAD.2005.850834
   Chung J, 2013, IEEE T VLSI SYST, V21, P1715, DOI 10.1109/TVLSI.2012.2218136
   Chung JY, 2012, IEEE T COMPUT AID D, V31, P1275, DOI 10.1109/TCAD.2012.2190067
   Chung JY, 2012, IEEE T COMPUT AID D, V31, P497, DOI 10.1109/TCAD.2011.2179042
   Chung J, 2009, IEEE VLSI TEST SYMP, P65, DOI 10.1109/VTS.2009.50
   CLARK CE, 1961, OPER RES, V9, P145, DOI 10.1287/opre.9.2.145
   Firouzi F, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2746237
   He ZJ, 2013, IEEE T VLSI SYST, V21, P1210, DOI 10.1109/TVLSI.2012.2208661
   Mogal HD, 2009, IEEE T COMPUT AID D, V28, P350, DOI 10.1109/TCAD.2009.2013278
   Ramprasath S, 2014, IEEE T COMPUT AID D, V33, P717, DOI 10.1109/TCAD.2013.2296436
   Shi YY, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491486
   Sinha D, 2007, IEEE T COMPUT AID D, V26, P1522, DOI 10.1109/TCAD.2007.893544
   Sinha D, 2012, DES AUT CON, P1067
   Visweswariah C, 2006, IEEE T COMPUT AID D, V25, P2170, DOI 10.1109/TCAD.2005.862751
   Wang F, 2007, DES AUT TEST EUROPE, P1611
   Xiong JJ, 2009, DES AUT CON, P340
   Zhan YP, 2005, IEEE IC CAD, P699, DOI 10.1109/ICCAD.2005.1560156
   Zhang LZ, 2005, DES AUT TEST EUROPE, P952
   Zolotov Vladimir, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P624, DOI 10.1109/ICCAD.2008.4681642
   Zolotov V, 2010, IEEE T COMPUT AID D, V29, P749, DOI 10.1109/TCAD.2010.2043570
NR 20
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 9
DI 10.1145/3107030
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900009
DA 2024-07-18
ER

PT J
AU Salcic, Z
   Park, H
   Teich, J
   Malik, A
   Nadeem, M
AF Salcic, Zoran
   Park, Heejong
   Teich, Juergen
   Malik, Avinash
   Nadeem, Muhammad
TI Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems
   Designed in SystemJ
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE GALS; Systemj; network-on-chip; TDMA-MIN; multicore; MCSoC
ID CHIP; ARCHITECTURE
AB Scalability and performance in multicore processors for embedded and real-time systems usually don't go well each with the other. Networks on Chip (NoCs) provide scalable execution platforms suitable for such kind of embedded systems. This article presents a NoC-based Heterogeneous Multi-Processor system, called NoC-HMP, which is a scalable platform for embedded systems developed in the GALS language SystemJ. NoC-HMP uses a time-predictable TDMA-MIN NoC to guarantee latencies and communication time between the two types of time-predictable cores and can be customized for a specific performance goal through the execution strategy and scheduling of SystemJ program deployed across multiple cores. Examples of different execution strategies are introduced, explored and analyzed via measurements. The number of used cores can be minimized to achieve the target performance of the application. TDMA-MIN allows easy extensions of NoC-HMP with other cores or IP blocks. Experiments show a significant improvement of performance over a single core system and demonstrate how the addition of cores affects the performance of the designed system.
C1 [Salcic, Zoran; Park, Heejong; Malik, Avinash; Nadeem, Muhammad] Univ Auckland, Dept Elect & Comp Engn, Auckland Mail Ctr, Private Bag 92019, Auckland 1142, New Zealand.
   [Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg, Dept Comp Sci, Cauerstr 11, D-91058 Erlangen, Germany.
C3 University of Auckland; University of Erlangen Nuremberg
RP Salcic, Z (corresponding author), Univ Auckland, Dept Elect & Comp Engn, Auckland Mail Ctr, Private Bag 92019, Auckland 1142, New Zealand.
EM z.salcic@auckland.ac.nz; hpar081@aucklanduni.ac.nz;
   juergen.teich@fau.de; avinash.malik@auckland.ac.nz;
   muhammad.nadeem@auckland.ac.nz
OI Nadeem, Muhammad/0000-0002-1358-6085; Salcic, Zoran/0000-0001-7714-9848
CR AICAS, 2016, JAM VM
   Altera, 2016, ALT CYCL V SOC
   [Anonymous], 2003, IEE P-COMPUT DIG T, DOI DOI 10.1049/ip-cdt:20030830
   [Anonymous], P 13 INT WORKSH JAV
   [Anonymous], PAR DISTR PROC S 200
   Barrett C, 2009, FRONT ARTIF INTEL AP, V185, P825, DOI 10.3233/978-1-58603-929-5-825
   Belliardi R., 2004, REAL TIME SPECIFICAT
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Gruian F, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P149, DOI 10.1109/MEMCOD.2006.1695918
   Hoare C. A. R., 1978, Communications of the ACM, V21, P666, DOI 10.1145/359576.359585
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Kasapaki E, 2016, IEEE T VLSI SYST, V24, P479, DOI 10.1109/TVLSI.2015.2405614
   Kreuzinger J, 2003, MICROPROCESS MICROSY, V27, P19, DOI 10.1016/S0141-9331(02)00082-0
   KRUSKAL CP, 1983, IEEE T COMPUT, V32, P1091, DOI 10.1109/TC.1983.1676169
   Li ZM, 2017, J SYST ARCHITECT, V74, P30, DOI 10.1016/j.sysarc.2016.12.003
   Locke D., 2017, SAFETY CRITICAL JAVA
   Malik A, 2010, COMPUT LANG SYST STR, V36, P317, DOI 10.1016/j.cl.2010.01.001
   Malik A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529256
   McGhan H, 1998, COMPUTER, V31, P22, DOI 10.1109/2.722273
   Nadeem M, 2013, LECT NOTES COMPUT SC, V7767, P147, DOI 10.1007/978-3-642-36424-2_13
   Nadeem M, 2012, ASIA S PACIF DES AUT, P17, DOI 10.1109/ASPDAC.2012.6164940
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Paolieri M, 2009, CONF PROC INT SYMP C, P57, DOI 10.1145/1555815.1555764
   Parkhurst J, 2006, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, P235
   Pizlo F, 2009, P 7 INT WORKSH JAV T, P110, DOI [10.1145/1620405.1620421, DOI 10.1145/1620405.1620421]
   Salcic Z., 2016, P 21 IEEE INT C EM T
   Salcic Z., 2016, ARCS 2016
   Salcic Z, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435254
   Schoeberl M., 2012, DISTRIBUTED EMBEDDED, P159
   Schoeberl M, 2008, J SYST ARCHITECT, V54, P265, DOI 10.1016/j.sysarc.2007.06.001
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   Simon D., 2006, VEE 2006. Proceedings of the Second International Conference on Virtual Execution Environments, P78
   Ungerer T, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P363, DOI 10.1109/DSD.2013.46
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Virtenio, 2016, OP SOFTW PREONVM PRE
   Wolf W, 2006, INT FED INFO PROC, V225, P1
   Zhen Li, 2014, 2014 17th International Symposium on Electromagnetic Launch Technology (EML), P1, DOI 10.1109/EML.2014.6920633
NR 40
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 73
DI 10.1145/3073416
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900016
DA 2024-07-18
ER

PT J
AU Choi, J
   Ha, S
AF Choi, Junchul
   Ha, Soonhoi
TI Worst-Case Response Time Analysis of a Synchronous Dataflow Graph in a
   Multiprocessor System with Real-Time Tasks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Synchronous dataflow graph; worst-case response time; performance
   analysis; response time analysis; partitioned scheduling; real-time
   system; multiprocessor
ID SCHEDULABILITY ANALYSIS
AB In this article, we propose a novel technique that estimates a tight upper bound of the worst-case response time (WCRT) of a synchronous dataflow (SDF) graph when the SDF graph shares processors with other real-time tasks. When an SDF graph is executed at runtime under a self-timed or static assignment scheduling policy on a multi-processor system, static scheduling of the SDF graph does not guarantee the satisfaction of latency constraints since changes to the schedule may result in timing anomalies. To estimate the WCRT of an SDF graph with a given mapping and scheduling result, we first construct a task instance dependency graph that depicts the dependency between node executions in a static schedule. The proposed technique combines two techniques in a novel way: schedule time bound analysis and response time analysis. The former is used to consider the interference between task instances in the same SDF graph, and the latter is used to consider the interference from other real-time tasks. Through extensive experiments with synthetic examples and benchmarks, we verify the superior performance of the proposed technique compared to other existent techniques.
C1 [Choi, Junchul; Ha, Soonhoi] Seoul Natl Univ, Dept Comp Sci & Engn, 1 Gwanak Ro, Seoul 151742, South Korea.
C3 Seoul National University (SNU)
RP Ha, S (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, 1 Gwanak Ro, Seoul 151742, South Korea.
EM hi-nomk2@iris.snu.ac.kr; sha@snu.ac.kr
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Science, ICT & Future Planning
   [NRF-2013R1A2A2A01067907]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Science, ICT & Future Planning (NRF-2013R1A2A2A01067907). The ICT at
   Seoul National University provided research facilities for this study.
CR Ali HI, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P701, DOI 10.1109/PDP.2015.57
   [Anonymous], SCI WORLD J
   [Anonymous], 2006, Application of Concurrency to System Design
   Bamakhrama M., 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P195
   Bamakhrama MA, 2013, DES AUTOM EMBED SYST, V17, P221, DOI 10.1007/s10617-012-9086-x
   Bambha N, 2002, DES AUTOM EMBED SYST, V7, P307, DOI 10.1023/A:1020307222052
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Bodin B, 2013, IEEE SYM EMBED SYST, P105, DOI 10.1109/ESTIMedia.2013.6704509
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   Choi J, 2012, DES AUT CON, P664
   Diemer Jonas, 2012, PYTHON IMPLEMENTATIO, V2012
   Ghamarian AH, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P189, DOI 10.1109/DSD.2007.4341468
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   LEE EA, 1989, DALLAS GLOBECOM 89, VOLS 1-3, P1279, DOI 10.1109/GLOCOM.1989.64160
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Michael Gonzlez Harbour, 2001, MAST MOD ANL SUIT RE
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Pellizzoni R, 2007, J COMPUT SYST SCI, V73, P186, DOI 10.1016/j.jcss.2006.04.002
   Qamhieh M., 2015, SCHEDULING PARALLEL
   Spasic J, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P65, DOI 10.1109/CODESISSS.2015.7331369
   Stuijk S, 2006, SDF3 SDF FOR FREE
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Tae-ho Shin, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P165, DOI 10.1109/ASPDAC.2011.5722178
   TINDELL K, 1994, MICROPROC MICROPROG, V40, P117, DOI 10.1016/0165-6074(94)90080-9
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yen TY, 1998, IEEE T PARALL DISTR, V9, P1125, DOI 10.1109/71.735959
NR 29
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 36
DI 10.1145/2997644
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800017
DA 2024-07-18
ER

PT J
AU Lee, W
   Vij, VS
   Stevens, KS
AF Lee, William
   Vij, Vikas S.
   Stevens, Kenneth S.
TI Timing Path-Driven Cycle Cutting for Sequential Controllers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Asynchronous; design automation
ID AUTOMATIC SYNTHESIS; CIRCUITS; DESIGN
AB Power and performance optimization of integrated circuits is performed by timing-driven algorithms that operate on directed acyclic graphs. Sequential circuits and circuits with topological feedback contain cycles. Cyclic circuits must be represented as directed acyclic graphs to be optimized and evaluated using static timing analysis. Algorithms in commercial electronic design automation tools generate the required acyclic graphs by cutting cycles without considering timing paths. This work reports on a method for generating directed acyclic circuit graphs that do not cut the specified timing paths. The algorithm is applied to over 125 benchmark designs and asynchronous handshake controllers. The runtime is less than 1 second, even for even the largest published controllers. Circuit timing graphs generated using this method retain the necessary timing paths, which enables circuit validation and optimization employing the commercial tools. Additional benefits show these designs are on an average a third in size, operate 33.3% faster, and consume one-fourth the energy.
C1 [Lee, William; Stevens, Kenneth S.] Univ Utah, Salt Lake City, UT 84112 USA.
   [Vij, Vikas S.] Intel Corp, Santa Clara, CA 95051 USA.
   [Lee, William; Vij, Vikas S.; Stevens, Kenneth S.] 50S Cent Campus Dr,MEB Room 2110, Salt Lake City, UT 84112 USA.
C3 Utah System of Higher Education; University of Utah; Intel Corporation
RP Lee, W (corresponding author), Univ Utah, Salt Lake City, UT 84112 USA.; Lee, W (corresponding author), 50S Cent Campus Dr,MEB Room 2110, Salt Lake City, UT 84112 USA.
EM william.lee@utah.edu; vikasvij@gmail.com; kstevens@ece.utah.edu
FU National Science Foundation [1218012]; Semiconductor Research
   Corporation [2235.001]; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [1218012] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems; Direct For Computer & Info Scie & Enginr [1111533] Funding
   Source: National Science Foundation
FX This material is based upon work supported by the National Science
   Foundation under Grant Number 1218012 and the Semiconductor Research
   Corporation under Grant Number 2235.001.
CR Beerel PA, 2011, IEEE DES TEST COMPUT, V28, P36, DOI 10.1109/MDT.2011.114
   Birtwistle Graham M., 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), P27, DOI 10.1109/ASYNC.2014.12
   Birtwistle G, 2008, INT SYMP ASYNCHRON C, P71, DOI 10.1109/ASYNC.2008.19
   Chu T. A., 1987, THESIS
   Coates W. S., 1993, P IFIP WORK C DES ME, P193
   Cortadella J, 2002, IEEE T COMPUT AID D, V21, P109, DOI 10.1109/43.980253
   Edwards SA, 2003, DES AUT CON, P159
   Filippovich V., 1973, Cybernetics and Systems Analysis, V9, P348
   Kondratyev A, 2002, IEEE DES TEST COMPUT, V19, P107, DOI 10.1109/MDT.2002.1018139
   Ligthart M., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P114, DOI 10.1109/ASYNC.2000.836983
   Lines A.M., 1998, THESIS
   MALIK S, 1994, IEEE T COMPUT AID D, V13, P950, DOI 10.1109/43.293952
   Milner R., 1989, Communication and concurrency
   Neiroukh O, 2008, IEEE T COMPUT AID D, V27, P1775, DOI 10.1109/TCAD.2008.2003305
   Riedel MD, 2003, DES AUT CON, P163
   Shiple T. R., 1996, P 1996 IEEE INT S CI, V4
   Smirnov A.M., 2009, THESIS
   Stevens K. S., 1986, 6th International Conference on Distributed Computing Systems Proceedings (Cat. No. 86CH2293-9), P160
   Stevens Kenneth S., 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems. ASYNC 2009, P151, DOI 10.1109/ASYNC.2009.26
   Stevens KS, 2003, IEEE T VLSI SYST, V11, P129, DOI 10.1109/TVLSI.2002.801606
   SUTHERLAND IE, 1989, COMMUN ACM, V32, P720, DOI 10.1145/63526.63532
   Taubin A, 2007, FOUND TRENDS ELECTRO, V2, P1, DOI 10.1561/1000000006
   Varanasi Santosh N., 2010, Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems - ASYNC 2010, P26, DOI 10.1109/ASYNC.2010.13
   Xu Y, 2009, PR IEEE COMP DESIGN, P16, DOI 10.1109/ICCD.2009.5413183
   Yun KY, 1999, IEEE T COMPUT AID D, V18, P118, DOI 10.1109/43.743715
NR 25
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 64
DI 10.1145/2893473
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500010
DA 2024-07-18
ER

PT J
AU Kritikakou, A
   Catthoor, F
   Kelefouras, V
   Goutis, C
AF Kritikakou, Angeliki
   Catthoor, Francky
   Kelefouras, Vasilios
   Goutis, Costas
TI Array Size Computation under Uniform Overlapping and Irregular Accesses
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Liveness; resources optimization; near-optimality; scalability;
   iteration space
ID DATA-LAYOUT; STORAGE; DESIGN; EFFICIENT; TRANSFORMATION; METHODOLOGIES;
   EXPLORATION; MANAGEMENT; ALGORITHMS; POLYTOPES
AB The size required to store an array is crucial for an embedded system, as it affects the memory size, the energy permemory access, and the overall system cost. Existing techniques for finding the minimum number of resources required to store an array are less efficient for codes with large loops and not regularly occurring memory accesses. They have to approximate the accessed parts of the array leading to overestimation of the required resources. Otherwise, their exploration time is increased with an increase over the number of the different accessed parts of the array. We propose a methodology to compute the minimum resources required for storing an array which keeps the exploration time low and provides a near-optimal result for regularly and non-regularly occurring memory accesses and overlapping writes and reads.
C1 [Kritikakou, Angeliki] Univ Rennes 1, Dept Comp Sci & Elect Engn, F-35000 Rennes, France.
   [Kritikakou, Angeliki] INRIA, IRISA, F-35000 Rennes, France.
   [Kelefouras, Vasilios; Goutis, Costas] Univ Patras, Dept Elect & Comp Engn, Patras 26500, Greece.
   [Catthoor, Francky] Interuniv Microelect Ctr, Kapeldreef 75, B-3001 Louvain, Belgium.
   [Catthoor, Francky] KU Catholic Univ Leuven, Louvain, Belgium.
C3 Universite de Rennes; Universite de Rennes; Inria; University of Patras;
   Interuniversity Microelectronics Centre
RP Kritikakou, A (corresponding author), Univ Rennes 1, Dept Comp Sci & Elect Engn, F-35000 Rennes, France.; Kritikakou, A (corresponding author), INRIA, IRISA, F-35000 Rennes, France.
EM angeliki.kritikakou@irisa.fr
RI Kritikakou, Angeliki/U-8919-2019
OI Kelefouras, Vasileios/0000-0001-9591-913X; Kritikakou,
   Angeliki/0000-0002-9293-469X
CR [Anonymous], P INT C COMP AID DES
   [Anonymous], ENERGY AWARE MEMORY
   [Anonymous], ACM T DES AUTOM ELEC
   [Anonymous], 2008, "J. Math.Sci., DOI 10.1007/s10958-008-9144-x
   [Anonymous], PARALLEL COMPUTING
   [Anonymous], POLYBENCHMARKS BENCH
   [Anonymous], LOW POWER CMOS DESIG
   [Anonymous], BARVINOK
   [Anonymous], INT J COMPUT SIMUL
   [Anonymous], DAGSTUHL SEMINAR LOO
   [Anonymous], T DESIGN AUTOM ELECT
   [Anonymous], NORCHIP 2012
   [Anonymous], TECHNICAL REPORT
   [Anonymous], P INT S WORKL CHAR
   [Anonymous], P INT WORKSH LANG CO
   [Anonymous], P WORKSH OPT DSP EMB
   Balasa F, 2008, J SIGNAL PROCESS SYS, V53, P51, DOI 10.1007/s11265-008-0244-0
   BALASUNDARAM V, 1989, SIGPLAN NOTICES, V24, P41, DOI 10.1145/74818.74822
   Ball T, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P46, DOI 10.1109/MICRO.1996.566449
   Bárány I, 2007, LECT NOTES MATH, V1892, P77
   BENTLEY JL, 1982, COMMUN ACM, V25, P64, DOI 10.1145/358315.358392
   Catthoor F, 1999, J VLSI SIG PROC SYST, V21, P219, DOI 10.1023/A:1008181319813
   Cho Doosan., 2007, CASES 07, P179
   Clauss P., 2000, Computer Architecture News, V28, P11, DOI 10.1145/346023.346031
   Clauss P, 2009, IEEE T VLSI SYST, V17, P983, DOI 10.1109/TVLSI.2008.2002049
   Cohen A, 1999, LECT NOTES COMPUT SC, V1685, P375
   Darte A, 2005, IEEE T COMPUT, V54, P1242, DOI 10.1109/TC.2005.167
   DONGARRA J, 1990, J PARALLEL DISTR COM, V9, P185, DOI 10.1016/0743-7315(90)90045-Q
   DUDA RO, 1972, COMMUN ACM, V15, P11, DOI 10.1145/361237.361242
   Feautrier P., 1988, Conference Proceedings. 1988 International Conference on Supercomputing, P429, DOI 10.1145/55364.55406
   Filippopoulos I, 2013, DES AUTOM EMBED SYST, V17, P669, DOI 10.1007/s10617-014-9145-6
   Franssen F. H. M., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P319, DOI 10.1109/92.238445
   Grösslinger A, 2009, LECT NOTES COMPUT SC, V5501, P236, DOI 10.1007/978-3-642-00722-4_17
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Jang B, 2011, IEEE T PARALL DISTR, V22, P105, DOI 10.1109/TPDS.2010.107
   Janjusic T, 2011, PROCEDIA COMPUT SCI, V4, P2058, DOI 10.1016/j.procs.2011.04.225
   Jha PK, 1997, EUR CONF DESIG AUTOM, P288, DOI 10.1109/EDTC.1997.582372
   Juurlink B., 2012, SPRINGERBRIEFS COMPU, P5
   Kandemir MT, 2001, ACM SIGPLAN NOTICES, V36, P179, DOI 10.1145/373243.360219
   Kjeldsberg PG, 2004, ACM T DES AUTOMAT EL, V9, P133, DOI 10.1145/989995.989996
   Kjeldsberg PG, 2003, IEEE T COMPUT AID D, V22, P908, DOI 10.1109/TCAD.2003.814257
   Kritikakou A, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2579677
   Kritikakou A, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534383
   Kritikakou A, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2431211.2431213
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee LH, 2006, OR SPECTRUM, V28, P539, DOI 10.1007/s00291-006-0045-4
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Maydan D. E., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P2, DOI 10.1145/158511.158515
   Paek Y, 2002, ACM T PROGR LANG SYS, V24, P65, DOI 10.1145/509705.509708
   Palem KV, 2002, ACM SIGPLAN NOTICES, V37, P28, DOI 10.1145/566225.513836
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Ramanujam J, 2001, DES AUT CON, P359, DOI 10.1109/DAC.2001.935535
   Rubin S, 2002, ACM SIGPLAN NOTICES, V37, P140, DOI 10.1145/565816.503287
   Seghir R, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2207222.2207224
   Shen Z., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P356, DOI 10.1109/71.80162
   So B, 2004, INT SYM CODE GENER, P291
   Troncon R., 2002, Verification, Model Checking, and Abstract Interpretation. Third International Workshop, VMCAI 2002. Revised Papers (Lecture Notes in Computer Science Vol.2294), P167
   Vanbroekhoven P, 2005, LECT NOTES COMPUT SC, V3780, P330
   Vanbroekhoven P, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278353
   VANSWAAIJ MFXB, 1992, VLSI SIGNAL PROCESSING, V, P397
   Verdoolaege S, 2007, ALGORITHMICA, V48, P37, DOI 10.1007/s00453-006-1231-0
   Weidendorfer J, 2004, LECT NOTES COMPUT SC, V3038, P440
   Wuytack S, 1998, IEEE T VLSI SYST, V6, P529, DOI 10.1109/92.736124
NR 63
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 22
DI 10.1145/2818643
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400004
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Pierre, L
AF Pierre, Laurence
TI Auxiliary Variables in Temporal Specifications: Semantic and Practical
   Analysis for System-Level Requirements
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Assertion-based verification; electronic system level modeling
AB Assertion-based verification (ABV) for IP blocks given as synchronous RTL (register transfer level) descriptions has now widely gained acceptance. The challenge addressed here is ABV for systems on chip (SoC) modeled at the system level in SystemC TLM (Transactional Level Modeling). Requirements to be verified at this level of abstraction usually express temporal constraints on the interactions and communications in the SoC. We use the IEEE standard language PSL to formalize these temporal assertions which represent properties on communication actions and their parameters. Auxiliary variables are often indispensable for this formalization, but their use may induce semantic issues. This article discusses this matter, analyzes various existing approaches and proposes a summary of their advantages and shortcomings. They are also compared to our syntactic and semantic framework, implemented in a verification tool. The proposed operational semantics has the advantages of being simple and intuitive while supporting both global and local auxiliary variables. Experimental results on industrial case studies illustrate its applicability.
C1 [Pierre, Laurence] Univ Grenoble Alpes, CNRS, TIMA Lab, 46 Ave Felix Viallet, F-38031 Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Institut National Polytechnique de
   Grenoble; Universite Grenoble Alpes (UGA); Centre National de la
   Recherche Scientifique (CNRS)
RP Pierre, L (corresponding author), Univ Grenoble Alpes, CNRS, TIMA Lab, 46 Ave Felix Viallet, F-38031 Grenoble, France.
EM laurence.pierre@imag.fr
CR Bustan Doron, 2006, P CAV 06
   Candaele B., 2005, SOC DESIGN AVANCED A
   Claessen K., 2004, P FMCAD 04
   Dahan A., 2005, P ISQED 05
   Ecker W., 2006, P MEMOCODE 06
   Ecker W., 2007, P DATE 07
   Eisner C., 2008, P FMCAD 08
   Eisner C, 2006, INTEGR CIRCUIT SYST, P1
   Esen Volkan, 2008, THESIS TU MUNICH GER
   Ferro L., 2010, P DATE 10
   Foster H.D., 2003, ASSERTION BASED DESI, V2nd
   Foster Harry., 2009, Foundations and Trends in Electronic Design Automation, V3, P1
   Glasser Mark, 2006, APPL T LEVEL MODELS
   Goering R., 2006, EETIMES
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Havlicek John, 2005, P DVCON 05
   Lahbib Younes, 2006, THESIS U MONASTIR TU
   Long J., 2007, P DAC 07
   Morin-Allory K., 2006, P DATE 06
   Pidan D., 2009, Patent, Patent No. [US 2009/0216513 A1, 20090216513]
   Pierre L., 2011, MODEL BASED TESTING
   Pierre L., 2012, P IEEE INT S IND EMB
   Pierre L., 2010, PROCEEDINGS OF MEMOC
   PSL, 2005, 18502005 PSL IEEE
   PSL, 2010, 18502010 PSL IEEE
   SVA, 2009, 18002009 SVA IEEE
   SVA, 2005, 18002005 SVA IEEE
   SystemC, 2011, 16662011 SYSTEMC IEE
   Tabakov D., 2010, P MEMOCODE 10
NR 29
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 20
DI 10.1145/2811260
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400002
DA 2024-07-18
ER

PT J
AU Zhang, L
   Sarin, V
AF Zhang, Le
   Sarin, Vivek
TI Parallel Power Grid Analysis Based on Enlarged Partitions
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Power grid simulation; parallel computing;
   enlarged partition; iterative solver
ID SIMULATION; SOLVER
AB As the size and complexity of current VLSI circuits grows, faster power grid simulation is becoming more and more desirable. In this article, we present a parallel iterative method for static VLSI power grid simulation. In the proposed enlarged-partition-based preconditioned conjugate gradient (EPPCG) power grid solver, the power grid is divided into disjoint partitions that are subsequently enlarged to obtain accurate solution within each partition. The global solution obtained by solving enlarged partition problems concurrently acts as a highly effective parallel preconditioner. The combination of effective preconditioning and efficient parallelization helps achieve very high performance. The experiments show that our parallel implementation can achieve significant speed improvement [61X-142X] over a state-of-the-art direct solver.
C1 [Zhang, Le; Sarin, Vivek] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Zhang, L (corresponding author), Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX USA.
EM lezhang@cse.tamu.edu; sarin@cse.tamu.edu
CR Achar R, 2011, IEEE T VLSI SYST, V19, P319, DOI 10.1109/TVLSI.2009.2031605
   Boghrati B, 2012, ASIA S PACIF DES AUT, P41, DOI 10.1109/ASPDAC.2012.6164983
   Cauley S, 2010, IEEE T COMPUT AID D, V29, P636, DOI 10.1109/TCAD.2010.2042901
   Chen TH, 2001, DES AUT CON, P559, DOI 10.1109/DAC.2001.935571
   Chen YQ, 2008, ACM T MATH SOFTWARE, V35, DOI 10.1145/1391989.1391995
   Chiprout E, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P485, DOI 10.1109/ICCAD.2004.1382626
   Chou CH, 2011, ICCAD-IEEE ACM INT, P494, DOI 10.1109/ICCAD.2011.6105374
   Davis TA, 2009, ACM T MATH SOFTWARE, V35, DOI 10.1145/1462173.1462176
   Feng Z, 2011, IEEE T VLSI SYST, V19, P1823, DOI 10.1109/TVLSI.2010.2059718
   GEORGE A, 1973, SIAM J NUMER ANAL, V10, P345, DOI 10.1137/0710032
   Kozhaya JN, 2002, IEEE T COMPUT AID D, V21, P1148, DOI 10.1109/TCAD.2002.802271
   Liu XX, 2013, ICCAD-IEEE ACM INT, P561, DOI 10.1109/ICCAD.2013.6691171
   Nassif SR, 2008, ASIA S PACIF DES AUT, P317
   Qian HF, 2005, IEEE T COMPUT AID D, V24, P1204, DOI 10.1109/TCAD.2005.850863
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Sun K, 2007, IEEE IC CAD, P54, DOI 10.1109/ICCAD.2007.4397243
   Yang JL, 2011, ICCAD-IEEE ACM INT, P482, DOI 10.1109/ICCAD.2011.6105372
   Zeng ZY, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1970353.1970361
   Zhang C., 2012, PROPELL EXPLOS PYROT, V37, P235, DOI DOI 10.1161/HYPERTENSI0NAHA.111
   Zhang L, 2015, INT SYM QUAL ELECT, P715
   Zhao XQ, 2011, ICCAD-IEEE ACM INT, P543, DOI 10.1109/ICCAD.2011.6105383
   Zhong Y, 2010, INT SYM QUAL ELECT, P277, DOI 10.1109/ISQED.2010.5450430
   [No title captured]
NR 23
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 26
DI 10.1145/2806885
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400008
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Design-for-Testability for Multi-Cycle Broadside Tests by Holding of
   State Variables
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design-for-testability; multi-cycle broadside tests;
   offline test generation; on-chip test generation; transition faults
ID FAULT COVERAGE; POWER; REDUCTION
AB This article describes a design-for-testability approach for increasing the transition fault coverage of multicycle broadside tests. Earlier methods addressed two-cycle tests. The importance of multi-cycle tests results from the ability to produce more compact test sets than possible with two-cycle tests, from the fact that when multi-cycle tests are applied at-speed, they can detect defects that are not detected by two-cycle tests and from their ability to avoid overtesting of delay faults. The approach described in this article is based on holding the values of selected state variables constant during the functional clock cycles of a multi-cycle broadside test. This allows new tests to be produced, which are different from broadside tests, without relying on nonfunctional toggling of state variables as in earlier methods for two-cycle tests. Experimental results show significant improvements in transition fault coverage using a fixed set of hold configurations for two types of multi-cycle broadside test sets: (1) test sets that are stored and applied from an external tester, and (2) functional broadside test sets that are generated using on-chip hardware.
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU SRC [2011-TJ-2135]
FX This work was supported in part by SRC Grant No. 2011-TJ-2135.
CR Abramovici M., 1995, DIGITAL SYSTEMS TEST
   Cheng K.-T., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P403, DOI 10.1109/TEST.1991.519700
   Dasgupta S., 1981, Proc. Fault-Tolerant Compt. Symp, P880
   Devtaprasanna N., 2005, Proc. International Test Conference, P256, DOI DOI 10.1109/TEST.2005.1583983
   Ko HF, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P649, DOI 10.1109/ISQED.2008.64
   Lee KJ, 2004, ASIAN TEST SYMPOSIUM, P26
   LEE SY, 1995, IEEE T COMPUT AID D, V14, P1128, DOI 10.1109/43.406714
   MAO WW, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P387, DOI 10.1109/TEST.1990.114046
   Maxwell PC, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P250, DOI 10.1109/TEST.1996.556969
   Pomeranz I., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P923, DOI 10.1109/TEST.1999.805824
   Pomeranz I, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P198, DOI 10.1109/ATS.1998.741614
   Pomeranz I, 2013, IEEE T VLSI SYST, V21, P124, DOI 10.1109/TVLSI.2011.2179682
   Pomeranz I, 2011, IEEE T COMPUT AID D, V30, P1253, DOI 10.1109/TCAD.2011.2138470
   Pomeranz I, 2011, IEEE VLSI TEST SYMP, P84, DOI 10.1109/VTS.2011.5783760
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Rosinger P, 2004, IEEE T COMPUT AID D, V23, P1142, DOI 10.1109/TCAD.2004.829797
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SAVIR J, 1993, IEEE T COMPUT AID D, V12, P1232, DOI 10.1109/43.238615
   Savir J., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P722, DOI 10.1109/TEST.1991.519737
   Tekumalla RC, 1997, PR IEEE COMP DESIGN, P648, DOI 10.1109/ICCD.1997.628934
   Touba NA, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P393, DOI 10.1109/VTEST.1996.510884
   Wang S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1296, DOI 10.1109/DATE.2004.1269074
   Wang SM, 2008, PROC EUR TEST SYMP, P125, DOI 10.1109/ETS.2008.12
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
   Xu G, 2007, ASIAN TEST SYMPOSIUM, P335, DOI 10.1109/ATS.2007.96
   Zhen Chen, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P141, DOI 10.1109/VTS.2010.5469590
NR 26
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 19
DI 10.1145/2566665
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400010
DA 2024-07-18
ER

PT J
AU Zhao, W
   Ma, JX
   Tehranipoor, M
   Chakravarty, S
AF Zhao, Wei
   Ma, Junxia
   Tehranipoor, Mohammad
   Chakravarty, Sreejit
TI Power-Safe Application of TDF Patterns to Flip-Chip Designs during Wafer
   Test
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Transition delay faults; low-power test; peak current; flip-chip
   design; layout-aware
ID SHIFT-POWER; SCAN; REDUCTION; CIRCUITS
AB Due to high switching activities in test mode, circuit power consumption is higher than its functional operation. Large switching in the circuit during launch-to-capture cycles not only negatively impacts circuit performance causing overkill, but could also burn tester probes during wafer test due to the excessive current they must drive. It is necessary to develop a quick and effective method for evaluating each pattern, identifing high-power patterns considering functional and tester probes' current limits and making the final pattern set power-safe. Compared with previous low-power methods that deal with scan structure modification or pattern filling techniques, the new proposed method takes into account layout information and resistance in the power distribution network and can identify peak current among C4 power bumps. Post-processing steps replace power-unsafe patterns with low-power ones. The final pattern set provides considerable peak current reduction while fault coverage is maintained.
C1 [Zhao, Wei; Ma, Junxia; Tehranipoor, Mohammad] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
C3 University of Connecticut
RP Zhao, W (corresponding author), Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA.
EM wzhao@engr.uconn.edu
FU LSI Corporation; NSF [CCF 0811632]
FX This work was supported in part by a grant from LSI Corporation and NSF
   CCF 0811632.
CR AHMED N., 2007, P DES AUT C DAC 07
   Chiprout E, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P485, DOI 10.1109/ICCAD.2004.1382626
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Elshoukry M, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230809
   GERSTENDORFER S, 1999, P IEEE INT TEST C IT
   Girard P, 2002, IEEE DES TEST COMPUT, V19, P82, DOI 10.1109/MDT.2002.1003802
   GIRARD P., 2009, POWER AWARE TESTING
   Huang TC, 2001, IEEE T COMPUT AID D, V20, P911, DOI 10.1109/43.931040
   ITRS, 2010, IEEE T CAD INT CIR S
   Kokrady AA, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P760
   KUNDU S., 2004, P IEEE INT TEST C IT
   LEE J., 2008, P DES AUT TEST EUR D
   Lin XJ, 2008, J ELECTRON TEST, V24, P327, DOI 10.1007/s10836-007-5048-9
   Liu CS, 2005, INT SYM DEFEC FAU TO, P552, DOI 10.1109/DFTVS.2005.66
   MA J., 2009, P IEEE VLSI TEST S V
   POLITECNICO DI TORINO, 2002, ITC 99 BENCHM DEV CA
   Remersaro S, 2007, I CONF VLSI DESIGN, P793, DOI 10.1109/VLSID.2007.101
   Rosinger P, 2004, IEEE T COMPUT AID D, V23, P1142, DOI 10.1109/TCAD.2004.829797
   Sankaralingam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P35, DOI 10.1109/VTEST.2000.843824
   SANKARALINGAM R., 2002, P IEEE INT S DEF FAU
   SANKARALINGAM R., 2001, P VLSI TEST S VTS 01
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P51, DOI 10.1109/MDT.2010.52
   WANG J., 2006, P IEEE INT TEST C IT
   Wang LT, 2008, MORG KAUF SER SYST, P1
   WEN X., 2005, P VLSI TEST S VTS 05
   ZHAO W, 2010, P AS TEST C ATS 10
NR 26
TC 4
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 43
DI 10.1145/2491477.2491487
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700010
DA 2024-07-18
ER

PT J
AU Dong, W
   Li, P
AF Dong, Wei
   Li, Peng
TI Parallel Circuit Simulation with Adaptively Controlled Projective
   Integration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Transient simulation; explicit numerical integration; parallel computing
ID STEADY-STATE ANALYSIS
AB In this article, a parallel transient circuit simulation approach based on an adaptively-controlled time-stepping scheme is proposed. Different from the widely-used implicit numerical integration techniques in most transient simulators, this work exploits the recently-developed explicit telescopic projective numerical integration method for efficient parallel circuit simulation. Because telescopic projective integration addresses the well-known stability issue of explicit numerical integrations by adopting combinations of inner integrators and outer integrators in a multilevel fashion, the simulation time-step is no longer limited by the smallest time constant in the circuit. With dynamic control of telescopic projective integration, the proposed projective integration framework not only leads to noticeable efficiency improvement in circuit simulation, it also lends itself to straightforward parallelization due to its explicit nature. The latter has led to encouraging runtime efficiencies, observed on shared-memory parallel platforms. In addition to solving standard initial-value problems (IVPs) of differential equations, the same telescopic integration framework is adopted for solving final-value problems (FVPs), where the system is integrated backwards in time. Through a new elegant formulation, we show how an IVP and FVP can be simultaneously solved to allow for a coarse-grained bidirectional parallel circuit simulation scheme. Such a bidirectional approach is demonstrated in the context of parallel shooting-Newton-based steady-state circuit analysis. The proposed bidirectional approach has unique and favorable properties: the solutions of the two ODE problems are completely data-independent with built-in automatic load balancing.
C1 [Dong, Wei] Texas Instruments Inc, Dallas, TX 75243 USA.
   [Li, Peng] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
C3 Texas Instruments; Texas A&M University System; Texas A&M University
   College Station
RP Dong, W (corresponding author), Texas Instruments Inc, 12500 TI Blvd,MS 8714, Dallas, TX 75243 USA.
EM weidong@ti.com; pli@neo.tamu.edu
FU National Science Foundation [0747423]; Semiconductor Research
   Corporation; Texas Analog Center for Excellence [2008-HC-1836]; Division
   of Computing and Communication Foundations; Direct For Computer & Info
   Scie & Enginr [0747423] Funding Source: National Science Foundation
FX This material is based on work supported by the National Science
   Foundation under grant 0747423, and the Semiconductor Research
   Corporation and the Texas Analog Center for Excellence under contract
   2008-HC-1836.
CR APRILLE TJ, 1972, PR INST ELECTR ELECT, V60, P108, DOI 10.1109/PROC.1972.8563
   BACHLE S., 2004, 141 DFG RES CTR
   Chua L., 1975, Computer-aided analysis of electronic circuits: algorithms and computational techniques
   COLON FR, 1973, IEEE J SOLID-ST CIRC, VSC-8, P260, DOI 10.1109/JSSC.1973.1050394
   DEVGAN A, 1994, IEEE T COMPUT AID D, V13, P746, DOI 10.1109/43.285249
   Dong W, 2008, DES AUT CON, P238
   Dong W, 2009, DES AUT CON, P382
   Gear CW, 2003, SIAM J SCI COMPUT, V24, P1091, DOI 10.1137/S1064827501388157
   Gear CW, 2004, PHYS LETT A, V321, P335, DOI 10.1016/j.physleta.2003.12.041
   Gear CW, 2003, J COMPUT PHYS, V187, P95, DOI 10.1016/S0021-9991(03)00082-2
   Griffith R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P276, DOI 10.1109/ICCAD.1997.643531
   Kundert K.S., 1995, DESIGNERS GUIDE SPIC
   Lelarasmee E., 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-1, P131, DOI 10.1109/TCAD.1982.1270004
   Lumsdaine A, 1996, IEEE T COMPUT AID D, V15, P716, DOI 10.1109/43.503940
   Nagel L. W., 1975, SPICE2: A Computer Program to Simulate Semiconductor Circuits
   Peng H, 2009, ASIA S PACIF DES AUT, P397, DOI 10.1109/ASPDAC.2009.4796513
   Telichevesky R, 1996, PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P437, DOI 10.1109/CICC.1996.510592
   Thornquist Heidi K., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P410, DOI 10.1145/1687399.1687477
   Wei Dong, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P403, DOI 10.1145/1687399.1687476
   Wever U., 1996, Proceedings of the Twenty-Ninth Hawaii International Conference on System Sciences, P442, DOI 10.1109/HICSS.1996.495492
   White J. K., 2012, Relaxation Techniques for the Simulation of VLSI Circuits, V20
   Xiaoji Ye, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P73, DOI 10.1109/ICCAD.2008.4681554
NR 22
TC 0
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 44
DI 10.1145/2003695.2003704
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800008
DA 2024-07-18
ER

PT J
AU Raval, RK
   Fernandez, CH
   Bleakley, CJ
AF Raval, R. K.
   Fernandez, C. H.
   Bleakley, C. J.
TI Low-Power TinyOS Tuned Processor Platform for Wireless Sensor Network
   Motes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Embedded system design; hardware-software codesign;
   Wireless Sensor Network; low power processor
AB In this article we describe a low-power processor platform for use in Wireless Sensor Network (WSN) nodes (motes). WSN motes are small, battery-powered devices comprised of a processor, sensors, and a radio frequency transceiver. It is expected that WSNs consisting of large numbers of motes will offer long-term, distributed monitoring, and control of real-world equipment and phenomena. A key requirement for these applications is long battery life. We investigate a processor platform architecture based on an application-specific programmable processor core, System-On-Chip bus, and a hardware accelerator. The architecture improves on the energy consumption of a conventional microprocessor design by tuning the architecture for a suite of TinyOS-based WSN applications. The tuning method used minimizes changes to the instruction set architecture facilitating rapid software migration to the new platform. The processor platform was implemented and validated in an FPGA-based WSN mote. The benefits of the approach in terms of energy consumption are estimated to be a reduction of 48% for ASIC implementation relative to a conventional programmable processor for a typical TinyOS application suite without use of voltage scaling.
C1 [Raval, R. K.; Fernandez, C. H.; Bleakley, C. J.] Natl Univ Ireland Univ Coll Dublin, UCD Complex & Adapt Syst Lab CASL, UCD Sch Comp Sci & Informat CSI, Dublin 4, Ireland.
C3 University College Dublin
RP Raval, RK (corresponding author), Natl Univ Ireland Univ Coll Dublin, UCD Complex & Adapt Syst Lab CASL, UCD Sch Comp Sci & Informat CSI, Dublin 4, Ireland.
EM rajkumar.raval@ucd.ie; carloshdez@gmail.com; chris.bleakley@ucd.ie
RI Bleakley, Chris/H-4056-2019
OI Bleakley, Chris/0000-0001-8149-9015
FU Enterprise Ireland [PC/2005/175]; Science Foundation Ireland [NAP63]
FX This work was supported by Enterprise Ireland (ref: PC/2005/175) and by
   Science Foundation Ireland (ref: NAP63).
CR Akyildiz IF, 2002, IEEE COMMUN MAG, V40, P102, DOI 10.1109/MCOM.2002.1024422
   *ATM CORP, 2004, 8 BIT AVR MICR 128K
   Ekanayake V, 2004, ACM SIGPLAN NOTICES, V39, P27, DOI 10.1145/1037187.1024397
   Fernández CH, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P132
   FINCHELSTEIN DF, 2005, THESIS MIT
   Gay D, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274860
   Hanson S, 2008, IEEE J SOLID-ST CIRC, V43, P881, DOI 10.1109/JSSC.2008.917505
   Hempstead M, 2005, CONF PROC INT SYMP C, P208, DOI 10.1109/ISCA.2005.12
   Hempstead M, 2004, CONF LOCAL COMPUT NE, P585
   HEMPSTEAD M, 2009, P 2009 INT C COMP AR, P215
   Hempstead M., 2006, Proc. of the 2006 International Conference on Compilers, Architecture, P368
   Hempstead M, 2008, J LOW POWER ELECTRON, V4, P11, DOI 10.1166/jolpe.2008.156
   Hill J, 2004, COMMUN ACM, V47, P41, DOI 10.1145/990680.990705
   HILL J, 2000, P 9 INT C ARCH SUPP
   Hill J L, 2003, THESIS U CALIFORNIA
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Landsiedel O, 2005, Second IEEE Workshop on Embedded Networked Sensors, P37, DOI 10.1109/EMNETS.2005.1469097
   LEOPOLD M, 2004, THESIS U COPENHAGEN
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   LORENTZEN AV, 2004, THESIS TU DENMARK DE
   LYNCH C, 2005, P WORKSH REAL WORLD, P1
   Muttersbach J., 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), P52, DOI 10.1109/ASYNC.2000.836791
   Mysore S, 2008, I CONF VLSI DESIGN, P59, DOI 10.1109/VLSI.2008.72
   Nazhandali L, 2005, CONF PROC INT SYMP C, P197, DOI 10.1109/ISCA.2005.26
   Nazhandali L., 2005, International Conference on Compilers, Architecture and Synthesis for Embedded Systems, P249
   NECCHI L, 2006, P 12 IEEE S AS CIRC, P80
   O'Flynn B, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P370
   Polastre J, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P364
   Shnayder Victor., 2004, P 2 INT C EMBEDDED N, P188
   *TINYOS, 2009, OP SOURC DISTR COMM
   Titzer BenL., 2005, Proceedings of the 4th International Symposium on Information Processing in Sensor Networks, P67
   *TX INSTR INC, 2004, DAT MSP430 MIX SIGN
   Warneke BA, 2004, ISSCC DIG TECH PAP I, V47, P316, DOI 10.1109/ISSCC.2004.1332721
NR 33
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2010
VL 15
IS 3
AR 23
DI 10.1145/1754405.1754408
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 618NC
UT WOS:000279361400003
OA Green Published
DA 2024-07-18
ER

PT J
AU Chang, LP
   Du, CD
AF Chang, Li-Pin
   Du, Chun-Da
TI Design and Implementation of an Efficient Wear-Leveling Algorithm for
   Solid-State-Disk Microcontrollers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms; Wear leveling; flash memory;
   solid-state disks; embedded systems
ID FLASH TRANSLATION; PERFORMANCE; LAYER
AB Solid-state disks (SSDs) are storage devices that emulate hard drives with flash memory. They have been widely deployed in mobile computers as disk drive replacements. Flash memory is organized in terms of erase blocks. With the current technology, a block can reach the end of its lifetime after thousands of erasure operations. Wear leveling is a technique to evenly erase the entire flash memory so that all blocks remain alive as long as possible. This study introduces a new wear-leveling algorithm based the observation that, under a real-life mobile PC's workload, most erasure operations are contributed by a small fraction of blocks. Our key ideas are 1) moving rarely updated data to a block that is extraordinarily worn and 2) avoiding repeatedly involving a block in wear-leveling activities. This study presents a successful implementation of the proposed wear-leveling algorithm using about 200 bytes of RAM in an SSD controller rated at 33 MHz. Evaluation results show that this algorithm achieves even wear of the entire flash memory while reducing the overheads of extra flash-memory operations.
C1 [Chang, Li-Pin; Du, Chun-Da] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Tsing Hua University
RP Chang, LP (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
EM lpchang@cs.nctu.edu.tw; jingdar@gmail.com
FU National Science Council, Taiwan, ROC [NSC 95-2221-E-009-063, NSC
   96-2218-E009-017]
FX This work is supported in part by research grants NSC 95-2221-E-009-063
   and NSC 96-2218-E009-017 from the National Science Council, Taiwan, ROC.
CR Agrawal Nitin., 2008, Proc. Annual Technical Conference (ATC), P57
   [Anonymous], 2020, 128 LAYER NAND FLASH
   Ban A., 2004, Google Patents. US Patent, Patent No. [6,732,221, 6732221]
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chang YB, 2008, APPLIED COMPUTING 2008, VOLS 1-3, P1715
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Chung TS, 2006, LECT NOTES COMPUT SC, V4096, P394
   DEFOUW RJ, 2006, Patent No. 7139863
   Douglis Fred., 1994, P 1 USENIX C OPERATI, P3
   ESTAKHRI P, 1998, Patent No. 5835935
   *FREESC SEM, 2004, USB THUMB DRIV REF D
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   GONZALEZ CJ, 2006, Patent No. 7120729
   IEEE, 2006, 16662005 IEEE, P1, DOI DOI 10.1109/IEEESTD.2006.246485
   Jung Dawoon., 2007, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, P160, DOI DOI 10.1145/1289881
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   KIM H, 2008, P 10 IEEE INT S MULT, P527
   Kim HJ, 2002, IEICE T INF SYST, VE85D, P950
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   *M SYST, 2002, TNDOC017 M SYST
   Manning C., 2001, YAFFS SPECIFICATION
   *MICR, 2007, FLASH MEM ABSTR LAYE
   *MICR TECHN, 2008, TN2942 MICR TECHN
   *MOT INC, 2002, MC9S12UF32 SYST CHIP
   *NUM, 2008, AN1822 NUM
   *ONFI, 2009, OP NAND FLASH INT SP
   PARK C, 2006, P 21 IEEE NONV SEM M
   PERDUE K, 2008, WEAR LEVELING SPANSI
   REUMMLER C, 1993, P US ANN TECHN C, P405
   Roselli D, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 2000 USENIX ANNUAL TECHNICAL CONFERENCE, P41
   *SAMS EL CO, 2007, NSSD NAND FLASH BAS
   *SAMS EL CO, K9GAG08U0M 2G 8 BIT
   *SAMS EL CO, K9NBG08U5M 4 GB 8 BI
   *SANDISK CORP, 2003, SAND FLASH MEM CARDS
   *SER ATA INT ORG, 2007, SER ATA 2 6 SPEC
   *STMICROELECTRONIC, 2006, AN1822 STMICROELECTR
   *T13 TECHN COMM, 2000, ATAATAPI5 T13 TECHN
   Vogels W, 1999, OPERATING SYSTEMS REVIEW, VOL 33, NO 5, DECEMBER 1999, P93, DOI 10.1145/319344.319158
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
NR 44
TC 41
Z9 51
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 6
DI 10.1145/1640457.1640463
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600006
DA 2024-07-18
ER

PT J
AU Cong, J
   Fan, YP
   Xu, JJ
AF Cong, Jason
   Fan, Yiping
   Xu, Junjuan
TI Simultaneous Resource Binding and Interconnection Optimization Based on
   a Distributed Register-File Microarchitecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Performance; Behavioral synthesis;
   resource binding; distributed register file
ID ALLOCATION; COMPLEXITY
AB Behavior synthesis and optimization beyond the register-transfer level require an efficient utilization of the underlying platform features. This article presents a platform-based resource binding approach based on a Distributed Register-File Microarchitecture (DRFM), which makes efficient use of distributed embedded memory blocks as register files in modern FPGAs. DRFM contains multiple islands, each having a local register file, a functional unit pool, and data-routing logic. Compared to the traditional discrete-register counterpart, a DRFM allows use of the platform-featured on-chip memory or register-file IP blocks to implement its local register files, and this results in a substantial saving of multiplexing logic and global interconnects. DRFM provides a useful architectural template and a direct optimization objective for minimizing interisland connections for synthesis algorithms. Given the scheduling solution and resource (functional units) constraints, two novel algorithms in the resource binding stage are developed based on DRFM: (i) a simultaneous DRFM clustering and binding algorithm, which decides the configuration of DRFM and the assignment of operations into islands with the focus on optimizing global connections; (ii) a data-forwarding scheduling algorithm, which takes advantage of the operation slacks to handle the read-port restriction of register files. On the Xilinx Virtex4 FPGA platform, experimental results with a set of real-life test cases show a 50% logic area reduction achieved by applying our approach, with a 14.6% performance improvement, compared to the traditional discrete-register-based approach. Also, experiments on small-size designs show that our algorithm produces the same number of total connections and at most one more maximum feeding-in connection compared to optimal solutions generated by ILP.
C1 [Cong, Jason; Xu, Junjuan] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
   [Fan, Yiping] AutoESL Inc, Cupertino, CA 95014 USA.
C3 University of California System; University of California Los Angeles
RP Xu, JJ (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA.
EM irene.xu@cs.ucla.edu
CR [Anonymous], P 6 INT S HIGH PERF
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   BLAZEWICZ J, 1979, INFORM PROCESS LETT, V8, P60, DOI 10.1016/0020-0190(79)90143-1
   BUNCHUA S, 2004, THESIS SCH ELECT COM
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   CHEN D, 2003, P INT S LOW POW EL D
   Chen DM, 2004, ASIA S PACIF DES AUT, P68, DOI 10.1109/ASPDAC.2004.1337542
   Cong J, 2004, IEEE T COMPUT AID D, V23, P550, DOI 10.1109/TCAD.2004.825872
   CONG J, 2006, P ACM IEEE INT C COM
   Cong J., 2008, Proc. Design, P1057, DOI DOI 10.1145/1403375.1403629
   Cong J, 2006, IEEE INT SOC CONF, P199, DOI 10.1109/SOCC.2006.283880
   Dally WJ, 1999, 20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, P232, DOI 10.1109/ARVLSI.1999.756051
   Farkas KI, 1997, INT SYMP MICROARCH, P149, DOI 10.1109/MICRO.1997.645806
   *FFT, FFT PACK
   FREDMAN ML, 1987, J ACM, V34, P596, DOI 10.1145/28869.28874
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   Gebotys CH, 1997, DES AUT CON, P435, DOI 10.1145/266021.266192
   Huang C, 2007, IEEE T VLSI SYST, V15, P1191, DOI 10.1109/TVLSI.2007.904096
   HUANG CY, 1990, P 27 DES AUT C, P499
   Jeon J, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P662, DOI 10.1109/ASPDAC.2001.913385
   Kernighan B. W., 1970, BELL SYST TECH J, V49
   KHAILANY B, 2001, IEEE MICRO
   Kim DH, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P320, DOI 10.1109/ICCAD.2001.968640
   Kim T, 1995, INTEGRATION, V19, P133, DOI 10.1016/0167-9260(95)00009-5
   KIM T, 1995, CUST INT CIRC C P IE, P615
   Kusse E, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P155, DOI 10.1109/LPE.1998.708181
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEE HD, 1995, P AS S PAC DES AUT C, P93
   Lim KH, 2007, DES AUT CON, P765, DOI 10.1109/DAC.2007.375267
   Luthra M, 2003, PR IEEE COMP DESIGN, P140, DOI 10.1109/ICCD.2003.1240886
   Mandal CA, 1998, COMPUT MATH APPL, V35, P93, DOI 10.1016/S0898-1221(98)00076-5
   PANGRLE BM, 1991, IEEE T COMPUT AID D, V10, P1460, DOI 10.1109/43.97625
   RABAEY JM, 1991, IEEE DES TEST COMPUT, V8, P40, DOI 10.1109/54.82037
   RIXNER S, 1998, P 31 ANN ACM IEEE IN
   SEZNEC A, 2002, P 35 ANN ACM IEEE IN
   Singh A, 2002, ACM T DES AUTOMAT EL, V7, P643, DOI 10.1145/605440.605448
   SRIVASTAVA MB, 1995, IEEE T VLSI SYST, V3, P2, DOI 10.1109/92.365450
   STOK L, 1991, IEEE INT S CIRC SYST, V5, P2862
   STOK L, 1992, P IEEE ACM INT C COM
   Wong JL, 2002, DES AUT CON, P904
NR 40
TC 16
Z9 16
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 35
DI 10.1145/1529255.1529257
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700002
DA 2024-07-18
ER

PT J
AU Moiseev, K
   Kolodny, A
   Wimer, S
AF Moiseev, Konstantin
   Kolodny, Avinoam
   Wimer, Shmuel
TI Timing-Aware Power-Optimal Ordering of Signals
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID DELAY; VLSI
AB A computationally efficient technique for reducing interconnect active power in VLSI systems is presented. Power reduction is accomplished by simultaneous wire spacing and net ordering, such that cross-capacitances between wires are optimally shared. The existence of a unique poweroptimal wire order within a bundle is proven, and a method to construct this order is derived. The optimal order of wires depends only on the activity factors of the underlying signals; hence, it can be performed prior to spacing optimization. By using this order of wires, optimality of the combined solution is guaranteed (as compared with any other ordering and spacing of the wires). Timing-aware power optimization is enabled by simultaneously considering timing criticality weights and activity factors for the signals. The proposed algorithm has been applied to various interconnect layouts, including wire bundles from high-end microprocessor circuits in 65 nm technology. Interconnect power reduction of 17% on average has been observed in such bundles.
C1 [Moiseev, Konstantin; Kolodny, Avinoam] Technion Israel Inst Technol, Dept Elect Engn, IL-33000 Haifa, Israel.
   [Wimer, Shmuel] Intel Corp, Israel Dev Ctr, IL-31015 Haifa, Israel.
C3 Technion Israel Institute of Technology; Intel Corporation
RP Moiseev, K (corresponding author), Technion Israel Inst Technol, Dept Elect Engn, IL-33000 Haifa, Israel.
EM mkostya@ee.technion.ac.il; kolodny@ee.technion.ac.il;
   shmuel.wimer@intel.com
CR Abou-Seido AI, 2002, PR IEEE COMP DESIGN, P422, DOI 10.1109/ICCD.2002.1106806
   [Anonymous], 2002, IEEE COMPUT ARCHITEC
   Arunachalam R, 2003, IEEE COMP SOC ANN, P167, DOI 10.1109/ISVLSI.2003.1183442
   BARKE E, 1988, IEEE T COMPUT AID D, V7, P295, DOI 10.1109/43.3160
   Benini L, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P861, DOI 10.1109/DATE.1998.655959
   Bertozzi D, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P102, DOI 10.1109/DATE.2002.998256
   Boese K. D., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P81, DOI 10.1109/ICCD.1993.393400
   CHA M, 2006, IEE P-COMPUT DIG T, V153, P93
   Chen PH, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P68, DOI 10.1109/ICCAD.2000.896453
   Cong J, 2001, IEEE T COMPUT AID D, V20, P1164, DOI 10.1109/43.945311
   Ghoneima M, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P66, DOI 10.1145/1013235.1013257
   Gupta P, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P431, DOI 10.1109/ICVD.2004.1260960
   HSIEH CT, 2000, P C DES AUT TEST EUR, P612
   *ITRS, 2005, ITRS REP
   JHANG KS, 1994, P IEEE AS PAC C CIRC, P536
   Kahng AB, 1996, IEEE IC CAD, P30, DOI 10.1109/ICCAD.1996.568907
   Kahng AB, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P471, DOI 10.1109/DATE.1998.655900
   Kim KW, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P318, DOI 10.1109/ICCAD.2000.896492
   LYUH CG, 2002, P ICCAD 02, P609
   MACII E, 2003, P 13 ACM GREAT LAK S, P198
   Moiseev K, 2008, INTEGRATION, V41, P253, DOI 10.1016/j.vlsi.2007.06.002
   Moiseev K, 2006, IEEE INT SYMP CIRC S, P329
   Mui ML, 2004, IEEE T ELECTRON DEV, V51, P195, DOI 10.1109/TED.2003.820651
   Naroska E, 2005, IEEE INT SYMP CIRC S, P109, DOI 10.1109/ISCAS.2005.1464536
   Sapatnekar SS, 1996, IEEE T COMPUT AID D, V15, P1001, DOI 10.1109/43.511579
   Shin Y, 2001, DES AUT CON, P750, DOI 10.1109/DAC.2001.935605
   Stellari F, 2000, IEEE T ELECTRON DEV, V47, P222, DOI 10.1109/16.817589
   Weiser U., 2004, Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'04), P7, DOI [10.1145/966747.966750, DOI 10.1145/966747.966750]
   Wimer S, 2006, IEEE T CIRCUITS-I, V53, P1089, DOI 10.1109/TCSI.2006.869902
   Zhang H, 2000, IEEE T VLSI SYST, V8, P264, DOI 10.1109/92.845893
NR 30
TC 11
Z9 12
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 65
DI 10.1145/1391962.1391973
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400011
DA 2024-07-18
ER

PT J
AU Panda, SK
   Roy, A
   Chakrabarti, PP
   Kumar, R
AF Panda, S. K.
   Roy, Arnab
   Chakrabarti, P. P.
   Kumar, Rajeev
TI Simulation-Based Verification using Temporally Attributed Boolean Logic
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB We propose a specification logic called Temporally Attributed Boolean (TAB) Logic for Assertion Based Verification, which allows us to: (i) represent assertions succinctly, (ii) incorporate data-orientation and (iii) associate timing to design intentions. TABLogic allows us to write specifications functionally linking system variables from different temporal contexts. We present examples to show the motivation for this logic especially in the context of high level modeling of complex real time systems. We formally define TAB Logic, formulate the problem of verification on a simulation trace and present efficient algorithms to check TAB assertions, both offline and online. We present results of application of TAB Logic for Instruction Semantics and Bus Transaction Verification of a bus integrated pipelined processor core implementation. We also employ TAB Logic to validate the Interrupt mode behavior of the processor core implementation. Further, we show the utility of TAB Logic in fault detection. Finally, we demonstrate the applicability of TAB Logic in the domain of simulation based verification of analog circuits like Operational Amplifiers and DC-DC Converters. We finally discuss the limitations of TAB logic and conclude.
C1 [Panda, S. K.; Roy, Arnab; Chakrabarti, P. P.; Kumar, Rajeev] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Panda, SK (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM subrat@cse.iitkgp.ernet.in
RI Kumar, Rajeev/I-3506-2019
OI Kumar, Rajeev/0000-0001-5545-6919; Kumar, Rajeev/0000-0003-0233-6563
CR Alur R., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P390, DOI 10.1109/LICS.1990.113764
   Alur R., 1990, P 17 INT C AUT LANG, P322
   [Anonymous], System Verilog Assertions
   [Anonymous], 1995, Temporal verification of reactive systems-safety
   [Anonymous], INTRO ALGORITHMS
   [Anonymous], 1991, The Temporal Logic of Reactive and Concurrent Systems
   [Anonymous], Property Specification Patterns
   BONFINI G, 2006, DATE 06 P C DES AUT, P88
   Clarke EM, 1997, FORM METHOD SYST DES, V10, P47, DOI 10.1023/A:1008615614281
   CLARKE EM, 1989, LECT NOTES COMPUT SC, V354, P428, DOI 10.1007/BFb0013029
   COHEN B, 2003, PSL SUGAR QUICK REFE
   D'Angelo B, 2005, 12TH INTERNATIONAL SYMPOSIUM ON TEMPORAL REPRESENTATION AND REASONING, PROCEEDINGS, P166, DOI 10.1109/TIME.2005.26
   Drusinsky D, 2000, LECT NOTES COMPUT SC, V1885, P323
   Emerson E. A., 1999, Proceedings. 14th Symposium on Logic in Computer Science (Cat. No. PR00158), P336, DOI 10.1109/LICS.1999.782628
   EMERSON EA, 1991, P 2 INT WORKSH COMP, P136
   Finkbeiner B, 2005, FORM METHOD SYST DES, V27, P253, DOI 10.1007/s10703-005-3399-3
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Harel E., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P402, DOI 10.1109/LICS.1990.113765
   Havelund K, 2002, LECT NOTES COMPUT SC, V2280, P342
   HAVELUND K, 2004, FORM METHOD SYST DES, P189
   HAVLICEK J, PSL SVA 2 STAND ASSE
   KOYMANS R, 1985, LECT NOTES COMPUT SC, V207, P231
   KOYMANS R, 1990, REAL-TIME SYST, V2, P255, DOI 10.1007/BF01995674
   Koymans R, 1983, PODC, P187
   Kuhn T, 2001, DES AUT CON, P413, DOI 10.1109/DAC.2001.935544
   Kupferman O, 2001, FORM METHOD SYST DES, V19, P291, DOI 10.1023/A:1011254632723
   LEE I., 1999, P INT C PAR DISTR PR
   Ostroff J.S., 1989, TEMPORAL LOGIC REAL
   Panda SK, 2007, I CONF VLSI DESIGN, P57, DOI 10.1109/VLSID.2007.141
   Rosu G., 2001, SYNTHESIZING DYNAMIC
   SWAN S, 2004, ENABLING PSL ASSERTI
NR 31
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 63
DI 10.1145/1391962.1391971
PG 52
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400009
DA 2024-07-18
ER

PT J
AU Huffmire, T
   Brotherton, B
   Callegari, N
   Valamehr, J
   White, J
   Kastner, R
   Sherwood, T
AF Huffmire, Ted
   Brotherton, Brett
   Callegari, Nick
   Valamehr, Jonathan
   White, Jeff
   Kastner, Ryan
   Sherwood, Tim
TI Designing secure systems on reconfigurable hardware
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; security; field programmable gate arrays (FPGAs); advanced
   encryption standard (AES); memory protection; separation; isolation;
   controlled sharing; hardware security; reference monitors; execution
   monitors; enforcement mechanisms; security policies; static analysis;
   security primitives; systems-on-a-chip (SoCs)
AB The extremely high cost of custom ASIC fabrication makes FPGAs an attractive alternative for deployment of custom hardware. Embedded systems based on reconfigurable hardware integrate many functions onto a single device. Since embedded designers often have no choice but to use soft IP cores obtained from third parties, the cores operate at different trust levels, resulting in mixed-trust designs. The goal of this project is to evaluate recently proposed security primitives for reconfigurable hardware by building a real embedded system with several cores on a single FPGA and implementing these primitives on the system. Overcoming the practical problems of integrating multiple cores together with security mechanisms will help us to develop realistic security-policy specifications that drive enforcement mechanisms on embedded systems.
C1 [Huffmire, Ted] USN, Postgrad Sch, Dept Comp Sci, Monterey, CA 93943 USA.
   [Brotherton, Brett] Special Technol Lab, Santa Barbara, CA 93111 USA.
   [Callegari, Nick; Valamehr, Jonathan; White, Jeff] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Kastner, Ryan] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Sherwood, Tim] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA.
C3 United States Department of Defense; United States Navy; Naval
   Postgraduate School; University of California System; University of
   California Santa Barbara; University of California System; University of
   California San Diego; University of California System; University of
   California Santa Barbara
RP Huffmire, T (corresponding author), USN, Postgrad Sch, Dept Comp Sci, Monterey, CA 93943 USA.
EM tdhuffmi@nps.edu; brett.brotherton@gmail.com;
   nick_callegari@ece.ucsb.edu; valamehr@ece.ucsb.edu;
   jdwhite08@engineering.ucsb.edu; kastner@ucsd.edu; sher-wood@cs.ucsb.edu
OI Kastner, Ryan/0000-0001-9062-5570; Sherwood, Timothy/0000-0002-6550-6075
CR [Anonymous], 1999, ANN INT CRYPT C
   [Anonymous], P IEEE S SEC PRIV OA
   [Anonymous], P 9 INT C ARCH SUPP
   [Anonymous], P 10 ANN IEEE S FIEL
   Bondhugula U, 2006, P 20 IEEE INT PAR DI
   BOSSUET L, 2004, P 18 INT PAR DISTR P
   CHIEN A, 1999, 7 ANN IEEE S FIELD P
   GOGNIAT G, 2006, P 39 HAW INT C SYST
   HADZIC I, 1999, P 9 INT WORKSH FIELD
   HARPER S, 2003, P 14 IEEE INT WORKSH
   HARPER S, 2004, P 37 HAW INT C SYST
   HUFFMIRE T, 2007, P IEEE S SEC PRIV OA
   Huffmire Ted, 2006, P EUR S RES COMP SEC
   Irvine CE, 2004, PROCEEDINGS FROM THE FIFTH IEEE SYSTEMS, MAN AND CYBERNETICS INFORMATION ASSURANCE WORKSHOP, P109, DOI 10.1109/IAW.2004.1437805
   KEMMERER R, 1983, ACM T COMPUT SYST
   LACH J, 1999, P IEEE CUST INT CIRC
   Lee RB, 2005, CONF PROC INT SYMP C, P2, DOI 10.1109/ISCA.2005.14
   Levin T. E., 2004, NPSCS05003
   MCGRATH D, 2005, EE TIMES
   McLean Mark., 2007, Military Embedded Systems Mag
   MILANOWSKI R, 2006, CHIP DES MAG
   *NAT SEC TEL INF S, 1995, NSTISSAM TEMP 2 95 R
   NGO H, 2005, P IEEE COMP SOC ANN
   Percival Colin, 2005, CACHE MISSING FUN PR
   Rushby J., 2000, DOTFAAAR9958
   Rushby J., 1984, Proceedings of the 7th DoD/NBS Computer Security Conference, P294
   SALEFSKI B, 2001, P DES AUT C DAC
   SALTZER J. H., 1974, COMMUN ACM, V17, P7
   SALTZER JH, 1974, COMMUN ACM, V17, P388, DOI 10.1145/361011.361067
   SAPUTRA H, 2003, IEEE DES AUT TEST EU
   Standaert RX, 2003, LECT NOTES COMPUT SC, V2778, P701
   THOMPSON K, 1984, COMMUN ACM, V27, P761, DOI 10.1145/358198.358210
   Weissman C, 2003, 19TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P2, DOI 10.1109/CSAC.2003.1254305
   WITCHEL E, 2002, 10 INT C ARCH SUPP P
   *XIL INC, 2006, PLAN METH GUID
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 39
TC 19
Z9 26
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 44
DI 10.1145/1367045.1367053
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900008
DA 2024-07-18
ER

PT J
AU Manolios, P
   Srinivasan, SK
AF Manolios, Panagiotis
   Srinivasan, Sudarshan K.
TI Automatic verification of safety and liveness for pipelined machines
   using WEB refinement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; reliability; refinement maps; flushing; commitment; SAT;
   pipelined machines; verification; refinement; bisimulation; liveness
ID FORMAL VERIFICATION; MICROPROCESSOR; MODEL
AB We show how to automatically verify that complex pipelined machine models satisfy the same safety and liveness properties as their instruction-set architecture (ISA) models by using well-founded equivalence bisimulation (WEB) refinement. We show how to reduce WEB-refinement proof obligations to formulas expressible in the decidable logic of counter arithmetic with lambda expressions and uninterpreted functions (CLU). This allows us to automate the verification of the pipelined machine models by using the UCLID decision procedure to transform CLU formulas to Boolean satisfiability problems. To relate pipelined machine states to ISA states, we use the commitment and flushing refinement maps. We evaluate our work using 17 pipelined machine models that contain various features, including deep pipelines, precise exceptions, branch prediction, interrupts, and instruction queues. Our experimental results show that the overhead of proving liveness, obtained by comparing the cost of proving both safety and liveness with the cost of only proving safety, is about 17%, but depends on the refinement map used; for example, the liveness overhead is 23% when flushing is used and is negligible when commitment is used.
C1 [Manolios, Panagiotis] Northwestern Univ, Coll Comp & Informat Sci, Boston, MA 02115 USA.
   [Srinivasan, Sudarshan K.] N Dakota State Univ, Dept Elect & Comp Engn, Fargo, ND 58105 USA.
C3 Northwestern University; North Dakota State University Fargo
RP Manolios, P (corresponding author), Northwestern Univ, Coll Comp & Informat Sci, Boston, MA 02115 USA.
EM sudarshan.srinivasan@ndsu.edu
OI Manolios, Panagiotis/0000-0003-0519-9699
CR AAGAARD MD, 2003, SOFTWARE TOOLS TECHN, V4, P298
   AAGAARD MD, 2001, LNCS, V2144, P433
   Abadir MS, 2003, FORM METHOD SYST DES, V22, P117, DOI 10.1023/A:1022917321255
   [Anonymous], LNCS
   [Anonymous], 2000, Computer-Aided Reasoning: An Approach
   [Anonymous], 2002, LNCS, DOI DOI 10.1007/3-540-45657-0
   Arons T, 2000, LECT NOTES COMPUT SC, V1785, P487
   Bentley B, 2001, DES AUT CON, P244
   Bentley B., 2005, VALIDATING MODERN MI
   BRYANT RE, 1999, LNCS, V1633, P470
   DEMOURA L, 2006, YICES HOMEPAGE
   Ganzinger H, 2004, LECT NOTES COMPUT SC, V3114, P175, DOI 10.1007/978-3-540-27813-9_14
   HOSABETTU R, 1999, LECT NOTES COMPUTER, V1633, P686
   Huggins J. K., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P563, DOI 10.1145/296333.296345
   JONES RB, 1998, LECT NOTES COMPUTER, V1522, P2
   Kane R, 2006, DES AUT TEST EUROPE, P1234
   KROENING D, 2001, THESIS U SAARLANDES
   Lahiri SK, 2002, LECT NOTES COMPUT SC, V2517, P142
   Ludden JM, 2002, IBM J RES DEV, V46, P53, DOI 10.1147/rd.461.0053
   Manolios P, 2005, IEEE IC CAD, P863, DOI 10.1109/ICCAD.2005.1560183
   Manolios P, 2005, DES AUT TEST EUROPE, P1304, DOI 10.1109/DATE.2005.257
   Manolios P, 2005, THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P189
   Manolios P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P168, DOI 10.1109/DATE.2004.1268844
   Manolios P, 2003, LECT NOTES COMPUT SC, V2860, P304
   Manolios P, 2000, LECT NOTES COMPUT SC, V1954, P161
   MANOLIOS P, 2003, GITCERCS0317 COLL CO
   MANOLIOS P, 2005, PARAMETERIZED BENCHM
   Manolios Panagiotis, 2001, Ph.D. thesis
   McMillan KL, 1998, LECT NOTES COMPUT SC, V1427, P110, DOI 10.1007/BFb0028738
   MISHRA P, 2002, P IFIP WCC STREAM 7, V219, P81
   Owre S., 2001, PVS SYSTEM GUIDE
   Patankar VA, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P282, DOI 10.1109/ICVD.1999.745161
   RYAN L, 2008, SIEGE HOMEPAGE
   Sawada J, 2002, FORM METHOD SYST DES, V20, P187, DOI 10.1023/A:1014122630277
   SAWADA J, 1999, THESIS U TEXAS AUSTI
   SRIVAS M, 1990, IEEE SOFTWARE, V7, P52, DOI 10.1109/52.57892
   Velev MN, 2004, ASIA S PACIF DES AUT, P316, DOI 10.1109/ASPDAC.2004.1337588
   Velev MN, 2000, DES AUT CON, P112, DOI 10.1145/337292.337331
NR 38
TC 6
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 45
DI 10.1145/1367045.1367054
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Muchherla, KK
   Chen, PH
   Ma, DS
   Wang, JM
AF Muchherla, Kishore Kumar
   Chen, Pinhong
   Ma, Dongsheng
   Wang, Janet Meiling
TI A noniterative equivalent waveform model for timing analysis in presence
   of crosstalk
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance
AB Due to the nonuniform interconnect scaling in the Deep Sub Micron ( DSM) region, the coupling capacitance between wires becomes an increasingly dominant fraction of the total wire capacitance. This couple capacitance introduces server crosstalk which causes delay variations on signal lines and raises signal integrity problems. Therefore, including crosstalk in the timing analysis methods has become imperative for current technologies. And to correctly model the crosstalk, output loading effects, waveform shape and gate driving capability have to be considered. However, most existing crosstalk models have not yet included these factors and consequently suffer from the low accuracy problem. In this article, we propose a noniterative equivalent waveform model that addresses the above mentioned issues. Our experimental results have shown that the new model achieves 3 times speed up and 95% accuracy compared to the existing models.
C1 [Muchherla, Kishore Kumar] Univ Arizona, Dept Elect Comp Engn, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Muchherla, KK (corresponding author), Univ Arizona, Dept Elect Comp Engn, 1230 E Speedway, Tucson, AZ 85721 USA.
CR Agarwal K, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P77, DOI 10.1109/ASPDAC.2002.994889
   Amin CS, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P161
   Arunachalam R, 2000, DES AUT CON, P266, DOI 10.1145/337292.337415
   Chen LH, 2001, IEEE T COMPUT AID D, V20, P612, DOI 10.1109/43.920689
   Chen P., 2002, Proceedings of ISPD'02. 2002 International Symposium on Physical Design, P84, DOI 10.1145/505388.505410
   Chen PH, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P331, DOI 10.1109/ICCAD.2000.896494
   Chen PH, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P68, DOI 10.1109/ICCAD.2000.896453
   Franzini B., 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), P499, DOI 10.1109/ISQED.2000.838935
   Gross PD, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P212, DOI 10.1109/ICCAD.1998.742875
   GYURE A, 2005, P INT S QUAL EL DES
   HASHIMOTO M, 2003, P IEEE INT C COMP AI, P498
   Kahng AB, 2000, DES AUT CON, P79, DOI 10.1145/337292.337318
   KASNAVI A, 2004, P IEEE INT C COMP AI
   Levy R, 2000, DES AUT CON, P233, DOI 10.1145/337292.337400
   PILLAGE LT, 1990, IEEE T COMPUTER  APR, P352
   Sapatnekar SS, 2000, IEEE T COMPUT AID D, V19, P550, DOI 10.1109/43.845079
   SAPATNEKAR SS, 1999, P IEEE 8 TOP M EL PE, P245
   SASAKI Y, 1999, P ASIC SOC C, P9
   Tehrani P. F., 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), P505, DOI 10.1109/ISQED.2000.838937
   Thudi B, 2003, DES AUT CON, P390
   Xiao T, 2000, PR IEEE COMP DESIGN, P115, DOI 10.1109/ICCD.2000.878276
   Xiao T, 2000, P IEEE INT ASIC C&E, P335, DOI 10.1109/ASIC.2000.880760
   Zhou H, 2001, DES AUT CON, P714, DOI 10.1109/DAC.2001.935599
NR 23
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 25
DI 10.1145/1344418.1344421
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500003
DA 2024-07-18
ER

PT J
AU Tang, WY
   Kejariwal, A
   Veidenbaum, AV
   Nicolau, A
AF Tang, Weiyu
   Kejariwal, Arun
   Veidenbaum, Alexander V.
   Nicolau, Alexandru
TI A predictive decode filter cache for reducing power consumption in
   embedded processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; cache; embedded processors; power optimization
AB With advances in semiconductor technology, power management has increasingly become a very important design constraint in processor design. In embedded processors, instruction fetch and decode consume more than 40% of processor power. This calls for development of power minimization techniques for the fetch and decode stages of the processor pipeline. For this, filter cache has been proposed as an architectural extension for reducing the power consumption. A filter cache is placed between the CPU and the instruction cache (I-cache) to provide the instruction stream. A filter cache has the advantages of shorter access time and lower power consumption. However, the downside of a filter cache is a possible performance loss in case of cache misses.
   In this article, we present a novel technique-decode filter cache (DFC)-for minimizing power consumption with minimal performance impact. The DFC stores decoded instructions. Thus, a hit in the DFC eliminates instruction fetch and its subsequent decoding. The bypassing of both instruction fetch and decode reduces processor power. We present a runtime approach for predicting whether the next fetch source is present in the DFC. In case a miss is predicted, we reduce the miss penalty by accessing the I-cache directly. We propose to classify instructions as cacheable or noncacheable, depending on the decode width. For efficient use of the cache space, a sectored cache design is used for the DFC so that both cacheable and noncacheable instructions can coexist in the DFC sector. Experimental results show that the DFC reduces processor power by 34% on an average and our next fetch prediction mechanism reduces miss penalty by more than 91%.
C1 Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Tang, WY (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM arun_kejariwal@ieee.org
CR Anderson T, 2000, PR IEEE COMP DESIGN, P403, DOI 10.1109/ICCD.2000.878315
   [Anonymous], 935 DIG W RES LAB
   Bellas N., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P64, DOI 10.1109/LPE.1999.799411
   Ghose K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P70, DOI 10.1109/LPE.1999.799412
   Grunwald D, 1998, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.1998.694768
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Manne S, 1998, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.1998.694769
   Montanaro J, 1996, IEEE J SOLID-ST CIRC, V31, P1703, DOI 10.1109/JSSC.1996.542315
   Normoyle KB, 1998, IEEE MICRO, V18, P14, DOI 10.1109/40.671399
   Rosner R, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P37, DOI 10.1109/PACT.2001.953286
   Rotenberg E, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P24, DOI 10.1109/MICRO.1996.566447
   Seznec A., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P384, DOI 10.1109/ISCA.1994.288133
   *SIMPLESCALAR, SIMPLESCALAR TOOL SE
   Solomon B, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P4, DOI 10.1109/LPE.2001.945363
   TALPES E, 2001, P ISLPED AUG, P340
   VIVEKANANDARAJA.K, 2003, P 3 IEEE INT WORKSH, P44
NR 18
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 14
DI 10.1145/1230800.1230806
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300006
DA 2024-07-18
ER

PT J
AU Huang, PK
   Ghiasi, S
AF Huang, Po-Kuan
   Ghiasi, Soheil
TI Efficient and scalable compiler-directed energy optimization for
   realtime applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE algorithms; performance; leakage; energy-aware compiler; technology
   scaling
AB With continuing shrinkage of technology feature sizes, the share of leakage in total energy consumption of digital systems continues to grow. Coordinated supply voltage and body bias throttling enables the compiler to better optimize the total energy consumption of the system in future technology nodes. We present a compilation technique that targets realtime applications running on embedded processors with combined dynamic voltage scaling (DVS) and adaptive body biasing (ABB) capabilities. Considering the delay and energy penalty of switching between operating modes of the processor, our compiler judiciously inserts mode-switch instructions in selected locations of the code and generates executable binary that is guaranteed to meet the deadline constraint. More importantly, our algorithm runs very fast and comes reasonably close to the theoretical limit of energy optimization using DVS+ABB. At 65nm technology, we improve the energy dissipation of the generated code by an average of 33.20% under deadline constraints. While our technique's improvement in energy dissipation over conventional DVS is marginal (6.91%) at 130nm, the average improvement continues to grow to 13.19%, 22.97%, and 33.21% for 90nm, 65nm, and 45nm technology nodes, respectively. Compared to a recent ILP-based competitor, we improve the runtime by more than three orders of magnitude, while producing improved results.
C1 Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Huang, PK (corresponding author), Univ Calif Davis, Dept Elect & Comp Engn, 1 Shields Ave, Davis, CA 95616 USA.
EM soheil@ece.ucdavis.edu
CR AbouGhazaleh N, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P133, DOI 10.1109/RTTAS.2003.1203045
   Andrei A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P518, DOI 10.1109/DATE.2004.1268898
   Azevedo A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P168, DOI 10.1109/DATE.2002.998266
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Duarte D, 2002, PR IEEE COMP DESIGN, P382, DOI 10.1109/ICCD.2002.1106798
   Duarte D, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P31, DOI 10.1109/ASPDAC.2002.994881
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   HSU CH, 2003, P ACM SIGPLAN 2003 C, P38, DOI DOI 10.1145/781131.781137
   HUANG P, 2006, P DES AUT C
   Kao JT, 2002, IEEE J SOLID-ST CIRC, V37, P1545, DOI 10.1109/JSSC.2002.803957
   Keshavarzi A., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P252, DOI 10.1109/LPE.1999.799449
   Kim W, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P396
   Li Y.-T. S., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P257, DOI 10.1145/315773.315778
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   Qu G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P560, DOI 10.1109/ICCAD.2001.968707
   Rele S, 2002, LECT NOTES COMPUT SC, V2304, P261
   SMITH MD, 2002, INTRO MACHINE SUIF P
   SUTHENDRA V, 2006, P DES AUT C
   XIE F, 2004, ACM T ARCHIT CODE OP, V1, P1
   Yan L, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P30
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   You YP, 2006, ACM T DES AUTOMAT EL, V11, P147, DOI 10.1145/1124713.1124723
   Zhang W, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1146
NR 24
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 27
DI 10.1145/1255456.1255464
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700008
DA 2024-07-18
ER

PT J
AU Zamora, NH
   Hu, XP
   Marculescu, R
AF Zamora, Nicholas H.
   Hu, Xiaoping
   Marculescu, Radu
TI System-level performance/power analysis for platform-based design of
   multimedia applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE performance; design; theory; Markov chains; stochastic automata networks
   (SANs); performance models; design space exploration; platform-based
   design; average-case analysis; hardware/software codesign
ID MODELS
AB The objective of this article is to introduce the use of Stochastic Automata Networks (SANs) as an effective formalism for application-architecture modeling in system-level average-case analysis for platform-based design. By platform, we mean a family of heterogeneous architectures that satisfy a set of architectural constraints imposed to allow re-use of hardware and software components. More precisely, we show how SANs can be used early in the design cycle to identify the best performance/power trade-offs among several application-architecture combinations. Having this information available not only helps avoid lengthy simulations for predicting power and performance figures, but also enables efficient mapping of different applications onto a chosen platform. We illustrate the benefits of our methodology by using the "Picture-in-Picture" video decoder as a driver application.
C1 Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Zamora, NH (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM nhz@cmu.edu; xiaopinghu@gmail.com; radum@cmu.edu
RI Hu, Xiao/GQI-0007-2022; Marculescu, Radu/AAR-5320-2021; Hu,
   Xiaoyu/JPK-8482-2023
OI Hu, Xiao/0000-0003-1128-4099; Marculescu, Radu/0000-0003-1826-7646
CR [Anonymous], 2000, SELF SIMILAR NETWORK, DOI DOI 10.1002/047120644X
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   BROOKS D, 2000, P INT S HIGH PERF CO
   BUCK J, 1994, INT J COMPUT SIMUL, V4, P55
   BUCK JT, 2000, P INT WORKSH HARDW S
   Chang H., 1999, SURVIVING SOC REVOLU
   CHEN X, 2003, P DES AUT C
   Edwards S, 1997, P IEEE, V85, P366, DOI 10.1109/5.558710
   Fernandes P, 1998, J ACM, V45, P381, DOI 10.1145/278298.278303
   FERRARI A, 1999, P IEEE INT C COMP DE
   Gupta R. K., 1995, COSYNTHESIS HARDWARE
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   HULGAARD H, 1995, IEEE T COMPUT, V44, P1306, DOI 10.1109/12.475126
   KALAVADE A, 1998, P DES AUT C ACM NEW
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   KIENHUIS B, 1997, P IEEE INT C APPL SP
   LI YT, 1995, P INT C COMP AID DES
   LIEVERSE P, 1999, P WORKSH SIGN PROC S
   LIU Y, 2005, P DES AUT C ACM NEW
   MALIK S, 1997, P DES AUT C ACM NEW
   MARCULESCU R, 2001, P INT C COMP AID DES
   MARCULESCU R, 2001, P DESIGN AUTOMATION
   Mathur A., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P408, DOI 10.1145/293625.293631
   MAXIAGUINE A, 2004, P AS S PAC DES AUT C
   Milner R., 1989, Communication and concurrency
   MONOLACHE S, 2002, P INT C COMP AID DES
   MONOLACHE S, 2004, ACM T EMBED COMPUT S, V3, P706
   NANDI A, 2001, P DES AUT C ACM NEW
   PARK CY, 1992, THESIS U WASHINGTON
   Peterson J.L., 1981, Petri Net Theory and the Modeling of Systems
   PLATEAU B, 1991, J PARALLEL DISTR COM, V12, P370, DOI 10.1016/0743-7315(91)90007-V
   PLATEAU B, 1985, P ACM SIGMETRICS C M
   PUSCHNER P, 1989, J REAL TIME SYSTEMS, V1, P159
   Richter K, 2003, COMPUTER, V36, P60, DOI 10.1109/MC.2003.1193230
   Sangiovanni-Vincentelli A., 2002, DEFINING PLATFORM BA
   SHIN Y, 2000, P DES AUT C ACM NEW
   SIMUNIC T, 1999, P DES AUT C ACM NEW
   Stewart W.J., 1994, Introduction to the Numerical Solution of Markov Chains
   SUZUKI K, 1996, P DES AUT C ACM NEW
   Thoen Filip, 2000, MODELING VERIFICATIO
   Trivedi K. S., 1982, PROBABILITY STAT REL
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   WOLF WH, 1994, P IEEE, V82, P967, DOI 10.1109/5.293155
   YEN TY, 1995, P INT C COMP DES IEE
   ZHOU T, 1999, P INT WORKSH HARDW S
NR 45
TC 11
Z9 14
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 2
DI 10.1145/1188275.1188277
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 138AY
UT WOS:000244336100002
DA 2024-07-18
ER

PT J
AU Atienza, D
   Mendias, JM
   Mamagkakis, S
   Soudris, D
   Catthoor, F
AF Atienza, David
   Mendias, Jose M.
   Mamagkakis, Stylianos
   Soudris, Dimitrios
   Catthoor, Francky
TI Systematic dynamic memory management design methodology for reduced
   memory footprint
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; management; measurement; performance; multimedia embedded
   systems; custom dynamic memory management; reduced memory footprint;
   memory management; operating systems
AB New portable consumer embedded devices must execute multimedia and wireless network applications that demand extensive memory footprint. Moreover, they must heavily rely on Dynamic Memory (DM) due to the unpredictability of the input data (e.g., 3D streams features) and system behavior (e.g., number of applications running concurrently defined by the user). Within this context, consistent design methodologies that can tackle efficiently the complex DM behavior of these multimedia and network applications are in great need. In this article, we present a new methodology that allows to design custom DM management mechanisms with a reduced memory footprint for such kind of dynamic applications. First, our methodology describes the large design space of DM management decisions for multimedia and wireless network applications. Then, we propose a suitable way to traverse the aforementioned design space and construct custom DM managers that minimize the DM used by these highly dynamic applications. As a result, our methodology achieves improvements of memory footprint by 60% on average in real case studies over the current state-of-the-art DM managers used for these types of dynamic applications.
C1 Univ Complutense Madrid, DACYA, E-28040 Madrid, Spain.
   Democritus Univ Thrace, VLSI Design & Testing Ctr, GR-67100 Xanthi, Greece.
   IMEC VZW, DESICS Div, B-3001 Heverlee, Belgium.
C3 Complutense University of Madrid; Democritus University of Thrace; IMEC
RP Atienza, D (corresponding author), Univ Complutense Madrid, DACYA, Avda Complutense S-N, E-28040 Madrid, Spain.
EM datienza@dacya.ucm.es; mendias@dacya.ucm.es; smamagka@ee.duth.gr;
   dsoudris@ee.duth.gr; francky.catthoor@imec.be
RI Soudris, Dimitrios/O-8843-2019; Alonso, David Atienza/F-3964-2011;
   Soudris, Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; Alonso, David
   Atienza/0000-0001-9536-4947; 
CR [Anonymous], 2003, Level of detail for 3D graphics
   ATIENZA D, 2004, LECT NOTES COMPUTER, V3254
   ATIENZA D, 2004, P IEEE WORKSH ESTIME
   BACON DF, 2003, P S PRINC PROGR LANG
   BENINI L, 2000, ACM T DES AUT EMB SY
   BERGER ED, 2001, P C PLDI ACM NEW YOR
   BLACKBURN SM, 2003, P C OOPSLA ACM NEW Y
   Catthoor F., 2000, UNIFIED LOW POWER DE
   CHANG JM, 1999, P WORKSH CASES US
   Daylight EG, 2004, IEEE T VLSI SYST, V12, P269, DOI 10.1109/TVLSI.2004.824303
   GAY D, 2001, P PLDI ACM NEW YORK
   LEA D, 2002, LEA 2 7 2 DM ALLOCAT
   LEEMAN M, 2003, LECT NOTES COMPUTER, V2799
   LOGHI M, 2004, P DATE
   MEMIK G, 2001, 2001201 CARES
   *MICR, MSDN HEAPS WIND CE
   *MICR, MSDN HEAP PLEAS PAIN
   *MOBYGAMES, MOB GAM GAM DOCS REV
   MURPHY N, 2000, EMBEDDED SYSTEMS
   NGOC NP, 2002, P C CECGVC
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   POLLEFEYS M, 1998, LECT NOTES COMPUTER, V1506
   QUAKE H, HANDHELD QUAKE
   *RTEMS RES OLA, 2002, RTEMS OP SOURC REAL
   SHALAN M, 2000, P WORKSH CASES
   Srisa-an W, 2003, IEEE T MOBILE COMPUT, V2, P89, DOI 10.1109/TMC.2003.1217230
   Vo K.-P., 1996, SOFTWARE PRACT EXPER, V26, P1
   WILSON PR, 1995, LECT NOTES COMPUTER
   Woo M., 1997, OPENGL PROGRAMMING G, V2nd
   MPEG4 IMPLEMENTATION
NR 30
TC 22
Z9 24
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 465
EP 489
DI 10.1145/1142155.1142165
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ning, XF
   Ge, GJ
   Li, WS
   Zhu, ZH
   Zheng, Y
   Chen, XM
   Gao, Z
   Wang, Y
   Yang, HZ
AF Ning, Xuefei
   Ge, Guangjun
   Li, Wenshuo
   Zhu, Zhenhua
   Zheng, Yin
   Chen, Xiaoming
   Gao, Zhen
   Wang, Yu
   Yang, Huazhong
TI FTT-NAS: Discovering Fault-tolerant Convolutional Neural Architecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neural architecture search; fault tolerance; neural networks
AB With the fast evolvement of embedded deep-learning computing systems, applications powered by deep learning are moving from the cloud to the edge. When deploying neural networks (NNs) onto the devices under complex environments, there are various types of possible faults: soft errors caused by cosmic radiation and radioactive impurities, voltage instability, aging, temperature variations, malicious attackers, and so on. Thus, the safety risk of deploying NNs is now drawing much attention. In this article, after the analysis of the possible faults in various types of NN accelerators, we formalize and implement various fault models from the algorithmic perspective. We propose Fault-Tolerant Neural Architecture Search (FT-NAS) to automatically discover convolutional neural network (CNN) architectures that are reliable to various faults in nowadays devices. Then, we incorporate fault-tolerant training (FTT) in the search process to achieve better results, which is referred to as FTT-NAS. Experiments on CIFAR-10 show that the discovered architectures outperform other manually designed baseline architectures significantly, with comparable or fewer floating-point operations (FLOPs) and parameters. Specifically, with the same fault settings, F-FTT-Net discovered under the feature fault model achieves an accuracy of 86.2% (VS. 68.1% achieved by MobileNet-V2), and W-FTT-Net discovered under the weight fault model achieves an accuracy of 69.6% (VS. 60.8% achieved by ResNet-18). By inspecting the discovered architectures, we find that the operation primitives, the weight quantization range, the capacity of the model, and the connection pattern have influences on the fault resilience capability of NN models.
C1 [Ning, Xuefei; Ge, Guangjun; Li, Wenshuo; Zhu, Zhenhua; Wang, Yu; Yang, Huazhong] Tsinghua Univ, Dept Elect Engn, Rohm Bldg, Beijing 100084, Peoples R China.
   [Zheng, Yin] Tencent, Weixin Grp, Beijing 100080, Peoples R China.
   [Chen, Xiaoming] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China.
   [Gao, Zhen] Tianjin Univ, Sch Elect & Informat Engn, Tianjin 300072, Peoples R China.
C3 Tsinghua University; Tencent; Chinese Academy of Sciences; Institute of
   Computing Technology, CAS; Tianjin University
RP Ning, XF (corresponding author), Tsinghua Univ, Dept Elect Engn, Rohm Bldg, Beijing 100084, Peoples R China.
EM nxf16@mails.tsinghua.edu.cn; aaoceanaa@mail.tsinghua.edu.cn;
   wilsonleethu@gmail.com; zhuzhenh18@mails.tsinghua.edu.cn;
   yzheng3xg@gmail.com; yzheng3xg@gmail.com; zgao@tju.edu.cn;
   yu-wang@tsinghua.edu.cn; yanghz@tsinghua.edu.cn
RI chen, xin/IQW-3432-2023; chen, xia/GXM-5435-2022; chen,
   xi/GXH-3653-2022; Wang, Fei/KEH-6292-2024; wenshuo, Li/AAH-2505-2021;
   Chen, Xiao/JBJ-7561-2023; zhang, fei/KHU-5230-2024; chen,
   xia/GYR-3948-2022; Chen, Xiao/GQA-8928-2022
OI Chen, Xiao/0000-0002-9797-8384; Chen, Xiao/0000-0002-9797-8384
FU National Natural Science Foundation of China [U19B2019, 61832007,
   61621091]; National Key R&D Program of China [2017YFA02077600]; Beijing
   National Research Center for Information Science and Technology
   (BNRist); Beijing Innovation Center for Future Chips; Tsinghua
   University [TT2020-01]; Toyota Joint Research Center for AI Technology
   of Automated Vehicle [TT2020-01]; Beijing Academy of Artificial
   Intelligence
FX This work was supported by National Natural Science Foundation of China
   (No. U19B2019, 61832007, 61621091), National Key R&D Program of China
   (No. 2017YFA02077600); Beijing National Research Center for Information
   Science and Technology (BNRist); Beijing Innovation Center for Future
   Chips; the project of Tsinghua University and Toyota Joint Research
   Center for AI Technology of Automated Vehicle (TT2020-01); Beijing
   Academy of Artificial Intelligence.
CR [Anonymous], ARXIV170405396
   Arechiga AP, 2018, IEEE HIGH PERF EXTR
   Asadi H, 2007, IEEE T VLSI SYST, V15, P1320, DOI 10.1109/TVLSI.2007.909795
   Baker B., 2017, ARXIV PREPRINT ARXIV
   Bolchini C, 2007, INT SYM DEFEC FAU TO, P87, DOI 10.1109/DFT.2007.25
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Carmichael Carl, 2000, Xilinx Application Notes, V216, pv1
   Chen CY, 2015, IEEE T COMPUT, V64, P180, DOI 10.1109/TC.2014.12
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Guo KY, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3289185
   Hacene GB, 2019, IEEE INT SYMP CIRC S, DOI 10.1109/iscas.2019.8702382
   Haghi M, 2009, MIDWEST SYMP CIRCUIT, P463, DOI 10.1109/MWSCAS.2009.5236054
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He ZH, 2020, PSYCHOL MED, V50, P2768, DOI 10.1017/S0033291719002915
   Henkel J, 2013, DES AUT CON
   Hu M, 2013, IEEE SYM COMPUT INT, P80, DOI 10.1109/CISDA.2013.6595431
   Huangfu WQ, 2017, ASIA S PACIF DES AUT, P794, DOI 10.1109/ASPDAC.2017.7858421
   Hubara I, 2018, J MACH LEARN RES, V18
   Kannan S, 2015, IEEE T COMPUT AID D, V34, P822, DOI 10.1109/TCAD.2015.2394434
   Kannan S, 2013, I CONF VLSI DESIGN, P386, DOI 10.1109/VLSID.2013.219
   Kingma D. P., 2014, arXiv
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Le BQ, 2019, IEEE T ELECTRON DEV, V66, P641, DOI 10.1109/TED.2018.2879788
   Li GP, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126964
   Libano F, 2019, IEEE T NUCL SCI, V66, P216, DOI 10.1109/TNS.2018.2884460
   Liu BY, 2015, DES AUT CON, DOI 10.1145/2744769.2744930
   Liu CC, 2017, DES AUT CON, DOI [10.1145/3061639.3062310, 10.1109/ICCSN.2017.8230067]
   Liu H, 2019, PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM - EDUCATIONAL RESEARCH AND EDUCATIONAL TECHNOLOGY, 2019, P3
   Liu T, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317742
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Loshchilov I., 2017, P INT C LEARN REPR
   Luo R., 2018, Advances in Neural Information Processing Systems, DOI DOI 10.5555/3327757.3327879
   Pham H, 2018, PR MACH LEARN RES, V80
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Reagen B, 2018, DES AUT CON, DOI 10.1145/3195970.3195997
   Real E, 2019, AAAI CONF ARTIF INTE, P4780
   Schorn C, 2018, DES AUT TEST EUROPE, P979, DOI 10.23919/DATE.2018.8342151
   Shafahi A, 2018, ADV NEUR IN, V31
   She XX, 2017, IEEE T NUCL SCI, V64, P2626, DOI 10.1109/TNS.2017.2743198
   Slayman C, 2011, P REL MAINT S
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Venieris SI, 2019, IEEE T NEUR NET LEAR, V30, P326, DOI 10.1109/TNNLS.2018.2844093
   Wen BR, 2018, P ASME INT C OCEAN
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Woo Jiyong, 2020, SCI REP-UK, V10
   Xia LX, 2018, IEEE J EM SEL TOP C, V8, P102, DOI 10.1109/JETCAS.2017.2776980
   Xia LX, 2017, DES AUT CON, DOI 10.1145/3061639.3062248
   Xue Cheng-Xin, 2021, IEEE ISSCC 2021
   Xuefei Ning, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12358), P189, DOI 10.1007/978-3-030-58601-0_12
   Yan ZY, 2020, ASIA S PACIF DES AUT, P163, DOI 10.1109/ASP-DAC47756.2020.9045134
   Zhao Y, 2019, DES AUT TEST EUROPE, P1415, DOI [10.23919/DATE.2019.8715027, 10.23919/date.2019.8715027]
   Zhao ZR, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3173549
   Zhu ZH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317739
   Zoph B., 2017, ICLR, P1, DOI DOI 10.1109/ICAIIC48513.2020.9065031
NR 57
TC 11
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 44
DI 10.1145/3460288
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000004
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Alasad, Q
   Yuan, JS
   Subramanyan, P
AF Alasad, Qutaiba
   Yuan, Jiann-Shuin
   Subramanyan, Pramod
TI Strong Logic Obfuscation with Low Overhead against IC Reverse
   Engineering Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security; logic encryption; SiNW FETs; reverse engineering
   attacks and defenses
AB Untrusted foundries pose threats of integrated circuit (IC) piracy and counterfeiting, and this has motivated research into logic locking. Strong logic locking approaches potentially prevent piracy and counterfeiting by preventing unauthorized replication and use of ICs. Unfortunately, recent work has shown that most state-of-the-art logic locking techniques are vulnerable to attacks that utilize Boolean Satisfiability (SAT) solvers.
   In this article, we extend our prior work on using silicon nanowire (SiNW) field-effect transistors (FETs) to produce obfuscated ICs that are resistant to reverse engineering attacks, such as the sensitization attack, SAT and approximate SAT attacks, as well as tracked signal attacks. Our method is based on exchanging some logic gates in the original design with a set of polymorphic gates (PLGs), designed using SiNW FETs, and augmenting the circuit with a small block, whose output is untraceable, namely, URSAT. The URSAT may not offer very strong resilience against the combined AppSAT-removal attack. Strong URSAT is achieved using only CMOS-logic gates, namely, S-URSAT. The proposed technique, S-URSAT + PLG-based traditional encryption, designed using SiNW FETs, increases the security level of the design to robustly thwart all existing attacks, including combined AppSAT-removal attack, with small penalties. Then, we evaluate the effectiveness of our proposed methods and subject it to a thorough security analysis. We also evaluate the performance penalty of the technique and find that it results in very small overheads in comparison to other works. The average area, power, and delay overheads of implementing 64 baseline key-bits of S-URSAT for small benchmarks are 5.03%, 2.60%, and -2.26%, respectively, while for large benchmarks they are 2.37%, 1.18%, and -1.93%.
C1 [Alasad, Qutaiba; Yuan, Jiann-Shuin] Univ Cent Florida, Elect & Comp Engn, Orlando, FL 32816 USA.
   [Subramanyan, Pramod] Indian Inst Technol Kanpur, Comp Sci, Kanpur 208016, Uttar Pradesh, India.
C3 State University System of Florida; University of Central Florida;
   Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kanpur
RP Alasad, Q (corresponding author), Univ Cent Florida, Elect & Comp Engn, Orlando, FL 32816 USA.
EM qutaibaeng@knights.ucf.edu; yuanj@mail.ucf.edu;
   pramod.subramanyan@gmail.com
RI Alasad, Qutaiba/AAG-8485-2022; Alasad, Qutaiba/AEV-2678-2022
FU Cyber Florida
FX This work is supported in part by Cyber Florida.
CR Alasad J., 2017, ELECTRONICS, V6
   Alasad Q., 2017, P IEEE INT C COMP DE
   Alasad Q, 2017, ELECTRONICS-SWITZ, V6, DOI 10.3390/electronics6030069
   Alasad Qutaiba, 2017, P GREAT LAK S VLSI G
   Alasad Qutaiba, 2018, P GREAT LAK S VLSI G
   Angizi S., 2018, IEEE T NANOTECHNOL, V17, P4
   [Anonymous], 2012, IACR CRYPTOLOGY EPRI
   Appenzeller J, 2006, INT EL DEVICES MEET, P302
   Azar Kimia Zamiri, 2019, IACR T CRYPTO HARDW, V2019, P1
   Azar Kimia Zamiri, 2019, P GREAT LAK S VLSI G
   Bhunia Swarup, 2019, HARDWARE SECURITY HA, P246
   Bi Y, 2016, DES AUT TEST EUROPE, P1538
   Brayton R, 2010, LECT NOTES COMPUT SC, V6174, P24, DOI 10.1007/978-3-642-14295-6_5
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Brglez F., 1985, P IEEE INT S CIRC SY
   Chakraborty A, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240857
   Contreras G. K., 2013, P IEEE INT S DEF FAU
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Courbon F., 2016, P 32 INF SCI TECHN A
   De Marchi M., 2012, P INT EL DEV M
   Gaillardon PE, 2014, DES AUT TEST EUROPE
   Gao YF, 2017, J HEALTHC ENG, V2017, P1, DOI 10.1155/2017/1425102
   GIPC, 2016, MEAS MAGN GLOB COUNT
   Guin U, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2893183
   Hu X, 2018, IEEE MICRO, V38, P22, DOI 10.1109/MM.2018.011441561
   Huang K., 2016, IEEE T VERY LARGE SC, V24, P9
   Khan M. N. I., 2017, P IEEE INT C COMP DE
   Kocher J., 1998, Introduction to differential power analysis and related attacks
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Li M, 2016, DESIGN, MANUFACTURING AND MECHATRONICS (ICDMM 2015), P35
   Liu J, 2019, CHEM ENG SCI, V197, P1, DOI 10.1016/j.ces.2018.12.011
   Manipatruni S, 2019, NATURE, V565, P35, DOI 10.1038/s41586-018-0770-2
   Marchi M., 2014, IEEE T NANOTECHNOL, V13, P6
   Marchi M. D., 2014, IEEE ELECTR DEVICE L, V35, P8
   Nabeel M., 2017, P ACM C COMP COMM SE
   Parveen F., 2017, P IEEE COMP SOC ANN
   Patnaik S., 2019, IEEE T COMPUT AID D, V2019, P1
   Patnaik S., 2018, P DES AUT TEST EUR C
   Rajendran J., 2012, P DES AUT C
   RAJENDRAN J., 2015, IEEE T COMPUT, V64, P2
   Rajendran Jeyavijayan, P DES AUT TEST EUR C
   Rezaei Amin, 2019, 20191463 CRYPT EPRIN
   Roohi Arman, 2018, P GREAT LAK S VLSI G
   Roy J. A., 2008, P DES AUT TEST EUR C
   Roy JA, 2010, COMPUTER, V43, P30, DOI 10.1109/MC.2010.284
   Ruzicka R., 2007, P 7 WSEAS INT C APPL
   SEMI, 2008, INN IS RISK SEM EQ M
   Sengupta A, 2018, IEEE VLSI TEST SYMP
   Sengupta Abhrajit, 2018, P INT C COMP AID DES
   Shakya B, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967014
   SHAMSI K., 2017, P IEEE INT S HARDW O
   Shamsi K, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P173, DOI 10.1145/3060403.3060458
   Shen Yuanqi, 2017, P GREAT LAK S VLSI G
   Sirone D, 2019, DES AUT TEST EUROPE, P936, DOI [10.23919/date.2019.8715163, 10.23919/DATE.2019.8715163]
   Sirone Deepak, 2018, ARXIV181112088
   Stoica A., 2004, P IEEE COMP DIG TECH
   Stoica Adrian, 2001, P 4 INT C EV SYST BI
   Subramanyan P., 2015, P IEEE INT S HARDW O
   Subramanyan P, 2014, IEEE T EMERG TOP COM, V2, P63, DOI 10.1109/TETC.2013.2294918
   Tajik Shahin, 2017, P ACM SIGSAC C COMP
   Tuyls Pim, 2006, P 8 INT C CRYPT HARD, V4249
   Wang H., 2019, IEEE T VERY LARGE SC, V27, P6
   Wang HY, 2017, IEEE DES TEST, V34, P63, DOI 10.1109/MDAT.2017.2729398
   Winograd T, 2016, DES AUT CON, DOI 10.1145/2897937.2898099
   Xie Y, 2017, DES AUT CON, DOI 10.1145/3061639.3062226
   Xie Yang, 2016, P C CRYPT HARDW EMB
   Xu Xiaolin, 2017, P C CRYPT HARDW EMB
   Yang JF, 2020, BRIEF BIOINFORM, V21, P2206, DOI 10.1093/bib/bbz141
   YASIN M., 2016, P IEEE INT S HARDW O
   Yasin M., 2018, IEEE T EMERG TOP COM, P1
   Yasin Muhammad, 2017, P GREAT LAK S VLSI G
   Zhang YJ, 2015, DES AUT TEST EUROPE, P1000
   Zhou Hai, 2017, P 36 INT C COMP AID
NR 73
TC 11
Z9 11
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2020
VL 25
IS 4
AR 34
DI 10.1145/3398012
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TX
UT WOS:000583681800005
DA 2024-07-18
ER

PT J
AU Tseng, TH
   Chou, CH
   Wu, KC
AF Tseng, Tien-Hung
   Chou, Chung-Han
   Wu, Kai-Chiang
TI Making Aging Useful by Recycling Aging-induced Clock Skew
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Clock network; aging; degradation; reliability
ID BIAS TEMPERATURE INSTABILITY; NBTI; RELIABILITY; SELECTION; DESIGN
AB Device aging, which causes significant loss on circuit performance and lifetime, has been a primary factor in reliability degradation of nanoscale designs. In this article, we propose to take advantage of aginginduced clock skews (i.e., make them useful for aging tolerance) by manipulating and recycling these timevarying skews to compensate for the performance degradation of logic networks. The goal is to assign achievable/reasonable aging-induced clock skews in a circuit, such that its effective performance degradation due to aging can be tolerated. On average, 21.21% aging tolerance can be achieved with insignificant design overhead. Moreover, we employVth assignment on clock buffers to further tolerate the aging-induced degradation of logic networks. WhenVth assignment is applied on top of aforementioned aging manipulation, the average aging tolerance can be enhanced to 29.15%.
C1 [Tseng, Tien-Hung; Wu, Kai-Chiang] Natl Chiao Tung Univ, 1001 Univ Rd, Hsinchu 300, Taiwan.
   [Chou, Chung-Han] Cadence Design Syst, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Tseng, TH (corresponding author), Natl Chiao Tung Univ, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM eric830303.cs05g@g2.nctu.edu.tw; chunghanchou@gmail.com;
   kcw@cs.nctu.edu.tw
FU National Chiao Tung University (NCTU) from the Featured Areas Research
   Center Program by the Ministry of Education (MOE) in Taiwan
FX This work was financially supported by National Chiao Tung University
   (NCTU) from the Featured Areas Research Center Program within the
   framework of the Higher Education Sprout Project by the Ministry of
   Education (MOE) in Taiwan.
CR Amrouch Hussam, 2016, P DES AUT C
   [Anonymous], 2015, INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2.0
   Chakraborty A, 2013, IEEE T COMPUT AID D, V32, P918, DOI 10.1109/TCAD.2012.2195002
   Chakravarthi S, 2004, 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, P273, DOI 10.1109/RELPHY.2004.1315337
   Chen JF, 2013, INT SYM QUAL ELECT, P327, DOI 10.1109/ISQED.2013.6523630
   Dadgour H, 2010, DES AUT TEST EUROPE, P244
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Gomez AF, 2016, IEEE T VLSI SYST, V24, P2438, DOI 10.1109/TVLSI.2015.2513379
   Huang SH, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442098
   Kimizuka N., 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325), P73, DOI 10.1109/VLSIT.1999.799346
   Kumar S., 2007, DAC, P370
   Kumar S. V., 2006, P IEEE ACM INT C COM, P493
   Lai LZ, 2013, DES AUT TEST EUROPE, P282
   Lai LZ, 2014, IEEE J EM SEL TOP C, V4, P180, DOI 10.1109/JETCAS.2014.2315882
   Li Y, 2011, MODELLING SIMULATION, P152
   Liu C, 2015, IEEE INT ON LINE, P176, DOI 10.1109/IOLTS.2015.7229855
   McPherson JW, 2006, DES AUT CON, P176, DOI 10.1109/DAC.2006.229181
   Paul BC, 2006, DES AUT TEST EUROPE, P778
   Schroder DK, 2003, J APPL PHYS, V94, P1, DOI 10.1063/1.1567461
   Sengupta D, 2014, ASIA S PACIF DES AUT, P430, DOI 10.1109/ASPDAC.2014.6742929
   Stathis JH, 2006, MICROELECTRON RELIAB, V46, P270, DOI 10.1016/j.microrel.2005.08.001
   Thirunavukkarasu A, 2019, IEEE T ELECTRON DEV, V66, P316, DOI 10.1109/TED.2018.2882229
   van Santen VM, 2016, DES AUT TEST EUROPE, P576
   Wang WP, 2007, IEEE IC CAD, P735, DOI 10.1109/ICCAD.2007.4397353
   Wang WP, 2010, IEEE T VLSI SYST, V18, P173, DOI 10.1109/TVLSI.2008.2008810
   Xiaoxiao Wang, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P640, DOI 10.1109/ICCAD.2008.4681644
   Yang XN, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P47
   Ye R, 2012, DES AUT TEST EUROPE, P929
NR 28
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 13
DI 10.1145/3363186
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800001
DA 2024-07-18
ER

PT J
AU Osawa, H
   Hara-Azumi, Y
AF Osawa, Hisashi
   Hara-Azumi, Yuko
TI Approximate Data Reuse-based Accelerator Design for Embedded Processor
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Embedded processor; approximate computing; data reuse
AB Due to increasing diversity and complexity of applications in embedded systems, accelerator designs trading-off area/energy-efficiency and design-productivity are becoming a further crucial issue. Targeting applications in the category of Recognition, Mining, and Synthesis (RMS), this study proposes a novel accelerator design to achieve a good trade-off in efficiency and design-productivity (or reusability) by introducing a new computing paradigm called "approximate computing" (AC). Leveraging from the facts that frequently executed parts of applications (i.e., hotspots) are conventionally the target of acceleration and that RMS applications are error-tolerant and often take similar input data repeatedly, our proposed accelerator reuses previous computational results of similar enough data to reduce computations. The proposed accelerator is composed of a simple controller and a dedicated memory to store limited sets of previous input data with corresponding computational results in a hotspot. Therefore, this accelerator can be applied to different and/or multiple hotspots/applications only through small extension of the controller, to achieve efficient accelerator design and resolve the design-productivity issue. We conducted quantitative evaluations using a representative RMS application (image compression) to demonstrate the effectiveness of our method over conventional ones with precise computing. Moreover, we provide important findings on parameter exploration for our accelerator design, offering a wider applicability of our accelerator to other applications.
C1 [Osawa, Hisashi; Hara-Azumi, Yuko] Tokyo Inst Technol, Sch Engn, Meguro Ku, S3-50,2-12-1 Ookayama, Tokyo 1528552, Japan.
C3 Tokyo Institute of Technology
RP Osawa, H (corresponding author), Tokyo Inst Technol, Sch Engn, Meguro Ku, S3-50,2-12-1 Ookayama, Tokyo 1528552, Japan.
EM hisashi@cad.ict.e.titech.ac.jp; hara@cad.ict.e.titech.ac.jp
RI Hara-Azumi, Yuko/B-9472-2015
OI Hara-Azumi, Yuko/0000-0001-9486-5272
FU JSPS KAKENHI [17H04677]; VLSI Design and Education Center (VDEC), the
   University of Tokyo; Grants-in-Aid for Scientific Research [17H04677]
   Funding Source: KAKEN
FX This work is partially supported by JSPS KAKENHI 17H04677. The authors
   acknowledge the support from the VLSI Design and Education Center
   (VDEC), the University of Tokyo. The authors would also thank Fransiscus
   Marcel Satria for his supports in conducting experiments.
CR [Anonymous], 2015, P DES AUT C
   Chakradhar ST, 2010, DES AUT CON, P865
   Choi J, 2012, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2012.13
   Engelhardt N., 2010, INRIA IRISA RENNES B
   Galuzzi C, 2011, ACM T RECONFIG TECHN, V4, DOI 10.1145/1968502.1968509
   Ghofrani A, 2016, IEEE J EM SEL TOP C, V6, P222, DOI 10.1109/JETCAS.2016.2538618
   He X, 2017, IEEE T MULTI-SCALE C, V3, P152, DOI 10.1109/TMSCS.2016.2617343
   HP Labs, 2010, CACTI 5 3
   Imani M., 2017, P DESIGN AUTOMATION
   Jain MK, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P76, DOI 10.1109/ICVD.2001.902643
   Kaur J., 2014, INT J COMPUT APPL, V98, P35
   Kodak, 2013, KOD LOSSL TRUE COL I
   Lee S, 2017, DES AUT TEST EUROPE, P187, DOI 10.23919/DATE.2017.7926980
   Miguel JS, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P50, DOI 10.1145/2830772.2830790
   Ho NM, 2017, ASIA S PACIF DES AUT, P63, DOI 10.1109/ASPDAC.2017.7858297
   Osawa H., 2017, P S EMB SYST REAL TI, P32
   Renganarayana L., 2012, Programming with Relaxed Synchronization", P41, DOI DOI 10.1145/2414729.2414737
   Rinard M, 2007, OOPSLA: 22ND INTERNATIONAL CONFERENCE ON OBJECT-ORIENTED PROGRAMMING, SYSTEMS, LANGUAGES, AND APPLICATIONS, PROCEEDINGS, P369
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   San Miguel J, 2014, INT SYMP MICROARCH, P127, DOI 10.1109/MICRO.2014.22
   Sengupta D, 2017, DES AUT CON, DOI 10.1145/3061639.3062314
   Tang YB, 2017, ASIA S PACIF DES AUT, P396, DOI 10.1109/ASPDAC.2017.7858355
   Tian Y, 2017, ICCAD-IEEE ACM INT, P438, DOI 10.1109/ICCAD.2017.8203810
   Univ. of Cambridge, 2010, TIG MIPS PROC
   Wang YiQian Wang YiQian, 2017, Chinese Journal of Zoonoses, V33, P1
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Yamamoto T, 2017, IEICE T FUND ELECTR, VE100A, P1496, DOI 10.1587/transfun.E100.A.1496
   Yang ZX, 2013, 2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), P690, DOI 10.1109/NANO.2013.6720793
   Zhang Q., 2014, Proceedings of the 51st Annual Design Automation Conference, P1
NR 29
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 56
DI 10.1145/3342098
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600009
OA Bronze
DA 2024-07-18
ER

PT J
AU Li, YJ
   Yilmaz, E
   Sarson, P
   Ozev, S
AF Li, Yanjun
   Yilmaz, Ender
   Sarson, Pete
   Ozev, Sule
TI Adaptive Test for RF/Analog Circuit Using Higher Order Correlations
   among Measurements
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Initial test list; fail rate; marginality; higher order correlation
ID TEST COMPACTION; ANALOG; RF
AB As process variations increase and devices get more diverse in their behavior, using the same test list for all devices is increasingly inefficient. Methodologies that adapt the test sequence with respect to lot, wafer, or even a device's own behavior help contain the test cost while maintaining test quality. In adaptive test selection approaches, the initial test list, a set of tests that are applied to all devices to learn information, plays a crucial role in the quality outcome. Most adaptive test approaches select this initial list based on fail probability of each test individually. Such a selection approach does not take into account the correlations that exist among various measurements and potentially will lead to the selection of correlated tests. In this work, we propose a new adaptive test algorithm that includes a mathematical model for initial test ordering that takes correlations among measurements into account. The proposed method can be integrated within an existing test flow running in the background to improve not only the test quality but also the test time. Experimental results using four distinct industry circuits and large amounts of measurement data show that the proposed technique outperforms prior approaches considerably.
C1 [Li, Yanjun] Univ Elect Sci & Technol China, CAE, Chengdu, Sichuan, Peoples R China.
   [Yilmaz, Ender] NXP Semicond, Austin, TX USA.
   [Sarson, Pete] Dialog Semicond, Swindon, Wilts, England.
   [Ozev, Sule] Arizona State Univ, Tempe, AZ USA.
C3 University of Electronic Science & Technology of China; NXP
   Semiconductors; Arizona State University; Arizona State University-Tempe
RP Li, YJ (corresponding author), Univ Elect Sci & Technol China, CAE, Chengdu, Sichuan, Peoples R China.
EM yjli@uestc.edu.cn; ender.yilmaz@nxp.com; sarsonuk@gmail.com;
   sule.ozev@asu.edu
FU Fundamental Research Funds for the Central Universities, China
   [ZYGX2016J220]; National Science Foundation [1617562]; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [1617562] Funding Source: National Science Foundation
FX This work is supported by the Fundamental Research Funds for the Central
   Universities, China. Project NO. ZYGX2016J220 and by National Science
   Foundation by the award number 1617562.
CR Ahmad AZ, 2016, ACSR ADV COMPUT, V38, P1, DOI 10.1109/VTS.2016.7477263
   Akbay SS, 2006, INT TEST CONF P, P132
   [Anonymous], P IEEE LAT AM TEST W
   [Anonymous], 2017, 35 IEEE VLSI TEST S
   Arslan B, 2016, IEEE T COMPUT AID D, V35, P2093, DOI 10.1109/TCAD.2016.2535902
   Benner S, 2001, INT TEST CONF P, P908, DOI 10.1109/TEST.2001.966714
   Biswas S, 2005, DES AUT TEST EUROPE, P164, DOI 10.1109/DATE.2005.277
   Biswas S, 2008, IEEE VLSI TEST SYMP, P299, DOI 10.1109/VTS.2008.35
   Biswas S, 2006, IEEE DES TEST COMPUT, V23, P452, DOI 10.1109/MDT.2006.154
   Chen MJ, 2008, PR IEEE COMP DESIGN, P234, DOI 10.1109/ICCD.2008.4751867
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Cover T., 2006, ELEMENTS INFORM THEO, P19
   Drineas P, 2003, PR IEEE COMP DESIGN, P380, DOI 10.1109/ICCD.2003.1240924
   Flouris TG, 2011, RISK MANAGEMENT AND CORPORATE SUSTAINABILITY IN AVIATION, P1
   Huang K, 2016, IEEE T COMPUT AID D, V35, P2143, DOI 10.1109/TCAD.2016.2547904
   HUSS SD, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P494, DOI 10.1145/127601.127718
   Jiang WL, 1999, IEEE VLSI TEST SYMP, P433, DOI 10.1109/VTEST.1999.766700
   Kupp N, 2009, J ELECTRON TEST, V25, P309, DOI 10.1007/s10836-009-5113-7
   Milor LS, 1998, IEEE T CIRCUITS-II, V45, P1389, DOI 10.1109/82.728852
   Stratigopoulos HGD, 2007, IEEE VLSI TEST SYMP, P9, DOI 10.1109/VTS.2007.41
   Stritwieser Christian, 2015, P INT MIX SIGN TEST, P1
   Van Loan Charles F., MATRIX COMPUTATIONS, P246
   Yilmaz E., 2010, IEEE International Test Conference, P1
   Yilmaz E, 2013, IEEE T VLSI SYST, V21, P1116, DOI 10.1109/TVLSI.2012.2205027
   Yilmaz E, 2009, DES AUT CON, P720
NR 25
TC 1
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 45
DI 10.1145/3308566
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500008
OA Bronze
DA 2024-07-18
ER

PT J
AU Nongpoh, B
   Ray, R
   Das, M
   Banerjee, A
AF Nongpoh, Bernard
   Ray, Rajarshi
   Das, Moumita
   Banerjee, Ansuman
TI Enhancing Speculative Execution With Selective Approximate Computing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; speculative execution; hypothesis testing;
   Bayesian analysis
ID SENSITIVITY-ANALYSIS; FRAMEWORK
AB Speculative execution is an optimization technique used in modern processors by which predicted instructions are executed in advance with an objective of overlapping the latencies of slow operations. Branch prediction and load value speculation are examples of speculative execution used in modern pipelined processors to avoid execution stalls. However, speculative executions incur a performance penalty as an execution rollback when there is a misprediction. In this work, we propose to aid speculative execution with approximate computing by relaxing the execution rollback penalty associated with a misprediction. We propose a sensitivity analysis method for data and branches in a program to identify the data load and branch instructions that can be executed without any rollback in the pipeline and yet can ensure a certain user-specified quality of service of the application with a probabilistic reliability. Our analysis is based on statistical methods, particularly hypothesis testing and Bayesian analysis. We perform an architectural simulation of our proposed approximate execution and report the benefits in terms of CPU cycles and energy utilization on selected applications from the AxBench, ACCEPT, and Parsec 3.0 benchmarks suite.
C1 [Nongpoh, Bernard; Ray, Rajarshi] Natl Inst Technol Meghalaya, Bijni Complex, Shillong 793003, Meghalaya, India.
   [Das, Moumita; Banerjee, Ansuman] Indian Stat Inst Kolkata, Barrackpore Trunk Rd, Kolkata 700108, W Bengal, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Meghalaya; Indian Statistical Institute; Indian Statistical
   Institute Kolkata
RP Nongpoh, B (corresponding author), Natl Inst Technol Meghalaya, Bijni Complex, Shillong 793003, Meghalaya, India.
EM bernard_nongpoh@nitm.ac.in; rajarshi.ray@nitm.ac.in;
   moumita.it@gmail.com; ansuman@isical.ac.in
RI Das, Moumita/GVR-9540-2022
FU National Institute of Technology Meghalaya; Scheme, Government of India
FX This work was supported in part by the National Institute of Technology
   Meghalaya and Visvesvaraya Ph.D. Scheme, Government of India.
CR Aster R. C., 2011, PARAMETER ESTIMATION, V90
   August DI, 1998, CONF PROC INT SYMP C, P227, DOI 10.1109/ISCA.1998.694777
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Carlson Trevor E., 2014, ACM T ARCHIT CODE OP, V11, P3
   Chen ICK, 1997, PR IEEE COMP DESIGN, P593, DOI 10.1109/ICCD.1997.628926
   Düben P, 2015, DES AUT TEST EUROPE, P764
   Eden AN, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P69, DOI 10.1109/MICRO.1998.742770
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Feller W., 1968, An Introduction to Probability Theory and Its Applications, V1
   Gonzalez J., 1997, Conference Proceedings of the 1997 International Conference on Supercompting, P196, DOI 10.1145/263580.263631
   Han JM, 2013, PROCEEDINGS OF 2013 CHINA INTERNATIONAL CONFERENCE ON INSURANCE AND RISK MANAGEMENT, P1
   He X, 2017, IEEE T MULTI-SCALE C, V3, P152, DOI 10.1109/TMSCS.2016.2617343
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   KANOPOULOS N, 1988, IEEE J SOLID-ST CIRC, V23, P358, DOI 10.1109/4.996
   Lengauer T., 1979, ACM Transactions on Programming Languages and Systems, V1, P121, DOI 10.1145/357062.357071
   Lipasti MH, 1996, ACM SIGPLAN NOTICES, V31, P138, DOI 10.1145/248209.237173
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Mendelson Avi, 1996, 1080 EE TR TECHN ISR
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Nongpoh B, 2017, IEEE T SOFTWARE ENG, V43, P1110, DOI 10.1109/TSE.2017.2654251
   Pekhimenko Gennady, 2011, APPROXIMATE COMPUTIN
   RAU BR, 1993, J SUPERCOMPUT, V7, P9, DOI 10.1007/BF01205181
   Rinard Martin, 2006, Proceedings of the 20th annual international conference on Supercomputing, P324, DOI 10.1145/1183401.1183447
   Rohatgi V.K., 2015, INTRO PROBABILITY TH
   Roy P, 2014, ACM SIGPLAN NOTICES, V49, P95, DOI [10.1145/2597809.2597812, 10.1145/2666357.2597812]
   Rubinstein RY, 2007, WILEY SERIES PROBABI
   Russell S., 2016, Artificial intelligence a modern approach
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Sampson Adrian, 2015, UWCSE15011
   San Miguel J, 2014, INT SYMP MICROARCH, P127, DOI 10.1109/MICRO.2014.22
   Sidiroglou-Douskos S., 2011, P 19 ACM SIGSOFT S 1, P124, DOI DOI 10.1145/2025113.2025133
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Thwaites B, 2014, INT CONFER PARA, P493, DOI 10.1145/2628071.2628110
   Tyson G. S., 1994, Proceedings of the 27th Annual International Symposium on Microarchitecture. MICRO 27, P196
   Vassiliadis V, 2016, INT SYM CODE GENER, P182, DOI 10.1145/2854038.2854058
   Venkataramani S, 2015, DES AUT CON, DOI 10.1145/2744769.2744904
   WALD A, 1945, ANN MATH STAT, V16, P117, DOI 10.1214/aoms/1177731118
   Wang N, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P56
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Wunderlich HJ, 2016, IEEE INT ON LINE, P133, DOI 10.1109/IOLTS.2016.7604686
   Yazdanbakhsh A, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2836168
   Yazdanbakhsh A, 2015, DES AUT TEST EUROPE, P812
   Younes H. L. S., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P223
NR 45
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 26
DI 10.1145/3307651
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300013
DA 2024-07-18
ER

PT J
AU Kritikakou, A
   Marty, T
   Roy, M
AF Kritikakou, Angeliki
   Marty, Thibaut
   Roy, Matthieu
TI DYNASCORE: DYNAmic Software COntroller to Increase REsource Utilization
   in Mixed-Critical Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dynamic management; real-time systems; runtime monitoring; multicore
   systems; safety; resources utilization
AB In real-time mixed-critical systems, Worst-Case Execution Time (WCET) analysis is required to guarantee that timing constraints are respected-at least for high-criticality tasks. However, the WCET is pessimistic compared to the real execution time, especially for multicore platforms. As WCET computation considers the worst-case scenario, it means that whenever a high-criticality task accesses a shared resource in multicore platforms, it is considered that all cores use the same resource concurrently. This pessimism in WCET computation leads to a dramatic underutilization of the platform resources, or even failing to meet the timing constraints. In order to increase resource utilization while guaranteeing real-time guarantees for high-criticality tasks, previous works proposed a runtime control system to monitor and decide when the interferences from low-criticality tasks cannot be further tolerated. However, in the initial approaches, the points where the controller is executed were statically predefined. In this work, we propose a dynamic runtime control which adapts its observations to online temporal properties, further increasing the dynamism of the approach, and mitigating the unnecessary overhead implied by existing static approaches. Our dynamic adaptive approach allows one to control the ongoing execution of tasks based on runtime information, and further increases the gains in terms of resource utilization compared with static approaches.
C1 [Kritikakou, Angeliki; Marty, Thibaut] Univ Rennes 1, INRIA, IRISA, F-35000 Rennes, France.
   [Roy, Matthieu] Univ Toulouse, CNRS, LAAS, Toulouse, France.
C3 Universite de Rennes; Inria; Universite de Toulouse; Centre National de
   la Recherche Scientifique (CNRS)
RP Kritikakou, A (corresponding author), Univ Rennes 1, INRIA, IRISA, F-35000 Rennes, France.
EM angeliki.kritikakou@irisa.fr; thibaut.marty@irisa.fr; roy@laas.fr
RI Kritikakou, Angeliki/U-8919-2019
OI Kritikakou, Angeliki/0000-0002-9293-469X
FU European Union under HORIZON 2020 Framework Programme [ICT-688131]
FX This work is co-funded by the European Union under the HORIZON 2020
   Framework Programme under grant agreement ICT-688131.
CR Anderson J. H., 2009, WMC
   [Anonymous], TECHNICAL REPORT
   Baruah S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P3, DOI 10.1109/RTSS.2011.9
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S. K., 2013, REAL-TIME SYST, P1
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Brandenburg BB, 2007, EUROMICRO, P61, DOI 10.1109/ECRTS.2007.17
   Burns Alan, 2011, Dependable and Historic Computing. Essays Dedicated to Brian Randell on the Occasion of his 75th Birthday, P147, DOI 10.1007/978-3-642-24541-1_12
   Burns A., 2013, RTSS
   Chen JJ, 2016, PROC EUROMICR, P251, DOI 10.1109/ECRTS.2016.26
   Cheng T, 2014, INT CONF DIGIT AUDIO, P203, DOI 10.1109/RTAS.2014.6926003
   Deverge J. F., 2007, WCET, V1
   Durrieu Guy, 2014, EMBEDDED REAL TIME S
   Fleming T., 2013, RTSS
   Gatti M., 2013, TUTORIAL MIXED CRITI
   Giannopoulou G., 2013, EMSOFT
   Heckmann R, 2003, P IEEE, V91, P1038, DOI 10.1109/JPROC.2003.814618
   Herman JL, 2012, IEEE REAL TIME, P197, DOI 10.1109/RTAS.2012.24
   Kritikakou A., 2014, P 22 INT C REAL TIM, P139
   Kritikakou A, 2014, EUROMICRO, P119, DOI 10.1109/ECRTS.2014.14
   Li HH, 2012, EUROMICRO, P166, DOI 10.1109/ECRTS.2012.41
   Mancuso R, 2013, IEEE REAL TIME, P45, DOI 10.1109/RTAS.2013.6531078
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Nowotsch J., 2013, Proceedings of the 21st International Conference on Real-Time Networks and Systems, P151, DOI DOI 10.1145/2516821.2516826
   Nowotsch J., 2013, TECHNICAL REPORT
   Pathan RM, 2012, EUROMICRO, P309, DOI 10.1109/ECRTS.2012.29
   Pouchet Luis-Noel, 2013, POLYBENCHMARKS BENCH
   Pricopi M, 2014, IEEE T COMPUT, V63, P2590, DOI 10.1109/TC.2013.115
   SAE, 2010, Aerospace Recommended Practices 4754a-Development of Civil Aircraft and Systems
   Shafique M, 2015, DES AUT TEST EUROPE, P387
   Singh A., 2013, TRANSGRESSIONS, V2013, P1
   Texas Instruments, 2013, SPRS691D TEX INSTR
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Yun HC, 2012, EUROMICRO, P299, DOI 10.1109/ECRTS.2012.32
NR 36
TC 9
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 13
DI 10.1145/3110222
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Saha, S
   Basu, P
   Rajamanikkam, C
   Bal, A
   Chakraborty, K
   Roy, S
AF Saha, Shamik
   Basu, Prabal
   Rajamanikkam, Chidhambaranathan
   Bal, Aatreyi
   Chakraborty, Koushik
   Roy, Sanghamitra
TI SSAGA: SMs Synthesized for Asymmetric GPGPU Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE GPU; DVFS; custom design; power gating; decreased power consumption;
   improved energy efficiency; decreased peak chip temperature
ID VOLTAGE; DVFS
AB The emergence of GPGPU applications, bolstered by flexible GPU programming platforms, has created a tremendous challenge inmaintaining high energy efficiency inmodern GPUs. In this article, we demonstrate that customizing a StreamingMultiprocessor (SM) of a GPU at a lower frequency is significantlymore energy efficient compared to employing DVFS on an SM designed for a high-frequency operation. Using a systemlevel CAD technique, we propose SSAGA-Streaming Multiprocessors Synthesized for Asymmetric GPGPU Applications-an energy-efficient GPU design paradigm. SSAGA creates architecturally identical SM cores, customized for different voltage-frequency domains. Our rigorous cross-layer methodology demonstrates an average of 20% improvement in energy efficiency over a spatially multitasking GPU across a range of GPGPU applications.
C1 [Saha, Shamik; Basu, Prabal; Rajamanikkam, Chidhambaranathan; Bal, Aatreyi; Chakraborty, Koushik; Roy, Sanghamitra] Utah State Univ, Elect & Comp Engn, USU BRIDGE Lab, Logan, UT 84322 USA.
   [Saha, Shamik] 112 Stn Dr, Morrisville, NC 27560 USA.
   [Basu, Prabal; Rajamanikkam, Chidhambaranathan; Bal, Aatreyi; Chakraborty, Koushik; Roy, Sanghamitra] 310 Bridge Lab,David G St Innovat Bldg, Logan, UT 84321 USA.
C3 Utah System of Higher Education; Utah State University
RP Saha, S (corresponding author), Utah State Univ, Elect & Comp Engn, USU BRIDGE Lab, Logan, UT 84322 USA.; Saha, S (corresponding author), 112 Stn Dr, Morrisville, NC 27560 USA.
EM shamik@synopsys.com; prabalbasu1989@yahoo.com;
   chidham@aggiemail.usu.edu; bal.aatreyi@gmail.com;
   koushik.chakraborty@usu.edu; sanghamitra.roy@usu.edu
RI Roy, Sanghamitra/ABI-5687-2020
OI Roy, Sanghamitra/0000-0002-3927-1612
FU National Science Foundation [CAREER-1253024, CCF-1318826, CNS-1421022,
   CNS-1421068]
FX This work was supported in part by National Science Foundation grants
   (CAREER-1253024, CCF-1318826, CNS-1421022, and CNS-1421068). Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the authors and do not necessarily reflect the
   views of the National Science Foundation.
CR Adriaens JT, 2012, INT S HIGH PERF COMP, P79
   Aguilera P, 2014, DES AUT TEST EUROPE
   Aguilera P, 2014, ASIA S PACIF DES AUT, P726, DOI 10.1109/ASPDAC.2014.6742976
   Akenine-Möller T, 2008, P IEEE, V96, P779, DOI 10.1109/JPROC.2008.917719
   [Anonymous], 2016, INT C BIOM ICB
   [Anonymous], AMD ACC PAR PROC APP
   [Anonymous], INT S PERF AN SYST S
   [Anonymous], MODERN CLIN NURSING
   [Anonymous], 2011, 2011 USENIX Annual Technical Conference USENIX ATC11
   [Anonymous], IEEE T PARALLEL DIST
   [Anonymous], THEIA GPU
   [Anonymous], IEEE J SOLID STATE C
   [Anonymous], P HIGH PERF COMP ARC
   [Anonymous], 2013, KEYNOTE TALK HIGH PE
   [Anonymous], IEEE ACM DESIGN AUTO
   Basoglu Mehmet, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P253, DOI 10.1145/1840845.1840898
   Bokhari H, 2014, DES AUT CON, DOI 10.1145/2593069.2593117
   Chakraborty K., 2011, IEEE ACM DESIGN AUTO, P1
   Garg S, 2009, DES AUT CON, P818
   Ge R, 2013, PROC INT CONF PARAL, P826, DOI 10.1109/ICPP.2013.98
   Huang W, 2004, DES AUT CON, P878
   Jiao Q, 2015, INT SYM CODE GENER, P1, DOI 10.1109/CGO.2015.7054182
   Jiao Y., 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P221, DOI 10.1109/GreenCom-CPSCom.2010.143
   Jungseob Lee, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P111, DOI 10.1109/PACT.2011.17
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Komoda T, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P349, DOI 10.1109/ICCD.2013.6657064
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   Lee J, 2009, DES AUT CON, P47
   Macii A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P18
   Mei Xinxin, 2013, P WORKSH POW AW COMP, P1
   Nugteren C., 2014, Proceedings of International Workshop on Adaptive Self-tuning Computing Systems - ADAPT '14, P8
   Shelepov Daniel, 2009, Operating Systems Review, V43, P66, DOI 10.1145/1531793.1531804
   SPALL JC, 1992, IEEE T AUTOMAT CONTR, V37, P332, DOI 10.1109/9.119632
   Spall JC, 1998, J HOPKINS APL TECH D, V19, P482
   Ubal R, 2012, INT CONFER PARA, P335
   Wang PH, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2019608.2019612
   Wang ZN, 2016, INT S HIGH PERF COMP, P358, DOI 10.1109/HPCA.2016.7446078
   Woohyun Joo, 2014, 2014 IEEE International Conference on Consumer Electronics (ICCE), P339, DOI 10.1109/ICCE.2014.6776031
   You D., 2014, IEEE Computer Architecture Letter, V14, P66
   Yue Wang, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P430, DOI 10.1109/ISVLSI.2014.34
NR 40
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 49
DI 10.1145/3014163
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200010
OA Bronze
DA 2024-07-18
ER

PT J
AU Azarbad, MR
   Alizadeh, B
AF Azarbad, Mohammad Reza
   Alizadeh, Bijan
TI Scalable SMT-Based Equivalence Checking of Nested Loop Pipelining in
   Behavioral Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Equivalence checking; behavioral synthesis; formal verification;
   pipeline; nested loops
ID VERIFICATION
AB In this article, we present a novel methodology based on SMT-solvers to verify equality of a high-level described specification and a pipelined RTL implementation produced by a high-level synthesis tool. The complex transformations existing in the high-level synthesis process, such as nested loop pipelining, cause the conventional methods of equivalence checking to be inefficient. The proposed equivalence checking method simultaneously attacks the two problems in this context: (1) state space explosion and (2) complex high-level synthesis transformations. To show the scalability and efficiency of the proposed method, the verification results of large designs are compared with those of the SAT-based method, including three different stateof-the-art SAT-solvers: the SMT-based procedure, the modular Horner expansion diagram (M-HED)-based method, and the M-HED partitioning approach. The results show 2470x, 2540x, and 142x average memory usage reduction and 252x, 28x, and 914x speedup in comparison with M-HED, M-HED partitioning, and SMT-solver without using the proposed method, respectively.
C1 [Azarbad, Mohammad Reza; Alizadeh, Bijan] Univ Tehran, Sch Elect & Comp Engn, Coll Engn, Design Verificat & Debugging Embedded Syst DVDES, North Kargar Ave,POB 14395-515, Tehran, Iran.
   [Alizadeh, Bijan] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
C3 University of Tehran
RP Alizadeh, B (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Coll Engn, Design Verificat & Debugging Embedded Syst DVDES, North Kargar Ave,POB 14395-515, Tehran, Iran.; Alizadeh, B (corresponding author), Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
EM mrazarbad@ut.ac.ir; b.alizadeh@ut.ac.ir
RI Alizadeh, Bijan/I-9019-2018
CR Alizadeh B, 2010, IEEE T COMPUT AID D, V29, P1422, DOI 10.1109/TCAD.2010.2059271
   Alizadeh Bijan, 2016, P AS S PAC DES AUT C
   [Anonymous], ABC TOOL
   AutoESL, 2008, AUTOPILOT REF MAN
   Bertacco V., 2006, SCALABLE HARDWARE VE
   Burch J. R., 1994, Computer Aided Verification. 6th International Conference, CAV '94. Proceedings, P68
   Chauhan P, 2009, DES AUT CON, P460
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Feng XS, 2005, ASIA S PACIF DES AUT, P583
   Fujita M, 2005, ACM T DES AUTOMAT EL, V10, P610, DOI 10.1145/1109118.1109121
   Gajski D., 1993, HIGH LEVEL SYNTHESIS
   Hao KC, 2010, DES AUT TEST EUROPE, P1500
   Hao KC, 2012, DES AUT CON, P344
   Hao Kecheng., 2014, Design, Automation Test in Europe Conference Exhibition, DATE 2014, Dresden, Germany, March 24-28, 2014, P1, DOI [10.7873/date.2014.163, DOI 10.7873/DATE.2014.163]
   Hu A.J., 2006, P 2006 IEEEACM INT C, P274
   Jaffar J, 2012, LNCS, P396, DOI DOI 10.1007/978-3-642-29860-8_
   Jamieson P, 2010, ANN IEEE SYM FIELD P, P149, DOI 10.1109/FCCM.2010.31
   Jones Robert B., 1995, P C COMP AID DES ICC
   Karfa C, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209303
   Koelbl A, 2005, IEEE IC CAD, P965, DOI 10.1109/ICCAD.2005.1560201
   Kundu S, 2008, LECT NOTES COMPUT SC, V5123, P459
   Le Hoang M., 2013, P DES AUT C DAC, P1
   Levitt J, 1996, DES AUT CON, P558, DOI 10.1109/DAC.1996.545638
   Mentor Graphics, 2011, CAT C REF MAN
   Morse J, 2013, LECT NOTES COMPUT SC, V7795, P619, DOI 10.1007/978-3-642-36742-7_47
   Ray S, 2009, LECT NOTES COMPUT SC, V5799, P337, DOI 10.1007/978-3-642-04761-9_25
   Velev MN, 2005, INT J EMBED SYST, V1, P134, DOI 10.1504/IJES.2005.008815
   Yang Zhixian, 2014, ScientificWorldJournal, V2014, P140863, DOI 10.1155/2014/140863
   Youn-Long Lin, 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P2, DOI 10.1145/250243.250245
   Zhang JY, 2010, FPGA 10, P59
NR 30
TC 1
Z9 1
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 22
DI 10.1145/2953879
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800003
DA 2024-07-18
ER

PT J
AU Su, H
   Zhu, DK
   Brandt, S
AF Su, Hang
   Zhu, Dakai
   Brandt, Scott
TI An Elastic Mixed-Criticality Task Model and Early-Release EDF Scheduling
   Algorithms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Mixed-criticality systems; real-time tasks; elastic task models;
   scheduling algorithms; earliest deadline first (EDF) scheduling; early
   release
AB Many algorithms have recently been studied for scheduling mixed-criticality (MC) tasks. However, most existing MC scheduling algorithms guarantee the timely executions of high-criticality (HC) tasks at the expense of discarding low-criticality (LC) tasks, which can cause serious service interruption for such tasks. In this work, aiming at providing guaranteed services for LC tasks, we study an elastic mixed-criticality (E-MC) task model for dual-criticality systems. Specifically, the model allows each LC task to specify its maximum period (i.e., minimum service level) and a set of early-release points. We propose an early-release (ER) mechanism that enables LC tasks to be released more frequently and thus improve their service levels at runtime, with both conservative and aggressive approaches to exploiting system slack being considered, which is applied to both earliest deadline first (EDF) and preference-oriented earliest-deadline schedulers. We formally prove the correctness of the proposed early-release-earliest deadline first scheduler on guaranteeing the timeliness of all tasks through judicious management of the early releases of LC tasks. The proposed model and schedulers are evaluated through extensive simulations. The results show that by moderately relaxing the service requirements of LC tasks in MC task sets (i.e., by having LC tasks' maximum periods in the E-MC model be two to three times their desired MC periods), most transformed E-MC task sets can be successfully scheduled without sacrificing the timeliness of HC tasks. Moreover, with the proposed ER mechanism, the runtime performance of tasks (e.g., execution frequencies of LC tasks, response times, and jitters of HC tasks) can be significantly improved under the ER schedulers when compared to that of the state-of-the-art earliest deadline first-virtual deadline scheduler.
C1 [Su, Hang; Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, One UTSA Circle, San Antonio, TX 78249 USA.
   [Brandt, Scott] Univ Calif Santa Cruz, Dept Comp Sci, 1156 High St,MS SOE3, Santa Cruz, CA 95064 USA.
C3 University of Texas System; University of Texas at San Antonio (UTSA);
   University of California System; University of California Santa Cruz
RP Su, H (corresponding author), Univ Texas San Antonio, Dept Comp Sci, One UTSA Circle, San Antonio, TX 78249 USA.
EM hangsu.cs@gmail.com; dakai.zhu@utsa.edu; scott@soe.ucsc.edu
RI Brandt, Scott/AAF-1478-2022; Zhu, Dakai/L-8034-2015; Brandt,
   Scott/AFG-5712-2022
OI Brandt, Scott/0000-0002-2547-2464; Brandt, Scott/0000-0002-2547-2464
FU National Science Foundation under CAREER Award [CNS-0953005,
   CNS-1422709]; National Natural Science Foundation of China (NSFC) Award
   [61472150]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1422709] Funding Source: National Science
   Foundation
FX This work was supported in part by the National Science Foundation under
   CAREER Award CNS-0953005 and grant CNS-1422709, and the National Natural
   Science Foundation of China (NSFC) Award 61472150.
CR [Anonymous], 2014, INT C MULTISENSOR FU
   Balbastre P, 2004, REAL-TIME SYST, V27, P215, DOI 10.1023/B:TIME.0000029049.50766.fa
   Barhorst J., 2009, P CPS WEEK 2009 WORK
   Baruah S, 2012, EUROMICRO, P145, DOI 10.1109/ECRTS.2012.42
   Baruah S., 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P62, DOI 10.1109/RTCSA.1999.811194
   Baruah Sanjoy, 2010, International Society for Computers and Their Applications. 25th International Conference on Computers and their Applications (CATA-2010), P217
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Bate L, 2015, EUROMICRO, P259, DOI 10.1109/ECRTS.2015.30
   Bini E, 2008, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2008.45
   Brandt SA, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P396, DOI 10.1109/REAL.2003.1253287
   Burns A., 2015, TECHNICAL REPORT
   Buttazzo GC, 1998, REAL TIM SYST SYMP P, P286, DOI 10.1109/REAL.1998.739754
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Easwaran A, 2013, REAL TIM SYST SYMP P, P78, DOI 10.1109/RTSS.2013.16
   Ekberg P, 2012, EUROMICRO, P135, DOI 10.1109/ECRTS.2012.24
   Guo YF, 2015, J SYST ARCHITECT, V61, P127, DOI 10.1016/j.sysarc.2014.12.001
   Huang PC, 2014, ASIA S PACIF DES AUT, P125, DOI 10.1109/ASPDAC.2014.6742877
   Kelly OR, 2011, IEEE INT CONF TRUST, P1051, DOI 10.1109/TrustCom.2011.144
   KUO TW, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P160, DOI 10.1109/REAL.1991.160369
   Li HH, 2012, EUROMICRO, P166, DOI 10.1109/ECRTS.2012.41
   Li HH, 2010, REAL TIM SYST SYMP P, P183, DOI 10.1109/RTSS.2010.18
   Li Hui, 2010, Proceedings of the 2010 2nd International Conference on Networks Security, Wireless Communications and Trusted Computing (NSWCTC 2010), P99, DOI 10.1109/NSWCTC.2010.31
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Masrur A, 2015, IEEE INT CONF EMBED, P100, DOI 10.1109/RTCSA.2015.35
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Nan Guan, 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P13, DOI 10.1109/RTSS.2011.10
   Santy F, 2012, EUROMICRO, P155, DOI 10.1109/ECRTS.2012.39
   Socci D., 2012, TR201222 VER RES LAB
   Su H, 2013, DES AUT TEST EUROPE, P147
   Su H, 2013, IEEE INT CONF EMBED, P352, DOI 10.1109/RTCSA.2013.6732239
   Taeju Park, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P253
   Tianyu Zhang, 2014, Proceedings of the 2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), P179, DOI 10.1109/SIES.2014.6871202
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Zhang FM, 2008, REAL TIM SYST SYMP P, P47, DOI 10.1109/RTSS.2008.52
   Zhu D., 2009, IEEE T COMPUT, V58, P10
NR 37
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 28
DI 10.1145/2984633
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800009
DA 2024-07-18
ER

PT J
AU Poddar, S
   Ghoshal, S
   Chakrabarty, K
   Bhattacharya, BB
AF Poddar, Sudip
   Ghoshal, Sarmishtha
   Chakrabarty, Krishnendu
   Bhattacharya, Bhargab B.
TI Error-Correcting Sample Preparation with Cyberphysical Digital
   Microfluidic Lab-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithmic microfluidics; biochips; cyberphysical systems;
   roll-forward; error-correction; sample preparation
ID RECOVERY; BIOCHIPS; DILUTION; MODULE
AB Digital (droplet-based) microfluidic technology offers an attractive platform for implementing a wide variety of biochemical laboratory protocols, such as point-of-care diagnosis, DNA analysis, target detection, and drug discovery. A digital microfluidic biochip consists of a patterned array of electrodes on which tiny fluid droplets aremanipulated by electrical actuation sequences to perform various fluidic operations, for example, dispense, transport, mix, or split. However, because of the inherent uncertainty of fluidic operations, the outcome of biochemical experiments performed on-chip can be erroneous even if the chip is tested a priori and deemed to be defect-free. In this article, we address an important error recoverability problem in the context of sample preparation. We assume a cyberphysical environment, in which the physical errors, when detected online at selected checkpoints with integrated sensors, can be corrected through recovery techniques. However, almost all prior work on error recoverability used checkpointing-based rollback approach, that is, re-execution of certain portions of the protocol starting from the previous checkpoint. Unfortunately, such techniques are expensive both in terms of assay completion time and reagent cost, and can never ensure full error-recovery in deterministic sense. We consider imprecise droplet mix-split operations and present a novel roll-forward approach where the erroneous droplets, thus produced, are used in the error-recovery process, instead of being discarded or remixed. All erroneous droplets participate in the dilution process and they mutually cancel or reduce the concentration-error when the target droplet is reached. We also present a rigorous analysis that reveals the role of volumetric-error on the concentration of a sample to be prepared, and we describe the layout of a lab-on-chip that can execute the proposed cyberphysical dilution algorithm. Our analysis reveals that fluidic errors caused by unbalanced droplet splitting can be classified as being either critical or non-critical, and only those of the former type require correction to achieve error-free sample dilution. Simulation experiments on various sample preparation test cases demonstrate the effectiveness of the proposed method.
C1 [Poddar, Sudip; Bhattacharya, Bhargab B.] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, India.
   [Ghoshal, Sarmishtha] Indian Inst Engn Sci & Technol, Sch VLSI Technol, Sibpur 711103, Howrah, India.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata;
   Indian Institute of Engineering Science Technology Shibpur (IIEST); Duke
   University
RP Poddar, S (corresponding author), Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, India.
EM sudippoddar2006@gmail.com; sharmi.bhatta@gmail.com; krish@ee.duke.edu;
   bhargab.bhatta@gmail.com
RI Poddar, Sudip/GXA-3105-2022; Bhattacharya, Bhargab/AAE-6130-2020;
   Chakrabarty, Krishnendu/J-6086-2012
OI Poddar, Sudip/0000-0002-6643-6937; Chakrabarty,
   Krishnendu/0000-0003-4475-6435
FU Indian Statistical Institute, Kolkata; DST Indo-Taiwan Bilateral
   Research Grant, Government of India
FX The work of B. B. Bhattacharya was supported, in part, by a special
   grant to the Nanotechnology Research Triangle received from the Indian
   Statistical Institute, Kolkata, and by the DST Indo-Taiwan Bilateral
   Research Grant, Government of India.
CR Abdelgawad M, 2009, ADV MATER, V21, P920, DOI 10.1002/adma.200802244
   Alistar M., 2010, Proceedings of the Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS, P350
   Alistar M, 2012, 2012 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), P53
   Bera N, 2014, LECT NOTES COMPUT SC, V8321, P89, DOI 10.1007/978-3-319-04126-1_8
   Bhattacharya B. B., 2015, US Patent, Patent No. [9,128,014, 9128014]
   Chakrabarty K., 2007, Digital microfluidic biochips : synthesis, testing, and reconfiguration techniques
   Chakrabarty K, 2010, IEEE T COMPUT AID D, V29, P1001, DOI 10.1109/TCAD.2010.2049153
   Cho SK, 2003, J MICROELECTROMECH S, V12, P70, DOI 10.1109/JMEMS.2002.807467
   Elvira KS, 2012, BIOMICROFLUIDICS, V6, DOI 10.1063/1.3693592
   Evans R, 2007, IEEE SENSOR, P423, DOI 10.1109/ICSENS.2007.4388426
   Fair R. B., 2003, IEEE INT EL DEV M IE
   Gong J, 2008, LAB CHIP, V8, P898, DOI 10.1039/b717417a
   Grissom D, 2015, INTEGRATION, V51, P169, DOI 10.1016/j.vlsi.2015.01.004
   Grissom D, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2567669
   Hsieh YL, 2014, IEEE T COMPUT AID D, V33, P183, DOI 10.1109/TCAD.2013.2284010
   Hu K, 2015, BIOMED CIRC SYST C, P418, DOI 10.1109/BioCAS.2015.7348390
   Hu K, 2013, DES AUT TEST EUROPE, P559
   Huang J.-D., 2013, IEEE T COMPUT AID D, V32
   Huang JD, 2012, ICCAD-IEEE ACM INT, P377
   Huang TW, 2010, IEEE T COMPUT AID D, V29, P1682, DOI 10.1109/TCAD.2010.2062770
   Ibrahim M, 2015, IEEE T MULTI-SCALE C, V1, P46, DOI 10.1109/TMSCS.2015.2478457
   Ibrahim M, 2015, DES AUT TEST EUROPE, P247
   Jebrail MJ, 2009, ANAL CHEM, V81, P330, DOI 10.1021/ac8021554
   Jin C., 2014, P COMSOL C, P1, DOI DOI 10.1109/MSST.2014.6855539
   Jokerst NM, 2009, IEEE T BIOMED CIRC S, V3, P202, DOI 10.1109/TBCAS.2009.2020693
   Kotchoni Simeon Oloni, 2003, African Journal of Biotechnology, V2, P88
   Kuswandi B, 2007, ANAL CHIM ACTA, V601, P141, DOI 10.1016/j.aca.2007.08.046
   Lee K, 2009, LAB CHIP, V9, P709, DOI 10.1039/b813582g
   Lee Won Gu, 2010, Adv Drug Deliv Rev, V62, P449, DOI 10.1016/j.addr.2009.11.016
   Lesk A. M., 2010, INTRO PROTEIN SCI AR
   Levenspiel O., 1979, CHEM REACTION ENG, V3rd
   Levenspiel O., 1979, CHEM REACTOR OMNIBOO
   Luan L, 2008, IEEE SENS J, V8, P628, DOI 10.1109/JSEN.2008.918717
   Lukas M., 2010, THESIS
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P1839, DOI 10.1109/TCAD.2013.2277980
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Mein CA, 2000, GENOME RES, V10, P330, DOI 10.1101/gr.10.3.330
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Osborn JL, 2010, LAB CHIP, V10, P2659, DOI 10.1039/c004821f
   Ouellet E, 2010, LAB CHIP, V10, P581, DOI 10.1039/b920589f
   Pires NMM, 2014, SENSORS-BASEL, V14, P15458, DOI 10.3390/s140815458
   Pollack MG, 2002, LAB CHIP, V2, P96, DOI 10.1039/b110474h
   Ren H, 2003, BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, P619
   Resch-Genger U, 2008, NAT METHODS, V5, P763, DOI [10.1038/nmeth.1248, 10.1038/NMETH.1248]
   Roy S, 2011, DES AUT TEST EUROPE, P1059
   Roy S, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2714562
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Shin YJ, 2010, REV SCI INSTRUM, V81, DOI 10.1063/1.3274673
   Solomon A. W., 2002, PLOS NEGLECT TROP D, V6, P7
   Srinivasan V, 2004, LAB CHIP, V4, P310, DOI 10.1039/b403341h
   Srinivasan V, 2004, P SOC PHOTO-OPT INS, V5591, P26, DOI 10.1117/12.580145
   Srinivasan V., 2003, PROC MUTAS, P1287
   Stevens DY, 2008, LAB CHIP, V8, P2038, DOI 10.1039/b811158h
   Su F, 2006, ACM T DES AUTOMAT EL, V11, P682, DOI 10.1145/1142980.1142987
   Su F, 2006, ACM T DES AUTOMAT EL, V11, P442, DOI 10.1145/1142155.1142164
   Su Fei., 2006, BENCHMARKS DIGITAL M
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Walker SW, 2006, J MICROELECTROMECH S, V15, P986, DOI 10.1109/JMEMS.2006.878876
   [王琪 Wang Qi], 2014, [高分子通报, Polymer Bulletin], P1
   Wang XH, 2007, LAB CHIP, V7, P58, DOI 10.1039/b611067c
   Xu T, 2008, 2008 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE - INTELLIGENT BIOMEDICAL SYSTEMS (BIOCAS), P301, DOI 10.1109/BIOCAS.2008.4696934
   Zhao Y, 2012, IEEE T COMPUT AID D, V31, P817, DOI 10.1109/TCAD.2012.2183369
   Zhao Y, 2010, IEEE T BIOMED CIRC S, V4, P250, DOI 10.1109/TBCAS.2010.2048567
   Zhao Y, 2010, ACM J EMERG TECH COM, V6, DOI 10.1145/1777401.1777404
NR 64
TC 31
Z9 34
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 2
DI 10.1145/2898999
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300002
DA 2024-07-18
ER

PT J
AU Darav, NK
   Kennings, A
   Tabrizi, AF
   Westwick, D
   Behjat, L
AF Darav, Nima Karimpour
   Kennings, Andrew
   Tabrizi, Aysa Fakheri
   Westwick, David
   Behjat, Laleh
TI Eh? Placer: A High-Performance Modern Technology-Driven Placer
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Region constraints; placement; target density
AB The placement problem has become more complex and challenging due to a wide variety of complicated constraints imposed by modern process technologies. Some of the most challenging constraints and objectives were highlighted during the most recent ACM/IEEE International Symposium on Physical Design (ISPD) contests. In this article, the framework of Eh? Placer and its developed algorithms are elaborated, with the main focus on modern technology constraints and runtime. The technology constraints considered as part of Eh? Placer are fence region, target density, and detailed routability constraints. We present a complete description on how these constraints are considered in different stages of Eh? Placer. The results obtained from the contests indicate that Eh? Placer is able to efficiently handle modern technology constraints and ranks highly among top academic placement tools.
C1 [Darav, Nima Karimpour; Tabrizi, Aysa Fakheri] Univ Calgary, Dept Elect & Comp Engn, ICT 446,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
   [Kennings, Andrew] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
   [Westwick, David] Univ Calgary, Dept Elect & Comp Engn, ICT 402,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
   [Behjat, Laleh] Univ Calgary, Dept Elect & Comp Engn, ICT 453,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
C3 University of Calgary; University of Waterloo; University of Calgary;
   University of Calgary
RP Darav, NK (corresponding author), Univ Calgary, Dept Elect & Comp Engn, ICT 446,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
EM nkarimpo@ucalgary.ca; akenning@uwaterloo.ca; afakheri@ucalgary.ca;
   dwestwic@ucalgary.ca; laleh@ucalgary.ca
OI Karimpour Darav, Nima/0000-0003-2935-3558; Behjat,
   Laleh/0000-0002-8122-0990; Westwick, David/0000-0002-1470-6800
FU Natural Sciences and Engineering Council of Canada (NSERC); Alberta
   Innovates-Technology Futures (AITF)
FX This work has been supported by the Natural Sciences and Engineering
   Council of Canada (NSERC) and Alberta Innovates-Technology Futures
   (AITF), and computing resources for this work have been provided by
   Compute/Calcul Canada and the Canadian Microelectronics Corporation
   (CMC).
CR Alpert C, 2012, ICCAD-IEEE ACM INT, P283
   [Anonymous], P DAC
   [Anonymous], P ICCAD
   [Anonymous], ISPD 2014 DET ROUT D
   [Anonymous], TECHNICAL REPORT
   [Anonymous], LEF DEF VERS 5 3 5 7
   [Anonymous], P ASP DAC
   Brenner U, 2004, IEEE T COMPUT AID D, V23, P1597, DOI 10.1109/TCAD.2004.836733
   Bustany I. S., 2015, P ISPD, P157
   Chan TF, 2007, INTEGR CIRCUIT SYST, P247, DOI 10.1007/978-0-387-68739-1_10
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Cho M, 2010, DES AUT CON, P286
   Cong J, 2013, ASIA S PACIF DES AUT, P441, DOI 10.1109/ASPDAC.2013.6509636
   Dai KR, 2012, IEEE T VLSI SYST, V20, P459, DOI 10.1109/TVLSI.2010.2102780
   De Berg M., 2008, Computational Geometry: Algorithms and Applications, V17
   Gi-Joon Nam, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design
   He X, 2013, MATH PROBL ENG, V2013, DOI 10.1155/2013/282168
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Huang CC, 2015, ASIA S PACIF DES AUT, P378, DOI 10.1109/ASPDAC.2015.7059034
   Kahng A. B., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P218, DOI 10.1145/1123008.1123057
   Kahng A.B., 2004, PROC ACM GREAT LAKES, P214
   Khatkhate A, 2004, P INT S PHYS DES, P84
   Kim MC, 2012, DES AUT CON, P747
   Kim MC, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P193
   Kim MC, 2012, IEEE T COMPUT AID D, V31, P50, DOI 10.1109/TCAD.2011.2170567
   Li S., 2014, PROC INT S PHYS DESI, P11
   Lin T, 2015, IEEE T COMPUT AID D, V34, P447, DOI 10.1109/TCAD.2015.2394383
   Lin Tao, 2014, P DAC, P1
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Ma Q, 2010, IEEE T COMPUT AID D, V29, P607, DOI 10.1109/TCAD.2010.2042895
   Nocedal J, 2006, SPRINGER SER OPER RE, P135
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Spindler P, 2008, IEEE T COMPUT AID D, V27, P1398, DOI 10.1109/TCAD.2008.925783
   Spindler P, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P47
   Wang C.-K., 2015, P 2015 ACM INT S PHY, P149
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Yutsis Vladimir., 2014, ISPD '14, P161, DOI DOI 10.1145/2560519.2565877
   Zhu WX, 2015, IEEE T COMPUT AID D, V34, P642, DOI 10.1109/TCAD.2015.2394484
NR 39
TC 25
Z9 26
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 37
DI 10.1145/2899381
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000002
DA 2024-07-18
ER

PT J
AU Livramento, V
   Netto, R
   Guth, C
   Güntzel, JL
   Dos Santos, LCV
AF Livramento, Vinicius
   Netto, Renan
   Guth, Chrystian
   Guntzel, Jose Luis
   Dos Santos, Luiz C. V.
TI Clock-Tree-Aware Incremental Timing-Driven Placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Timing closure; density; timing-driven placement; register placement;
   Lagrangian relaxation
ID PHYSICAL-SYNTHESIS; OPTIMIZATION
AB The increasing impact of interconnections on overall circuit performance makes timing-driven placement (TDP) a crucial step toward timing closure. Current TDP techniques improve critical paths but overlook the impact of register placement on clock tree quality. On the other hand, register placement techniques found in the literature mainly focus on power consumption, disregarding timing and routabilty. Indeed, postponing register placement may undermine the optimization achieved by TDP, since the wiring between sequential and combinational elements would be touched. This work proposes a new approach for an effective coupling between register placement and TDP that relies on two key aspects to handle sequential and combinational elements separately: only the registers in the critical paths are touched by TDP (in practice they represent a small percentage of the total number of registers), and the shortening of clock tree wirelength can be obtained with limited variation in signal wirelength and placement density. The approach consists of two steps: (1) incremental register placement guided by a virtual clock tree to reduce clock wiring capacitance while preserving signal wirelength and density, and (2) incremental TDP to minimize the total negative slack. For the first step, we propose a novel technique that combines clock-net contraction and register clustering forces to reduce the clock wirelength. For the second step, we propose a novel Lagrangian Relaxation formulation that minimizes total negative slack for both setup and hold timing violations. To solve the formulation, we propose a TDP technique using a novel discrete search that employs a Euclidean distance to define a proper neighborhood. For the experimental evaluation of the proposed approach, we relied on the ICCAD 2014 TDP contest infrastructure and compared our results with the best results obtained from that contest in terms of timing closure, clock tree compactness, signal wirelength, and density. Assuming a long displacement constraint, our technique achieves worst and total negative slack reductions of around 24% and 26%, respectively. In addition, our approach leads to 44% shorter clock tree wirelength with negligible impact on signal wirelength and placement density. In the face of such results, the proposed coupling seems a useful approach to handle the challenges faced by contemporary physical synthesis.
C1 [Livramento, Vinicius; Dos Santos, Luiz C. V.] Univ Fed Santa Catarina, Automat & Syst Engn Dept, BR-88040900 Florianopolis, SC, Brazil.
   [Netto, Renan; Guth, Chrystian; Guntzel, Jose Luis] Univ Fed Santa Catarina, Dept Comp Sci, BR-88040900 Florianopolis, SC, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC); Universidade Federal de
   Santa Catarina (UFSC)
RP Livramento, V (corresponding author), Univ Fed Santa Catarina, Automat & Syst Engn Dept, BR-88040900 Florianopolis, SC, Brazil.
EM vinicius.livramento@posgrad.ufsc.br; renan.netto@posgrad.ufsc.br;
   chrystian.guth@posgrad.ufsc.br; j.guntzel@ufsc.br; luiz.santos@ufsc.br
RI Güntzel, José/AAD-6430-2019
OI dos Santos, Luiz C. V./0000-0002-9384-8347
FU CAPES; CNPq [550185/2013-5 (PNM), 309047/2012-9 (PQ), 303546/2012-3
   (PQ)]
FX This work was partially supported by CAPES and by CNPq through the
   grants 550185/2013-5 (PNM), 309047/2012-9 (PQ), and 303546/2012-3 (PQ).
CR Alpert C, 2012, ICCAD-IEEE ACM INT, P283
   [Anonymous], 2010, ISPD '10, DOI [10.1145/1735023.1735048, DOI 10.1145/1735023.1735048]
   [Anonymous], DAC
   [Anonymous], 2015, ACM IEEE INT WORKSH
   Cheon Y, 2005, DES AUT CON, P795, DOI 10.1109/DAC.2005.193924
   Chow W.-K., 2014, P 2014 INT S PHYS DE, P3
   Chowdhary A, 2005, DES AUT CON, P801
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   Guth Chrystian, 2015, ISPD, P141
   Guthaus M. R., 2013, TODAES, V18, P31
   Halpin B, 2001, DES AUT CON, P780, DOI 10.1109/DAC.2001.935611
   HAMADA T, 1993, ACM IEEE D, P531
   Huang L, 2005, ASIA S PACIF DES AUT, P99
   Kahng AB, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P565, DOI 10.1109/ICCAD.2004.1382641
   Kahng AB, 2011, VLSI PHYSICAL DESIGN: FROM GRAPH PARTITIONING TO TIMING CLOSURE, P1, DOI 10.1007/978-90-481-9591-6
   Kim M., 2014, P INT C COMP AID DES, P361
   Kim MC, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P193
   Kong T, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P172, DOI 10.1109/ICCAD.2002.1167530
   Lee DJ, 2012, IEEE T COMPUT AID D, V31, P205, DOI 10.1109/TCAD.2011.2173490
   Lee DJ, 2010, ICCAD-IEEE ACM INT, P444, DOI 10.1109/ICCAD.2010.5653738
   Li Z, 2012, DES AUT CON, P465
   Lu YQ, 2005, ASIA S PACIF DES AUT, P588
   Lu YQ, 2005, DES AUT CON, P176, DOI 10.1109/DAC.2005.193796
   Luo T, 2006, DES AUT CON, P1115, DOI 10.1109/DAC.2006.229407
   Moffitt MD, 2008, DES AUT CON, P724
   Ozdal MM, 2012, IEEE T COMPUT AID D, V31, P1558, DOI 10.1109/TCAD.2012.2196279
   Papa D, 2011, IEEE MICRO, V31, P51, DOI 10.1109/MM.2011.41
   Papa DA, 2008, IEEE T COMPUT AID D, V27, P2156, DOI 10.1109/TCAD.2008.2006155
   Popovych S., 2014, P DAC, P1
   Rajagopal K., 2003, INT S PHYS DESIGN, P60
   Ren HX, 2007, ASIA S PACIF DES AUT, P141
   Ren HX, 2005, IEEE T COMPUT AID D, V24, P711, DOI 10.1109/TCAD.2005.846367
   RIESS BM, 1995, IEEE INT SYMP CIRC S, P377, DOI 10.1109/ISCAS.1995.521529
   Shelar RupeshS., 2010, IEEE/ACM International Symposium on Physical Design, P145
   Srinivasan A., 1991, 1991 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (91CH3026-2), P48, DOI 10.1109/ICCAD.1991.185188
   SWARTZ W, 1995, DES AUT CON, P211
   Tao Luo, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P204, DOI 10.1109/ICCAD.2008.4681575
   Tennakoon H, 2008, IEEE T COMPUT AID D, V27, P1583, DOI 10.1109/TCAD.2008.927758
   Wang YF, 2007, IEEE INT SYMP CIRC S, P2040, DOI 10.1109/ISCAS.2007.378498
NR 39
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 38
DI 10.1145/2858793
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000003
DA 2024-07-18
ER

PT J
AU Chang, DW
   Chen, HH
   Su, WJ
AF Chang, Da-Wei
   Chen, Hsin-Hung
   Su, Wei-Jian
TI VSSD: Performance Isolation in a Solid-State Drive
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; SSD; NAND flash memory; performance
   isolation; I/O scheduler
ID FLASH; TRANSLATION
AB Performance isolation is critical in shared storage systems, a popular storage solution. In a shared storage system, interference between requests from different users can affect the accuracy of I/O cost accounting, resulting in poor performance isolation. Recently, NAND flash-memory-based solid-state drives (SSDs) have been increasingly used in shared storage systems. However, interference in SSD-based shared storage systems has not been addressed. In this article, two types of interference, namely, queuing delay (QD) interference and garbage collection (GC) interference, are identified in a shared SSD. Additionally, a framework called VSSD is proposed to address these types of interference. VSSD is composed of two components: the FACO credit-based I/O scheduler designed to address QD interference and the ViSA flash translation layer designed to address GC interference. The VSSD framework aims to be implemented in the firmware running on an SSD controller. With VSSD, interference in an SSD can be eliminated and performance isolation can be ensured. Both synthetic and application workloads are used to evaluate the effectiveness of the proposed VSSD framework. The performance results show the following. First, QD and GC interference exists and can result in poor performance isolation between users on SSD-based shared storage systems. Second, VSSD is effective in eliminating the interference and achieving performance isolation between users. Third, the overhead of VSSD is insignificant.
C1 [Chang, Da-Wei; Chen, Hsin-Hung; Su, Wei-Jian] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan.
C3 National Cheng Kung University
RP Chang, DW (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan.
EM davidchang@csie.ncku.edu.tw
FU Ministry of Science and Technology, Taiwan, Republic of China [NSC
   101-2221-E-006-150-MY3, NSC 101-2221-E-006-098-MY3]
FX This work is supported by the Ministry of Science and Technology,
   Taiwan, Republic of China, under grant NSC 101-2221-E-006-150-MY3 and
   grant NSC 101-2221-E-006-098-MY3.
CR An J., 2013, P 11 USENIX C FIL ST
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Axboe Jens, 2004, OTT LIN S, P51
   Balakrishnan M, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P15
   Boboila Simona, 2010, P 8 USENIX C FIL STO, P115
   Bruno J, 1999, IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, PROCEEDINGS VOL 2, P400, DOI 10.1109/MMCS.1999.778459
   Bucy J. S., 2008, CMUPDL08101
   Byan S., 2012, IEEE S MASS STORAGE, P1
   Chang DW, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2555616
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chang LP, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544383
   Chang LP, 2010, IEEE T COMPUT, V59, P1337, DOI 10.1109/TC.2010.14
   Chang LP, 2009, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1640457.1640463
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Chanik Park, 2006, 21st Non-Volatile Semiconductor Memory Workshop. (IEEE Cat. No. 06EX1246), P17, DOI 10.1109/.2006.1629477
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chiao ML, 2011, IEEE T COMPUT, V60, P753, DOI 10.1109/TC.2011.67
   Gang P, 2008, INT CON DISTR COMP S, P589, DOI 10.1109/ICDCS.2008.107
   Gulati A., 2009, P WORKSH VIRT PERF A
   Gulati A., 2009, FAST '09: Proccedings of the 7th conference on File and storage technologies, P85
   Hsieh JW, 2014, IEEE T COMPUT, V63, P3079, DOI 10.1109/TC.2013.169
   Hsieh JW, 2013, IEEE T COMPUT AID D, V32, P1137, DOI 10.1109/TCAD.2013.2250582
   Huang M, 2015, ASIA S PACIF DES AUT, P334, DOI 10.1109/ASPDAC.2015.7059027
   Huang PC, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2611757
   Im S, 2010, J SYST ARCHITECT, V56, P641, DOI 10.1016/j.sysarc.2010.09.005
   Im S, 2011, IEEE T COMPUT, V60, P80, DOI 10.1109/TC.2010.197
   Im Soojun., 2010, Mass Storage Systems and Technologies (MSST), 2010 IEEE 26th Symposium on, P1, DOI [10.1109/msst.2010.5496997, DOI 10.1109/MSST.2010.5496997]
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   Karlsson M., 2005, ACM T STORAGE, V1, P457, DOI DOI 10.1145/1111609.1111612
   Kim J., 2015, P 13 USENIX C FIL ST, P183
   Kim JH, 2012, SCI WORLD J, DOI 10.1100/2012/532354
   Klonatos Y., 2011, Proceedings of the 2011 6th IEEE International Conference on Networking, Architecture, and Storage (NAS 2011), P309, DOI 10.1109/NAS.2011.50
   Lee J., 2015, IEEE COMPUT ARCHIT L, V13, P1
   Lee J, 2011, INT SYM PERFORM ANAL, P12, DOI 10.1109/ISPASS.2011.5762711
   Lee YM, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491485
   Li DD, 2013, IEEE T PARALL DISTR, V24, P1129, DOI 10.1109/TPDS.2012.321
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   Lin X., 2012, Proceedings of the 4th USENIX conference on Hot Topics in Cloud Ccomputing, P15
   Liu R., 2013, J. Nanomater, V2013, P1
   Liu R.-S., 2014, 2014 51 ACMEDACIEEE, P1
   Lumb CR, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P131
   Luo T, 2013, INT CONFER PARA, P103, DOI 10.1109/PACT.2013.6618808
   Malkhi Dahlia, 2012, Operating Systems Review, V46, P47, DOI 10.1145/2146382.2146391
   Murugan Muthukumar., 2011, P 2011 IEEE 27 S MAS, P1
   Objective Analysis, 2010, SOL STAT DISK MARK O
   Oh Y., 2012, USENIX FAST, P25
   Park Stan., 2012, FAST, P13
   Povzner A, 2008, EUROSYS'08: PROCEEDINGS OF THE EUROSYS 2008 CONFERENCE, P13, DOI 10.1145/1357010.1352595
   Schindler J., 2011, P 9 USENIX C FILE ST, P133
   Shen Kai., 2013, Proceedings of the 2013 USENIX Conference on Annual Technical Conference, USENIX ATC'13, P67
   Skourtis D., 2012, P 21 INT S HIGH PERF, P73, DOI DOI 10.1145/2287076.2287087
   Suei PL, 2014, IEEE T COMPUT, V63, P2416, DOI 10.1109/TC.2013.119
   Tiwari Devesh., 2013, FAST, P119
   Tsao C.-W., 2013, P DES AUT C, P1
   Wache M, 2011, IEEE POW ENER SOC GE
   Wachs Matthew., 2007, FAST 07, P5
   Wei Jin, 2004, Performance Evaluation Review, V32, P37, DOI 10.1145/1012888.1005694
   Wu CH, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455235
   Wu G, 2013, ASCE J COMPOSITES CO, V18
   Wu PL, 2009, DES AUT TEST EUROPE, P393
   Xiao Ling, 2012, Proceedings of the 2012 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2012), P81, DOI 10.1109/CCGrid.2012.17
   Xuechen Zhang, 2010, 24th ACM International Conference on Supercomputing 2010, P223
   Yang M.-C., 2013, ACM/EDAC/IEEE Design Automation Conference, P1
   ZHANG J, 2006, ACM T STORAGE, V2, P283, DOI DOI 10.1145/1168910.1168913
   Zhang Q., 2015, P 21 IEEE REAL TIM E
NR 66
TC 17
Z9 17
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 51
DI 10.1145/2755560
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900005
DA 2024-07-18
ER

PT J
AU Papandreou, N
   Parnell, T
   Pozidis, H
   Mittelholzer, T
   Eleftheriou, E
   Camp, C
   Griffin, T
   Tressler, G
   Walls, A
AF Papandreou, Nikolaos
   Parnell, Thomas
   Pozidis, Haralampos
   Mittelholzer, Thomas
   Eleftheriou, Evangelos
   Camp, Charles
   Griffin, Thomas
   Tressler, Gary
   Walls, Andrew
TI Enhancing the Reliability of MLC NAND Flash Memory Systems by Read
   Channel Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; NAND flash; characterization; signal processing
ID TO-CELL INTERFERENCE; THRESHOLD-VOLTAGE DISTRIBUTION; ARCHITECTURE;
   CHALLENGES
AB NAND flash memory is not only the ubiquitous storage medium in consumer applications but has also started to appear in enterprise storage systems as well. MLC and TLC flash technology made it possible to store multiple bits in the same silicon area as SLC, thus reducing the cost per amount of data stored. However, at current sub-20nm technology nodes, MLC flash devices fail to provide the levels of raw reliability, mainly cycling endurance, that are required by typical enterprise applications. Advanced signal processing and coding schemes are needed to improve the flash bit error rate and thus elevate the device reliability to the desired level. In this article, we report on the use of adaptive voltage thresholds and cell-to-cell interference cancellation in the read operation of NAND flash devices. We discuss how the optimal read voltage thresholds can be determined and assess the benefit of cancelling cell-to-cell interference in terms of cycling endurance, data retention, and resilience to read disturb.
C1 [Papandreou, Nikolaos; Parnell, Thomas; Pozidis, Haralampos; Mittelholzer, Thomas; Eleftheriou, Evangelos] IBM Res Zurich, Zurich, Switzerland.
   [Camp, Charles] IBM Syst, Houston, TX USA.
   [Griffin, Thomas; Tressler, Gary] IBM Syst, Poughkeepsie, NY USA.
   [Walls, Andrew] IBM Syst, San Jose, CA USA.
C3 International Business Machines (IBM)
RP Papandreou, N (corresponding author), IBM Res Zurich, Zurich, Switzerland.
EM npo@zurich.ibm.com
CR Aritome Seiichi, 2013, IEEE Solid-State Circuits Magazine, V5, P21, DOI 10.1109/MSSC.2013.2278083
   Asadi M, 2014, IEEE J SEL AREA COMM, V32, P825, DOI 10.1109/JSAC.2014.140503
   Berman A., 2011, Proceedings of the 2011 IEEE International Symposium on Information Theory - ISIT, P2128, DOI 10.1109/ISIT.2011.6033933
   Bez R, 2003, P IEEE, V91, P489, DOI 10.1109/JPROC.2003.811702
   Cai Y, 2013, DES AUT TEST EUROPE, P1285
   Calabrese M, 2013, 2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), P37, DOI 10.1109/ICICDT.2013.6563298
   Cernea RA, 2009, IEEE J SOLID-ST CIRC, V44, P186, DOI 10.1109/JSSC.2008.2007152
   Compagnoni CM, 2009, IEEE ELECTR DEVICE L, V30, P984, DOI 10.1109/LED.2009.2026658
   Dong GQ, 2010, IEEE T CIRCUITS-I, V57, P2718, DOI 10.1109/TCSI.2010.2046966
   Frickey R., 2012, P FLASH MEM SUMM, P13
   Hyunyoung Shim, 2011, 2011 IEEE Symposium on VLSI Technology. Digest of Technical Papers, P216
   Lee DH, 2013, J SIGNAL PROCESS SYS, V71, P189, DOI 10.1007/s11265-012-0716-0
   Lee DH, 2012, INT CONF ACOUST SPEE, P1601, DOI 10.1109/ICASSP.2012.6288200
   Lee JD, 2002, IEEE ELECTR DEVICE L, V23, P264, DOI 10.1109/55.998871
   Lee S, 2012, J NANOMATER, V2012, DOI 10.1155/2012/582531
   Li Y, 2013, COMPUTER, V46, P23, DOI 10.1109/MC.2013.190
   Mielke N, 2004, IEEE T DEVICE MAT RE, V4, P335, DOI 10.1109/TDMR.2004.836721
   Mielke N, 2006, INT RELIAB PHY SYM, P29, DOI 10.1109/RELPHY.2006.251188
   Moon J, 2013, IEEE T CIRCUITS-I, V60, P2153, DOI 10.1109/TCSI.2013.2239116
   Motwani R., 2011, P IEEE GLOB TEL C GL, P1
   Papandreou N, 2014, PR GR LAK SYMP VLSI, P151, DOI 10.1145/2591513.2591594
   Park B, 2012, IEEE INT SYMP CIRC S, P420, DOI 10.1109/ISCAS.2012.6272053
   Park D, 2011, IEEE T MAGN, V47, P624, DOI 10.1109/TMAG.2010.2101054
   Park KT, 2008, IEEE J SOLID-ST CIRC, V43, P919, DOI 10.1109/JSSC.2008.917558
   Peleato B, 2012, IEEE GLOB COMM CONF, P3219, DOI 10.1109/GLOCOM.2012.6503610
   Sala F, 2013, IEEE T COMMUN, V61, P2624, DOI 10.1109/TCOMM.2013.053013.120733
   Shin B, 2012, IEEE INT SYMP CIRC S, P409, DOI 10.1109/ISCAS.2012.6272049
   Tanduo P, 2006, MICROELECTRON RELIAB, V46, P1439, DOI 10.1016/j.microrel.2006.07.007
   Wu G, 2013, ASCE J COMPOSITES CO, V18
   Yamada S., 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P23, DOI 10.1109/IEDM.1993.347407
   Yongjune Kim, 2013, 2013 International Conference on Computing, Networking and Communications (ICNC 2013), P961, DOI 10.1109/ICCNC.2013.6504220
NR 31
TC 8
Z9 8
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 62
DI 10.1145/2699866
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900016
DA 2024-07-18
ER

PT J
AU Bombieri, N
   Fummi, F
   Vinco, S
AF Bombieri, Nicola
   Fummi, Franco
   Vinco, Sara
TI A Methodology to Recover RTL IP Functionality for Automatic Generation
   of SW Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; RTL IP; IP reuse; embedded software generation
AB With the advent of heterogeneous multiprocessor system-on-chips (MPSoCs), hardware/software partitioning is again on the rise both in research and in product development. In this new scenario, implementing intellectual-property (IP) blocks as SW applications rather than dedicated HW is an increasing trend to fully exploit the computation power provided by the MPSoC CPUs. On the other hand, whole libraries of IP blocks are available as RTL descriptions, most of them without a corresponding high-level SW implementation. In this context, this article presents a methodology to automatically generate SW applications in C++, by starting from existing RTL IPs implemented in hardware description language (HDL). The methodology exploits an abstraction algorithm to eliminate implementation details typical of HW descriptions (such as cycle-accurate functionality and data types) to guarantee relevant performance of the generated code. The experimental results show that, in many cases, the C++ code automatically generated in a few seconds with the proposed methodology is as efficient as the corresponding code manually implemented from scratch.
C1 [Bombieri, Nicola] Univ Verona, Dipartimento Informat, I-37100 Verona, Italy.
   [Fummi, Franco] EDALab Srl, Verona, VR, Italy.
   [Vinco, Sara] Univ Turin, Dipartimento Automat & Informat, I-10124 Turin, Italy.
C3 University of Verona; University of Turin
RP Bombieri, N (corresponding author), Univ Verona, Dipartimento Informat, I-37100 Verona, Italy.
EM Nicola.bombieri@univr.it
RI Bombieri, Nicola/AAD-9726-2019
OI Bombieri, Nicola/0000-0003-3256-5885
FU EC; SMAC (SMArt Systems Co-Design) project [FP7-ICT-288827]
FX This work was supported by the EC co-funded SMAC (SMArt Systems
   Co-Design) project Grant Agreement FP7-ICT-288827.
CR ALDEC, 2014, HES DVM
   [Anonymous], 2011, INT TECHN ROADM SEM
   Ayad G, 2013, DES AUT TEST EUROPE, P607
   Bombieri N, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P113, DOI 10.1109/MEMCOD.2007.371236
   Bombieri N, 2010, DES AUT CON, P24
   Carbon Design Systems, 2014, CARB MOD STUD
   Cheng K., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P57
   DIE.NET, 2014, FREEHDL V2CC
   Ecker W, 2007, DES AUT TEST EUROPE, P767
   EDALAB, 2014, HIFSUITE TOOLS HDL C
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   Freescale, 2009, EMB MULT INTR
   FRENCH RS, 1995, DES AUT CON, P151
   Guerrouat Abdelaziz, 2006, ACM SIGSOFT SOFTW EN, V31, P14
   Hansen C., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P712, DOI 10.1109/DAC.1988.14848
   Herrera F, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P142
   Icarus, 2014, IC VER
   Katagiri H, 2000, DES AUT CON, P762, DOI 10.1145/337292.337771
   Koo T. J., 1999, Proceedings of the 1999 IEEE International Symposium on Computer Aided Control System Design (Cat. No.99TH8404), P522, DOI 10.1109/CACSD.1999.808702
   Martin G, 2006, DES AUT CON, P274, DOI 10.1109/DAC.2006.229245
   Mentor Graphics, 1994, INTR TO VHDL
   OSCI, 2002, FUNCT SPEC SYSTEMC 2
   Saladi K, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390201
   Stoye W., 2003, Electronics Systems and Software, V1, P20, DOI 10.1049/ess:20030104
   SystemC, 2006, STAND SYSTEMC LANG R
   ToucHMore, 2013, AUT CUST TOOL CHAIN
   VERILATOR, 2014, VER CONV VER COD C S
   Verilog, 2006, STAND VER HARDW DESC
   VHDL, 1994, STAND VHDL LANG REF
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   ZITOUNI A, 2006, J COMPUTER SCI, V2, P63
NR 31
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 36
DI 10.1145/2720019
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, B
   Yang, J
   Zhang, YT
   Chen, YR
   Li, H
AF Zhao, Bo
   Yang, Jun
   Zhang, Youtao
   Chen, Yiran
   Li, Hai
TI Common-Source-Line Array: An Area Efficient Memory Architecture for
   Bipolar Nonvolatile Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Memory array; memory access; bitline; nonvolatile memory;
   STT-MRAM; memristor
ID CELL
AB Traditional array organization of bipolar nonvolatile memories such as STT-MRAM and memristor utilizes two bitlines for cell manipulations. With technology scaling, such bitline pair will soon become the bottleneck for further density improvement. In this article we propose a novel common-source-line array architecture, which uses a shared source-line along the row, leaving only one bitline per column. We elaborate the array design to ensure reliability, and demonstrate its effectiveness on STT-MRAM and memristor memory arrays. Our study results show that with comparable latency and energy, the proposed common-source-line array can save 34% and 33% area for Memristor-RAM and STT-MRAM respectively, compared with corresponding dual-bitline arrays.
C1 [Zhao, Bo; Yang, Jun; Chen, Yiran; Li, Hai] Univ Pittsburgh, Elect & Comp Engn Dept, Pittsburgh, PA 15260 USA.
   [Zhang, Youtao] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Zhao, B (corresponding author), Univ Pittsburgh, Elect & Comp Engn Dept, Pittsburgh, PA 15260 USA.
EM boz6@pitt.edu
RI Li, Hai/L-8558-2017; Chen, Yiran/L-4812-2017
OI Li, Hai/0000-0003-3228-6544; Chen, Yiran/0000-0002-1486-8412; Yang,
   Jun/0000-0001-8372-6541
FU NSF [CSR-1012070, CAREER-0747242, CCF-1242657]; Direct For Computer &
   Info Scie & Enginr; Division Of Computer and Network Systems [1311706,
   0747242] Funding Source: National Science Foundation; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1012070] Funding Source: National Science Foundation
FX This research is sponsored in part by NSF grants CSR-1012070,
   CAREER-0747242 and CCF-1242657.
CR [Anonymous], 2011, INT TECHN ROADM SEM
   Barth J., 2010, International Solid-State Circuits Conference, P342
   Borghetti J, 2009, J APPL PHYS, V106, DOI 10.1063/1.3264621
   Chung S, 2010, INT EL DEVICES MEET
   Halupka David., 2010, 2010 IEEE International Solid-State Circuits Conference ISSCC, P256
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Hu CM, 1996, IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, P319, DOI 10.1109/IEDM.1996.553593
   Kang S, 2007, IEEE J SOLID-ST CIRC, V42, P210, DOI 10.1109/JSSC.2006.888349
   Kawahara T., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P480, DOI 10.1109/ISSCC.2007.373503
   Kishi T., 2008, P INT EL DEV M
   Kumar M, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P419
   Kund M, 2005, INT EL DEVICES MEET, P773
   Li H, 2009, DES AUT TEST EUROPE, P731
   Müller G, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P567, DOI 10.1109/IEDM.2004.1419223
   Nebashi R., 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P462, DOI 10.1109/ISSCC.2009.4977508
   Sakimura N, 2003, ISSCC DIG TECH PAP I, V46, P278
   Shakeri K, 2005, IEEE T ELECTRON DEV, V52, P1087, DOI 10.1109/TED.2005.848125
   Somasekhar D, 2010, IEEE J SOLID-ST CIRC, V45, P751, DOI 10.1109/JSSC.2010.2042253
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Takemura R, 2010, IEEE J SOLID-ST CIRC, V45, P869, DOI 10.1109/JSSC.2010.2040120
   Tsuchida Kenji, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P258, DOI 10.1109/ISSCC.2010.5433948
   Yenpo Ho, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P485
   Yoshida M., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P41, DOI 10.1109/IEDM.1999.823842
NR 24
TC 25
Z9 25
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 57
DI 10.1145/2500459
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100013
DA 2024-07-18
ER

PT J
AU Lee, RJ
   Chen, HM
AF Lee, Ren-Jie
   Chen, Hung-Ming
TI A Study of Row-Based Area-Array I/O Design Planning in Concurrent
   Chip-Package Design Flow
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Area-array IC design; I/O-bump planning;
   chip-package feasibility study; concurrent IC design flow
AB IC-centric design flow has been a common paradigm when designing and optimizing a system. Package and board/system designs are usually followed by almost-ready chip designs, which causes long turn-around time communicating with package and system houses. In this article, the realizations of area-array I/O design methodologies are studied. Different from IC-centric flow, we propose a chip-package concurrent design flow to speed up the design time. Along with the flow, we design the I/O-bump (and P/G-bump) tile that combines I/O (and P/G) and bump into a hard macro with the considerations of I/O power connection and electrostatic discharge (ESD) protection. We then employ an I/O-row based scheme to place I/O-bump tiles with existed metal layers. By such a scheme, it reduces efforts in I/O placement legalization and the redistribution layer (RDL) routing. With the emphasis on package design awareness, the proposed methods map package balls onto chip I/Os, thus providing an opportunity to design chip and package in parallel. Due to this early study of I/O and bump planning, faster convergence can be expected with concurrent design flow. The results are encouraging and the merits of this flow are reassuring.
C1 [Lee, Ren-Jie] Novatek Microelect, Hsinchu, Taiwan.
   [Lee, Ren-Jie; Chen, Hung-Ming] Natl Chiao Tung Univ, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Lee, RJ (corresponding author), Novatek Microelect, Hsinchu, Taiwan.
EM rjlee@vda.ee.nctu.edu.tw
CR [Anonymous], 2005, INT S PHYS DES
   Caldwell A, 1998, IEEE SYMPOSIUM ON IC/PACKAGE DESIGN INTEGRATION - PROCEEDINGS, P93, DOI 10.1109/IPDI.1998.663636
   Chang CY, 2008, IEEE T VLSI SYST, V16, P108, DOI 10.1109/TVLSI.2007.912202
   Chen HM, 2006, IEEE T COMPUT AID D, V25, P2552, DOI 10.1109/TCAD.2006.873900
   Fang JW, 2007, IEEE T COMPUT AID D, V26, P1417, DOI 10.1109/TCAD.2007.891364
   Fang JW, 2009, IEEE T COMPUT AID D, V28, P98, DOI 10.1109/TCAD.2008.2009151
   Fontanelli A, 2002, PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P319, DOI 10.1109/CICC.2002.1012829
   Jia-Wei Fang, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P518, DOI 10.1109/ICCAD.2008.4681624
   Maheshwari V., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P17, DOI 10.1145/201310.201313
   Meister T., 2008, P DES AUT TEST EUR, P837
   Pascariu G, 2003, IEEE/CPMT INT EL MFG, P423, DOI 10.1109/IEMT.2003.1225938
   Sheth K, 2006, DES AUT CON, P853, DOI 10.1109/DAC.2006.229240
   Tan C, 1997, SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, P82, DOI 10.1109/ARVLSI.1997.634848
   Wang J, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P196
   Xiong JJ, 2006, ASIA S PACIF DES AUT, P207
   Yu MF, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P581, DOI 10.1109/ICCAD.1995.480175
NR 16
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 30
DI 10.1145/2442087.2442101
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700014
DA 2024-07-18
ER

PT J
AU Zeng, ZY
   Feng, Z
   Li, P
   Sarin, V
AF Zeng, Zhiyu
   Feng, Zhuo
   Li, Peng
   Sarin, Vivek
TI Locality-Driven Parallel Static Analysis for Power Delivery Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Parallel; power delivery network; static analysis; locality;
   partitioning based
AB Large VLSI on-chip Power Delivery Networks (PDNs) are challenging to analyze due to the sheer network complexity. In this article, a novel parallel partitioning-based PDN analysis approach is presented. We use the boundary circuit responses of each partition to divide the full grid simulation problem into a set of independent subgrid simulation problems. Instead of solving exact boundary circuit responses, a more efficient scheme is proposed to provide near-exact approximation to the boundary circuit responses by exploiting the spatial locality of the flip-chip-type power grids. This scheme is also used in a block-based iterative error reduction process to achieve fast convergence. Detailed computational cost analysis and performance modeling is carried out to determine the optimal (or near-optimal) number of partitions for parallel implementation. Through the analysis of several large power grids, the proposed approach is shown to have excellent parallel efficiency, fast convergence, and favorable scalability. Our approach can solve a 16-million-node power grid in 18 seconds on an IBM p5-575 processing node with 16 Power5+ processors, which is 18.8X faster than a state-of-the-art direct solver.
C1 [Zeng, Zhiyu; Li, Peng] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
   [Feng, Zhuo] Michigan Technol Univ, Dept Elect & Comp Engn, Houghton, MI 49931 USA.
   [Sarin, Vivek] Texas A&M Univ, Dept Comp Sci & Engn, College Stn, TX USA.
C3 Texas A&M University System; Texas A&M University College Station;
   Michigan Technological University; Texas A&M University System; Texas
   A&M University College Station
RP Zeng, ZY (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM albertzeng@neo.tamu.edu
RI Feng, Zhuo/KQV-3715-2024
OI Feng, Zhuo/0009-0005-3497-4203; Li, Peng/0000-0001-8633-9045
FU National Science Foundation [0903485, 0747423]; SRC [2009-TJ-1987]; King
   Abdullah University of Science and Technology (KAUST) [KUS-C1-016-04];
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [0747423] Funding Source: National Science
   Foundation; Div Of Electrical, Commun & Cyber Sys; Directorate For
   Engineering [0903485] Funding Source: National Science Foundation
FX This material is based on work supported by the National Science
   Foundation under grant no. 0903485 and grant no. 0747423, and SRC under
   contract 2009-TJ-1987. It is also based on work supported by award
   number KUS-C1-016-04, made by King Abdullah University of Science and
   Technology (KAUST).
CR Arabi K, 2007, IEEE DES TEST COMPUT, V24, P236, DOI 10.1109/MDT.2007.79
   Chen HH, 1997, DES AUT CON, P638, DOI 10.1145/266021.266307
   Chen YQ, 2008, ACM T MATH SOFTWARE, V35, DOI 10.1145/1391989.1391995
   Chiprout E, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P485, DOI 10.1109/ICCAD.2004.1382626
   GEORGE A, 1973, SIAM J NUMER ANAL, V10, P345, DOI 10.1137/0710032
   Kozhaya JN, 2002, IEEE T COMPUT AID D, V21, P1148, DOI 10.1109/TCAD.2002.802271
   Qian HF, 2003, DES AUT CON, P93, DOI 10.1109/DAC.2003.1218831
   Shi J, 2007, IEEE T COMPUT AID D, V26, P680, DOI 10.1109/TCAD.2007.892337
   Su HH, 2003, DES AUT CON, P109, DOI 10.1109/DAC.2003.1218840
   Sun K, 2007, IEEE IC CAD, P54, DOI 10.1109/ICCAD.2007.4397243
   Zeng ZY, 2009, INT SYM QUAL ELECT, P776, DOI 10.1109/ISQED.2009.4810391
   Zhao M, 2002, IEEE T COMPUT AID D, V21, P159, DOI 10.1109/43.980256
NR 12
TC 10
Z9 13
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 28
DI 10.1145/1970353.1970361
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700008
DA 2024-07-18
ER

PT J
AU Zhu, YH
   Wang, B
   Deng, YD
AF Zhu, Yuhao
   Wang, Bo
   Deng, Yangdong
TI Massively Parallel Logic Simulation with GPUs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Performance; Gate-level logic simulation; discrete
   event-driven; CMB algorithm; GPU
ID DISTRIBUTED SIMULATION; GRAPHICS
AB In this article, we developed a massively parallel gate-level logical simulator to address the ever-increasing computing demand for VLSI verification. To the best of the authors' knowledge, this work is the first one to leverage the power of modern GPUs to successfully unleash the massive parallelism of a conservative discrete event-driven algorithm, CMB algorithm. A novel data-parallel strategy is proposed to manipulate the fine-grain message passing mechanism required by the CMB protocol. To support robust and complete simulation for real VLSI designs, we establish both a memory paging mechanism and an adaptive issuing strategy to efficiently utilize the GPU memory with a limited capacity. A set of GPU architecture-specific optimizations are performed to further enhance the overall simulation performance. On average, our simulator outperforms a CPU baseline event-driven simulator by a factor of 47.4X. This work proves that the CMB algorithm can be efficiently and effectively deployed on modern GPUs without the performance overhead that had hindered its successful applications on previous parallel architectures.
C1 [Zhu, Yuhao] Beihang Univ, Dept Comp Sci, Beijing, Peoples R China.
   [Wang, Bo] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China.
C3 Beihang University; Tsinghua University
RP Zhu, YH (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM yuhao.zhu@mail.utexas.edu
RI Wang, Bo/W-4173-2019; Deng, Yang/HLG-9800-2023
OI Wang, Bo/0000-0003-3598-5359; 
CR Amdahl G.M., 1967, AFIPS 1967 SPRING JO, P483
   [Anonymous], 2000, PARALLEL DISTRIBUTED
   [Anonymous], 1977, MITLCSTR188
   BAILEY ML, 1994, ACM COMPUT SURV, V26, P255, DOI 10.1145/185403.185424
   BATAINEH A, 1992, P IEEE ACM INT C COM, P369
   Blythe D, 2008, P IEEE, V96, P761, DOI 10.1109/JPROC.2008.917718
   CHANDY KM, 1979, IEEE T SOFTWARE ENG, V5, P440, DOI 10.1109/TSE.1979.230182
   CHANDY KM, 1979, COMPUT NETWORKS ISDN, V3, P105, DOI 10.1016/0376-5075(79)90009-6
   Chatterjee D, 2009, DES AUT CON, P557
   Chatterjee D, 2009, DES AUT TEST EUROPE, P1332
   Gulati K, 2008, DES AUT CON, P822
   HOLMES V, 1978, THESIS U TEXAS AUSTI
   *IEEE, 2011, 16662005 IEEE
   *ITC99, 2011, ITC99 BENCHM
   JEFFERSON D, 1985, DISTRIB SYST, V19, P183
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   LUBACHEVSKY BD, 1988, P SCS W MULT DISTR S, P183
   NANJUNDAPPA M, 2010, P 15 AS S PAC DES AU, P145
   Nicol D. M., 1991, ACM Transactions on Modeling and Computer Simulation, V1, P24, DOI 10.1145/102810.102812
   *NVIDIA, 2009, NVIDIA WHIT PAP NVID
   Park H, 2009, SIMULATION, V86, P613
   PARK H, 2008, P 40 C WINT SIM WASH, P795
   PEACOCK JK, 1979, COMPUT NETWORKS ISDN, V3, P44, DOI 10.1016/0376-5075(79)90053-9
   Perumalla KS, 2006, PROCEEDINGS OF THE 2006 WINTER SIMULATION CONFERENCE, VOLS 1-5, P84, DOI 10.1109/WSC.2006.323041
   Perumalla KalyanS., 2006, P 20 WORKSHOP PRINCI, P74
   Rashinkar P., 2000, SYSTEM ON A CHIP VER
   REIHER PL, 1990, P SCS MULT DISTR SIM, V22, P112
   RYBACKI S, 2009, P 1 INT C ADV SYST S, P62
   Soule L., 1991, ACM Transactions on Modeling and Computer Simulation, V1, P308, DOI 10.1145/130611.130613
   WILSON WL, 2007, P 40 ANN IEEE ACM IN, P407
   Xu ZG, 2007, 21ST INTERNATIONAL WORKSHOP ON PRINCIPLES OF ADVANCED AND DISTRIBUTED SIMULATION, PROCEEDINGS, P131, DOI 10.1109/PADS.2007.20
   2011, CUDA 2 3 NVIDIA CUDA
   2011, GTX 280 GEFORCE GTX2
NR 34
TC 18
Z9 22
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 29
DI 10.1145/1970353.1970362
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700009
DA 2024-07-18
ER

PT J
AU Li, ZF
   Luo, WJ
   Yue, LH
   Wang, XF
AF Li, Zhifang
   Luo, Wenjian
   Yue, Lihua
   Wang, Xufa
TI On the Completeness of the Polymorphic Gate Set
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Theory; Algorithm; Polymorphic electronics; polymorphic circuit;
   polymorphic gate; completeness theory
ID DESIGN
AB Polymorphic gates are special kinds of logic gates that can exhibit different functions under the control of environmental parameters, such as light, temperature, and VDD. These polymorphic gates can be used to build polymorphic circuits that perform different functions under different environments. Because polymorphic gates are different from traditional logic gates, the existent completeness theory for the traditional logic gate set is not suitable for the polymorphic gate set. So far, only the definition of the complete polymorphic gate set is given. There is no approach to judging whether a given polymorphic gate set is complete. The contributions of this article include three aspects. First, the impact of logic-1 and logic-0 on the completeness of the polymorphic gate set is discussed. Second, the theory and two related algorithms for judging the completeness of polymorphic gate sets with two modes are given. Finally, the theory and related algorithms for complete polymorphic gate sets with more than two modes are proposed.
C1 [Li, Zhifang; Luo, Wenjian; Yue, Lihua; Wang, Xufa] Univ Sci & Technol China, Sch Comp Sci & Technol, Anhui Key Lab Software Comp & Commun, Hefei 230027, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Li, ZF (corresponding author), Univ Sci & Technol China, Sch Comp Sci & Technol, Anhui Key Lab Software Comp & Commun, Hefei 230027, Peoples R China.
EM zhifang@mail.ustc.edu.cn; wjluo@ustc.edu.cn; ilyue@ustc.edu.cn;
   xfwang@ustc.edu.cn
RI Luo, Wen/GRO-5989-2022
FU 2006-2007 Excellent Young and Middle-Aged Academic leader Development
   Program of Anhui Province Research Experiment Bases; Chinese
   Universities Scientific Fund
FX This work is partly supported by the 2006-2007 Excellent Young and
   Middle-Aged Academic leader Development Program of Anhui Province
   Research Experiment Bases, and Chinese Universities Scientific Fund.
CR BIDLO M, 2005, P GEN EV COMP C WORK, P242
   LEE SC, 1978, MODERN SWITCHING THE
   LIANG H, 2007, P 7 INT C EV SYST BI, P331
   Luo W, 2007, IET CIRC DEVICE SYST, V1, P470, DOI 10.1049/iet-cds:20070057
   MENDELSON E, 1987, THEORY PROBLEMS BOOL
   Miller JF, 2000, LECT NOTES COMPUT SC, V1802, P121
   Ruzicka R, 2008, IEEE INT ON LINE, P31, DOI 10.1109/IOLTS.2008.23
   Sekanina L., 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, P1, DOI DOI 10.1109/DDECS.2007.4295290
   SEKANINA L, 2006, P DES DIAGN EL CIRC, P83
   Sekanina L, 2008, INT J UNCONV COMPUT, V4, P125
   Sekanina L, 2007, LECT NOTES COMPUT SC, V4684, P186
   Sekanina L, 2006, AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P186
   Sekanina L, 2006, IEEE C EVOL COMPUTAT, P2756
   Sekanina Lukas., 2005, Proc. of the 8th IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop DDECS, P145
   Stoica A, 2004, IEE P-COMPUT DIG T, V151, P295, DOI 10.1049/ip-cdt:20040503
   Stoica A., 2002, P IASTED INT C APPL
   Stoica Adrian., 2001, INT C EVOLVABLE SYST, P291
   ZBYSEK G, 2007, P GEN EV COMP C GECC, P245
NR 18
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2010
VL 15
IS 4
AR 32
DI 10.1145/1835420.1835425
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WD
UT WOS:000282762400005
DA 2024-07-18
ER

PT J
AU Ahmed, W
   Myers, D
AF Ahmed, Waseem
   Myers, Douglas
TI Concept-Based Partitioning for Large Multidomain Multifunctional
   Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Codesign; embedded system design; UML; system
   partitioning; product families; system evolution
AB Hardware-software partitioning is an important phase in embedded systems. Decisions made during this phase impact the quality, cost, performance, and the delivery date of the final product. Over the past decade or more, various partitioning approaches have been proposed. A majority operate at a relatively fine granularity and use a low-level executable specification as the starting point. This presents problems if the context is families of industrial products with frequent release of upgraded or new members. Managing complexity using a low-level specification is extremely challenging and impacts developer productivity. Designing using a high-level specification and component-based development, although a better option, imposes component integration and replacement problems during system evolution and new product release. A new approach termed Concept-Based Partitioning is presented that focuses on system evolution, product lines, and large-scale reuse when partitioning. Beginning with information from UML 2.0 sequence diagrams and a concept repository concepts are identified and used as the unit of partitioning within a specification. A methodology for the refinement of interpart communication in the system specification using sequence diagrams is also presented. Change localization during system evolution, composability during large-scale reuse, and provision for configurable feature variations for a product line are facilitated by a Generic Adaptive Layer (GAL) around selected concepts. The methodology was applied on a subsystem of an Unmanned Aerial Vehicle (UAV) using various concepts which improved the composability of concepts while keeping performance and size overhead within the 2% range.
C1 [Ahmed, Waseem] PA Coll Engn, Mangalore, India.
   [Myers, Douglas] Curtin Univ Technol, Perth, WA, Australia.
C3 Curtin University
RP Ahmed, W (corresponding author), PA Coll Engn, Mangalore, India.
EM waseem@computer.org; d.myers@curtin.edu.au
RI Ahmed, Waseem/H-2230-2017
OI Ahmed, Waseem/0000-0001-5884-2268
FU Curtin Sarawak Research Fund (CSRF)
FX This research was partially supported by the Curtin Sarawak Research
   Fund (CSRF).
CR AHMED W, 2006, P DES AUT TEST EUR D
   AHMED W, 2007, P INT C INT ADV SYST
   AHMED W, 2005, P DES AUT TEST EUR D
   Atienza D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255463
   Baegh J, 2006, IEEE SOFTWARE, V23, P74, DOI 10.1109/MS.2006.69
   BANERJEE S, 2004, P INT C HARDW SOFTW
   BENNETT K, 2000, P FUT SOFTW ENG
   BERGAMASCHI RA, 2000, P IEEE ACM DES AUT C
   Braude EricJ., 2001, SOFTWARE ENG OBJECT
   BRUNMAYR P, 2009, P AS INT C MOD SIM
   CESARIO W, 2002, P IEEE ACM DES AUT C
   Cesário WO, 2002, IEEE DES TEST COMPUT, V19, P52, DOI 10.1109/MDT.2002.1047744
   CHIODO M, 1994, IEEE MICRO, V14, P26, DOI 10.1109/40.296155
   Cusumano M., 1991, JAPANS SOFTWARE FACT
   Douglass B.P., 2004, REAL TIME UML, V3rd
   DOUGLASS BP, 2002, DOING HARD TIME
   EDWARDS SH, 2004, IEEE T SOFTW ENGIN, V30, P11
   Eick SG, 2001, IEEE T SOFTWARE ENG, V27, P1, DOI 10.1109/32.895984
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   FIN A, 2000, P IEEE ACM DES AUT C
   FORNACIARI W, 2003, P DES AUT TEST EUR D
   Fowler M., 2018, Refactoring: Improving the Design of Existing Code
   Freeman E., 2004, Head First Design Patterns: A Brain-Friendly Guide
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   GHARSALI F, 2002, P DES AUT C DAC 02
   GHARSALI F, 2002, P INT S SERV SCI ISS
   GKTOGAN AH, 2007, P 4 INT S MECH ITS A
   Gonzalez I, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.72
   GREEN PN, 2007, P 4 INT DAC WORKSH U
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   HEINECKE H, 2008, P DES AUT TEST EUR D
   Heineman GeorgeT., 2001, COMPONENT BASED SOFT
   Henkel J, 2001, IEEE T VLSI SYST, V9, P273, DOI 10.1109/92.924041
   Herrera F, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255459
   HOLZMANN GJ, 2007, IEEE COMPUT, V40, P12
   Jerraya AA, 2005, COMPUTER, V38, P63, DOI 10.1109/MC.2005.61
   Kalavade AP, 1995, THESIS U CALIFORNIA
   Kim S. K., 2004, P 11 AS PAC SOFTW EN
   Kotonya G.Sommerville., 1997, Requirements Engineering: Processes and Techniques
   KRUEGER CW, 2006, P 10 INT SOFTW PROD
   Kurian S, 2007, J SYST SOFTWARE, V80, P32, DOI 10.1016/j.jss.2006.04.007
   Lapalme J, 2006, ACM T EMBED COMPUT S, V5, P408
   Lee CY, 2006, CURR TOP NUTRACEUT R, V4, P33
   LEE E, 2000, IEEE COMPUTER    SEP, P18
   Lee E.A., 2005, BUILDING UNRELIABLE
   López-Vallejo M, 2003, ACM T DES AUTOMAT EL, V8, P269, DOI 10.1145/785411.785412
   LYSECKY R, 2004, P DES AUT TEST EUR D
   Lysecky R, 2008, INT J PARALLEL PROG, V36, P478, DOI 10.1007/s10766-008-0079-0
   MARCULESCU R, 2006, ACM T DES AUTOMAT EL, V11, P3
   MAURER SS, 2002, IEEE POTENTIALS, P21
   MILI H, 1995, IEEE T SOFTWARE ENG, V21, P6
   Northrop L., 2001, SOFTWARE PRODUCT LIN
   *OMG, 2004, UML 2 0 SPERSTR SPEC
   Pfleeger SL, 1996, IEEE SOFTWARE, V13, P107, DOI 10.1109/52.506469
   Pinto E, 2006, BLOOD PRESS MONIT, V11, P3, DOI 10.1097/01.mbp.0000184965.30220.10
   RAJLICH V, 2004, IEEE COMPUT
   RAJLICH V, 2002, P INT C SOFTW MAINT
   RAJLICH V, 2006, COMMUN ACM, V49, P8
   RAMACHER U, 2007, IEEE COMPUT, V40
   SANGIOVANNIVINC.A, 2003, IEEE COMPUT, V23, P3
   Schach S.R., 1999, CLASSICAL OBJECT ORI, V4th
   Sommerville I., 2004, Software Engineering
   SRINIVASAN S, 2004, P ACM INT WORKSH VID
   Staunstrup J., 2002, Hardware/Software Co-Design: Principles and Practice.
   STITT G, 2002, P IEEE ACM INT C COM
   Stitt G, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255471
   Szyperski C., 2002, Component Software: Beyond Object-Oriented Programming
   TSENG CH, 2006, P 3 INT WORKSH UML S
   Vahid F., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P28, DOI 10.1109/ISSS.1995.520609
   VAHID F, 1997, P 5 INT WORKSH HARDW
   van Ommering R, 2000, COMPUTER, V33, P78, DOI 10.1109/2.825699
   Wagner FR, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275989
   Wolf W, 2003, COMPUTER, V36, P38, DOI 10.1109/MC.2003.1193227
   ZHENG W, 2005, P 5 INT C APPL CONC
   [No title captured]
   2005, LINUX MAG
NR 77
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2010
VL 15
IS 3
AR 22
DI 10.1145/1754405.1754407
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 618NC
UT WOS:000279361400002
DA 2024-07-18
ER

PT J
AU Ranganathan, N
   Gupta, U
   Mahalingam, V
AF Ranganathan, Nagarajan
   Gupta, Upavan
   Mahalingam, Venkataraman
TI Variation-Aware Multimetric Optimization During Gate Sizing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Gate sizing; mathematical programming;
   optimization; power; delay; crosstalk noise
AB The aggressive scaling of technology has not only accentuated the effects of intradie parametric variations in devices, but it has also impacted the effects of optimizing a certain performance metric on the optimality of other metrics. Thus, there is a need for optimization methods that can perform the simultaneous optimization of multiple metrics considering the effects of process variations. In this article, a novel variation-aware gate sizing framework has been developed that can perform simultaneous optimization of multiple performance metrics. In this framework, the relationships between the optimization metrics (like dynamic power, leakage power, and crosstalk noise) are modeled as a function of the gate sizes in the objective function. The delay values obtained from unconstrained delay optimization and the noise margins derived from coupling capacitance information form the constraints for the multimetric optimization problem. As an abstract framework, it is independent of the type of mathematical programming approach as well as the metrics chosen to be optimized. The framework has been implemented using a mathematical programming approach and has been tested on ITC'99 benchmarks for different combinations of multimetric and single-metric optimizations of delay, dynamic power, leakage power, and crosstalk noise. The results indicate that the framework identifies good solution points, and is efficient for postlayout optimization via gate sizing.
C1 [Ranganathan, Nagarajan; Gupta, Upavan; Mahalingam, Venkataraman] Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA.
C3 State University System of Florida; University of South Florida
RP Ranganathan, N (corresponding author), Univ S Florida, Dept Comp Sci & Engn, 4202 E Fowler Ave,ENB-118, Tampa, FL 33620 USA.
EM ranganat@cse.usf.edu; ugupta@admin.usf.edu; mvenkata@cse.usf.edu
FU Semiconductor Research Corporation (SRC) [2007-HJ-1596]; National
   Science Foundation (NSF) Computing Research Infrastructure [CNS-0551621]
FX This research is supported in part by a grant from Semiconductor
   Research Corporation (SRC) under the contract 2007-HJ-1596, and by
   National Science Foundation (NSF) Computing Research Infrastructure
   grant CNS-0551621.
CR Agarwal A., 2002, P ACMIEEE WORKSHOP T, P16
   Agarwal K., 2004, P DESIGN AUTOMATION, V1
   [Anonymous], 1995, Fuzzy Sets and Fuzzy Logic Theory and Applications
   Bai XL, 2002, DES AUT CON, P58, DOI 10.1109/DAC.2002.1012594
   BELLMAN RE, 1970, DECISION MAKING FUZZ, P141
   Berkelaar M., 1990, P EUR DES AUT C MIER, P217
   Bhardwaj S, 2008, IEEE T COMPUT AID D, V27, P445, DOI 10.1109/TCAD.2008.916341
   Bhardwaj S, 2006, ASIA S PACIF DES AUT, P953, DOI 10.1109/ASPDAC.2006.1594809
   Brodersen RW, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2002.1167511
   BUCKLEY JJ, 1990, FUZZY SET SYST, V34, P173, DOI 10.1016/0165-0114(90)90156-Z
   Chang HL, 2005, IEEE T COMPUT AID D, V24, P1467, DOI 10.1109/TCAD.2005.850834
   Chopra K, 2005, IEEE IC CAD, P1023, DOI 10.1109/ICCAD.2005.1560212
   CONG J, 2008, P ISPD, P10
   Davoodi A, 2006, DES AUT CON, P959, DOI 10.1109/DAC.2006.229419
   DOLAN E, 2002, ANLMCSTM253
   Gao F, 2005, DES AUT CON, P31, DOI 10.1109/DAC.2005.193768
   Gargini P, 1998, SOLID STATE TECHNOL, V41, P73
   GASIMOV NR, 2000, MATH SUBJECT CLASSIF, P375
   Guthaus MR, 2005, IEEE IC CAD, P1029, DOI 10.1109/ICCAD.2005.1560213
   HANCHATE N, 2007, P ISVLSI 07, P245
   Hashimoto M., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P111, DOI 10.1145/332357.332385
   Jacobs E. T. A. F., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P283, DOI 10.1109/DATE.2000.840285
   KWON O, 2007, P 44 ACM IEEE DES AU
   MAHALINGAM V, 2008, IEEE T VLSI CIRC
   Mani M, 2005, DES AUT CON, P309
   Mani M, 2004, PR IEEE COMP DESIGN, P272, DOI 10.1109/ICCD.2004.1347933
   MEHROTRA V, 2000, P DES AUT C DAC 00
   Nakagawa SO, 1998, HEWLETT-PACKARD J, V49, P39
   Neiroukh O, 2005, DES AUT TEST EUROPE, P294, DOI 10.1109/DATE.2005.180
   Nguyen D, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P158
   Raj S, 2004, DES AUT CON, P448
   Ranganathan N., 2008, GREAT LAKES S VLSI, P171
   Rao P. N., 2004, Journal of Pediatric Neurology, V2, P131
   Sakawa M., 2002, GENETIC ALGORITHMS F
   Singh J, 2005, DES AUT CON, P315
   Sinha D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P14, DOI 10.1109/ICCAD.2004.1382535
   Sinha D, 2005, ASIA S PACIF DES AUT, P192, DOI 10.1145/1120725.1120803
   Srivastava A, 2004, DES AUT CON, P773, DOI 10.1145/996566.996775
   STROJWAS A, 2006, IEEE INT S SEM MAN
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Xiao T, 2001, PR IEEE COMP DESIGN, P186, DOI 10.1109/ICCD.2001.955023
   Xiao T, 1999, PROCEEDINGS OF ASP-DAC '99, P137, DOI 10.1109/ASPDAC.1999.759786
NR 42
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 54
DI 10.1145/1562514.1562522
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 487LQ
UT WOS:000269276100007
DA 2024-07-18
ER

PT J
AU Cho, M
   Lu, K
   Yuan, K
   Pan, DZ
AF Cho, Minsik
   Lu, Katrina
   Yuan, Kun
   Pan, David Z.
TI BoxRouter 2.0: A Hybrid and Robust Global Router with Layer Assignment
   for Routability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; VLSI; physical design; global routing;
   congestion; routability layer assignment; integer linear programming
AB In this article, we present BoxRouter 2.0, and discuss its architecture and implementation. As high-performance VLSI design becomes more interconnect-dominant, efficient congestion elimination in global routing is in greater demand. Hence, we propose a global router which has a strong ability to improve routability and minimize the number of vias with blockages, while minimizing wirelength. BoxRouter 2.0 is extended from BoxRouter 1.0, but can perform multi-layer routing with 2D global routing and layer assignment. Our 2D global routing is equipped with two ideas: node shifting for congestion-aware Steiner tree and robust negotiation-based A* search for routing stability. After 2D global routing, 2D-to-3D mapping is done by the layer assignment which is powered by progressive via/blockage-aware integer linear programming. Experimental results show that BoxRouter 2.0 has better routability with comparable wirelength than other routers on ISPD07 benchmark, and it can complete (no overflow) the widely used ISPD98 benchmark for the first time in the literature with the shortest wirelength. We further generate a set of harder ISPD98 benchmarks to push the limit of BoxRouter 2.0, and propose the hardened ISPD98 benchmarks to map state-of-the-art solutions for future routing research.
C1 [Cho, Minsik; Lu, Katrina; Yuan, Kun; Pan, David Z.] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Cho, M (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM thyeros@cerc.utexas.edu; yiotse@cerc.utexas.edu; kyuan@cerc.utexas.edu;
   dpan@ece.utexas.edu
FU NSF; SRC; IBM Faculty Award; Fujitsu; Sun
FX This work is supported in part by NSF, SRC, IBM Faculty Award, Fujitsu,
   Sun, and equipment donations from Intel.
CR AHN KM, 1993, IEEE T COMPUT AID D, V12, P273, DOI 10.1109/43.205007
   Albrecht C, 2001, IEEE T COMPUT AID D, V20, P622, DOI 10.1109/43.920691
   Alpert CJ, 2004, IEEE T COMPUT AID D, V23, P517, DOI 10.1109/TCAD.2004.825864
   [Anonymous], 2007, INT TECHN ROADM SEM
   Brenner U, 2003, IEEE T COMPUT AID D, V22, P387, DOI 10.1109/TCAD.2003.809662
   Burstein M., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P223, DOI 10.1109/TCAD.1983.1270040
   CAO Z, 2007, P AS S PAC DES AUT C
   Chang CC, 1999, IEEE T COMPUT AID D, V18, P608, DOI 10.1109/43.759077
   CHANG KC, 1988, IEEE T COMPUT, V37, P625, DOI 10.1109/12.4616
   CHO M, 2006, P INT C COMP AID DES
   CHO M, 2006, P DES AUT C
   Cho M, 2007, IEEE T COMPUT AID D, V26, P2130, DOI 10.1109/TCAD.2007.907003
   CHU CCN, 2004, P INT C COMP AID DES
   CIESIELSKI MJ, 1981, P DES AUT C
   Cong J, 2005, IEEE T COMPUT AID D, V24, P382, DOI 10.1109/TCAD.2004.842803
   Cong J., 1997, CHALLENGES OPPORTUNI
   GAO JR, 2008, P AS S PAC DES AUT C
   HADSELL RT, 2003, P DES AUT C
   HENTSCHKE R, 2007, P INT S PHYS DES
   Hu J, 2001, INTEGRATION, V31, P1, DOI 10.1016/S0167-9260(01)00020-7
   HU J, 2000, P INT C COMP AID DES
   JHANG K, 2000, P INT C MICR
   Kastner R, 2002, IEEE T COMPUT AID D, V21, P777, DOI 10.1109/TCAD.2002.1013891
   KASTNER R, 2001, P INT S PHYS DES
   KAY R, 2000, P INT S PHYS DES
   KUTZSCHEBAUCH T, 2001, P INT C COMP AID DES
   LEE KY, 2006, P AS S PAC DES AUT C
   MCMURCHIE L, 1995, P ACM S FPGAS
   NACLERIO NJ, 1989, IEEE T COMPUT, V38, P1604, DOI 10.1109/12.42135
   OZDAL MM, 2007, P INT C COMP AID DES
   PAN M, 2007, P AS S PAC DES AUT C
   PAN M, 2006, P INT C COMP AID DES
   ROY JA, 2007, P INT C COMP AID DES
   Shi C.-J., 1997, Journal of Heuristics, V3, P225, DOI 10.1023/A:1009683110027
   WENTING H, 2001, P AS S PAC DES AUT C
   WESTRA J, 2004, P INT S PHYS DES
   WESTRA J, 2005, P IEEE DES AUT TECHN
   WESTRA J, 2005, P SYST LEV INT PRED
   Wu D, 2006, IEEE T COMPUT AID D, V25, P734, DOI 10.1109/TCAD.2006.870061
   WU D, 2004, P AS S PAC DES AUT C
   WU D, 2005, P INT S PHYS DES
   XU GR, 2005, P AS S PAC DES AUT C
NR 42
TC 34
Z9 39
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 32
DI 10.1145/1497561.1497575
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400014
DA 2024-07-18
ER

PT J
AU Inoue, H
   Abe, T
   Ishizaka, K
   Sakai, J
   Edahiro, M
AF Inoue, Hiroaki
   Abe, Tsuyoshi
   Ishizaka, Kazuhisa
   Sakai, Junji
   Edahiro, Masato
TI Dynamic Security Domain Scaling on Embedded Symmetric Multiprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Security; SMP; AMP; dynamic security-domain scaling
ID VIRTUALIZATION
AB We propose a method for dynamic security-domain scaling on SMPs that offers both highly scalable performance and high security for future high-end embedded systems. Its most important feature is its highly efficient use of processor resources, accomplished by dynamically changing the number of processors within a security-domain (i.e., dynamically yielding processors to other security-domains) in response to application load requirements. Two new technologies make this scaling possible without any virtualization software: (1) self-transition management and (2) unified virtual address mapping. Evaluations show that this domain control provides highly scalable performance and incurs almost no performance overhead in security-domains. The increase in OSs in binary code size is less than 1.5%, and the time required for individual state transitions is on the order of a single millisecond. This scaling is the first in the world to make possible the dynamic changing of the number of processors within a security-domain on an ARM SMP.
C1 [Inoue, Hiroaki; Abe, Tsuyoshi; Ishizaka, Kazuhisa; Sakai, Junji; Edahiro, Masato] NES Corp, Syst IP Core Res Labs, Nakahara Ku, Kanagawa 2118666, Japan.
RP Inoue, H (corresponding author), NES Corp, Syst IP Core Res Labs, Nakahara Ku, 1753 Shimonumabe, Kanagawa 2118666, Japan.
EM h-inoue@ce.jp.nec.com; t-abe@dr.jp.nec.com; k-ishizaka@ay.jp.nec.com;
   jsakai@bc.jp.nec.com; eda@bp.jp.nec.com
RI Edahiro, Masato/M-4834-2014
CR ADAMS K, 2006, P 12 INT C ARCH SUPP, P2, DOI DOI 10.1145/116885791168860
   Advanced Micro Devices, 2005, AMD64 VIRT COD PAC T
   *ARM, 2006, ARM11 MPCORE PROC TE
   ARM, 2004, AMBA AXI PROT VERS 1
   Armstrong WJ, 2005, IBM J RES DEV, V49, P523, DOI 10.1147/rd.494.0523
   Baratloo A, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 2000 USENIX ANNUAL TECHNICAL CONFERENCE, P251
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Bhattacharya K., 2008, PROC GLSVLSI, P273
   Coburn Joel., 2005, International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P78
   Cowan C, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P63
   Dike J, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH ANNUAL LINUX SHOWCASE AND CONFERENCE, ATLANTA, P63
   Evans D, 2002, IEEE SOFTWARE, V19, P42, DOI 10.1109/52.976940
   FIOLIN L, 2007, P IEEE ACM IFIP INT, P167
   Gebotys C. H., 2006, ACM T EMBED COMPUT S, V5, P577
   GONDO M, 2006, INFORM Q, V5, P38
   INOUE H, 1999, P S FRONT MASS PAR C, P268
   INOUE H, 2005, P IEEE ACM IFIP INT, P178
   Inoue H, 2007, USENIX ASSOCIATION PROCEEDING OF THE 21ST LARGE INSTALLATION SYSTEMS ADMINISTRATION CONFERENCE, P39
   Inoue H, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367057
   *INTEL NTT DOCOMO, 2006, OP SEC TERM IN OSTI
   Ishikawa SY, 2006, INT CONF ACOUST SPEE, P177
   LENOSKI D, 1992, COMPUTER, V25, P63, DOI 10.1109/2.121510
   Lie D., 2000, Proceedings of ACM Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), P168
   Loscocco P, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, P29
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   MWAIKAMBO Z, 2004, P LIN S, V2, P467
   Neiger G., 2006, INTEL TECHNOLOGY J, V10, P167
   Patel K., 2007, P 5 IEEEACM INT C HA, P57
   *QNX, 2006, MULT TECHN DEV KIT
   *SEC SOFTW, 2001, ROUGH AUD TOOL SEC R
   Sugerman J, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   Suh GE, 2005, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2005.22
   *TCG, 2006, TPM MAIN PART 1 DES
   Tiri K, 2006, IEEE T COMPUT AID D, V25, P1197, DOI 10.1109/TCAD.2005.855939
   Zhang YT, 2005, INT S HIGH PERF COMP, P352
NR 35
TC 3
Z9 3
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 24
DI 10.1145/1497561.1497567
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400006
OA Bronze
DA 2024-07-18
ER

PT J
AU Kavousianos, X
   Bakalis, D
   Nikolos, D
AF Kavousianos, Xrysovalantis
   Bakalis, Dimitris
   Nikolos, Dimitris
TI Efficient Partial Scan Cell Gating for Low-Power Scan-Based Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Low-power testing; scan-based testing;
   scan cell gating; partial gating
AB Gating of the outputs of a portion of the scan cells (partial gating) has been recently proposed as a method for reducing the dynamic power dissipation during scan-based testing. We present a new systematic method for selecting, under area and performance design constraints, the most suitable for gating subset of scan cells as well as the proper gating value for each one of them, aiming at the reduction of the average switching activity during testing. We show that the proposed method outperforms the corresponding already known methods, with respect to average dynamic power dissipation reduction.
C1 [Kavousianos, Xrysovalantis] Univ Ioannina, Dept Comp Sci, GR-45110 Ioannina, Greece.
   [Bakalis, Dimitris] Univ Patras, Dept Phys, GR-26110 Patras, Greece.
   [Nikolos, Dimitris] Univ Patras, Dept Comp Engn & Informat, Patras, Greece.
C3 University of Ioannina; University of Patras; University of Patras
RP Kavousianos, X (corresponding author), Univ Ioannina, Dept Comp Sci, GR-45110 Ioannina, Greece.
EM kabousia@cs.uoi.gr; bakalis@physics.upatras.gr; nikolosd@ceid.upatras.gr
RI Bakalis, Dimitris/JFT-0542-2023
OI Bakalis, Dimitris/0009-0003-0875-072X
CR BARDELL PH, 1987, BUILT IN TEST VLSI P, P193
   Bhunia S, 2005, IEEE T VLSI SYST, V13, P384, DOI 10.1109/TVLSI.2004.842885
   Bonhomme Y, 2006, J ELECTRON TEST, V22, P89, DOI 10.1007/s10836-006-6259-1
   Bonhomme Y, 2002, INT TEST CONF P, P796, DOI 10.1109/TEST.2002.1041833
   Butler KM, 2004, INT TEST CONF P, P355
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   DABHOLKAR V, 1994, P IEEE AS TEST S, P324
   Elshoukry M, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230809
   Gerstendörfer S, 2000, J ELECTRON TEST, V16, P203, DOI 10.1023/A:1008383013319
   Girard P, 2002, IEEE DES TEST COMPUT, V19, P82, DOI 10.1109/MDT.2002.1003802
   Girard P, 1998, ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, pA296
   Kavousianos X, 2007, IEEE T COMPUT AID D, V26, P1070, DOI 10.1109/TCAD.2006.885830
   Parimi N, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P332, DOI 10.1109/DFTVS.2004.1347857
   REMERSARO S, 2006, P INT TEST C
   Sankaralingam R, 2002, INT SYM DEFEC FAU TO, P138, DOI 10.1109/DFTVS.2002.1173510
   Saxena J, 2001, INT TEST CONF P, P670, DOI 10.1109/TEST.2001.966687
   Sharifi S, 2005, DES AUT TEST EUROPE, P846, DOI 10.1109/DATE.2005.270
   Sinanoglu O, 2002, INT TEST CONF P, P844, DOI 10.1109/TEST.2002.1041838
   Wang SM, 2002, IEEE T COMPUT AID D, V21, P954, DOI 10.1109/TCAD.2002.800460
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
   Zhang XD, 2000, 6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, P133, DOI 10.1109/OLT.2000.856625
NR 21
TC 9
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 28
DI 10.1145/1497561.1497571
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400010
DA 2024-07-18
ER

PT J
AU Jones, AK
   Dontharaju, S
   Tung, S
   Mats, L
   Hawrylak, PJ
   Hoare, RR
   Cain, JT
   Mickle, MH
AF Jones, Alex K.
   Dontharaju, Swapna
   Tung, Shenchih
   Mats, Leo
   Hawrylak, Peter J.
   Hoare, Raymond R.
   Cain, James T.
   Mickle, Marlin H.
TI Radio frequency identification prototyping
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; experimentation; standardization; verification
AB While RFID is starting to become a ubiquitious technology, the variation between different RFID systems still remains high. This paper presents several prototyping environments for different components of radio frequency identification ( RFID) tags to demonstrate how many of these components can be standardized for many different purposes. We include two active tag prototypes, one based on a microprocessor and the second based on custom hardware. To program these devices we present a design automation flow that allows RFID transactions to be described in terms of primitives with behavior written in ANSI C code. To save power with active RFID devices we describe a passive transceiver switch called the " burst switch" and demonstrate how this can be used in a system with a microprocessor or custom hardware controller. Finally, we present a full RFID system prototyping environment based on real-time spectrum analysis technology currently deployed at the University of Pittsburgh RFID Center of Excellence. Using our prototyping techniques we show how transactions from multiple standards can be combined and targeted to several microprocessors include the Microchip PIC, Intel StrongARM and XScale, and AD Chips EISC as well as several hardware targets including the Altera Apex, Actel Fusion, Xilinx Coolrunner II, Spartan 3 and Virtex 2, and cell- based ASICs.
C1 [Jones, Alex K.; Dontharaju, Swapna; Tung, Shenchih; Mats, Leo; Hawrylak, Peter J.; Hoare, Raymond R.; Cain, James T.; Mickle, Marlin H.] Univ Pittsburgh, Pittsburgh, PA 15261 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Jones, AK (corresponding author), Univ Pittsburgh, 3700 Ohara St,348 Benedum Hall, Pittsburgh, PA 15261 USA.
RI Dontharaju, Swapna R/F-9369-2013; Hawrylak, Peter/HPF-3402-2023
OI Hawrylak, Peter/0000-0003-3268-7452; Jones, Alex/0000-0001-7498-0206
CR *ACTEL, 2006, FUS FAM MIX SIGN FLA
   Akyildiz IF, 2002, IEEE COMMUN MAG, V40, P102, DOI 10.1109/MCOM.2002.1024422
   [Anonymous], 2004, 180006 ISOIEC
   BLYTHE P, 1999, P IEE C RFID TECHN, V123
   CERINO A, 2000, P IEEE NAT AER EL C
   CHA Y, 2005, EISC CORE
   Chlamtac I, 1999, IEEE ACM T NETWORK, V7, P1, DOI 10.1109/90.759310
   GILBERTO C, 2004, P ACM SIGPLAN JOINT
   HALAMBI A, 1999, P 6 INT C VLSI CAD, P107
   HAWRYLAK PJ, 2006, INT REV COMPUTERS SO
   Hoare RR, 2006, EURASIP J APPL SIG P, DOI 10.1155/ASP/2006/46472
   JONES AK, 2005, P 2005 ACM SIGDA 13, P107
   JONES AK, 2006, ACM T EMBED COMPUT S, V5, P1
   Jones AK, 2006, DES AUT CON, P131, DOI 10.1109/DAC.2006.229191
   KAUDINYA M, 2004, COMP 19 ANN ACM SIGP
   LI C, 2004, P IEEE INT C NETW SE, V2
   *LINX, 2006, LR SER TRANSM MOD DA
   Martin G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P23, DOI 10.1109/HSC.2001.924645
   MOLNAR D, 2004, P 11 ACM C COMP COMM
   Muth A, 2000, P IEEE RAP SYST PROT, P134, DOI 10.1109/IWRSP.2000.855210
   Ni LM, 2004, WIREL NETW, V10, P701, DOI 10.1023/B:WINE.0000044029.06344.dd
   Pereira CL, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P263, DOI 10.1109/SBCCI.2000.876040
   Ramteke TimothyS., 2001, Networks, Vsecond
   RUMBAUGH JAMES., 1998, UNIFIED MODELING LAN
   RUSSELL J, 1998, P IEEE INT C COMP DE
   Sarma S., 2002, RFID systems, security and privacy implications
   SHUPING D, 2005, GEOTIME VISUALIZATIO
   SIMPANALYZER, 2000, SIMPLESCALAR ARM POW
   TANG X, 2003, P IEEE INT SOC C IEE
   *TI, 2004, TEX INSTR RFID TECHN
   *VI SERV NETW, 2006, VISN RFID SOL
   Zhou F., 2004, P INT S LOW POW EL D
   2005, PIC12F635PIC16F63663
NR 33
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 29
DI 10.1145/1344418.1344425
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500007
DA 2024-07-18
ER

PT J
AU Saluja, N
   Gulati, K
   Khatri, SP
AF Saluja, Nikhil
   Gulati, Kanupriya
   Khatri, Sunil P.
TI SAT-based ATPG using multilevel compatible don't-cares
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; reliabilty
ID TEST-GENERATION; ALGORITHMS
AB cares are discarded before Technology Mapping or Automatic Test Pattern Generation ( ATPG). In this paper, we present two combinational ATPG algorithms for combinational designs. These algorithms utilize the multilevel don't cares that are computed for the design during technology independent logic optimization. They are based on Boolean Satisfiability ( SAT), and utilize the single stuck- at fault model. Both algorithms make use of the Compatible Observability Don't Cares ( CODCs) associated with nodes of the circuit, to speed up the ATPG process. For large circuits, both algorithms make use of approximate CODCs ( ACODCs), which we can compute efficiently. Our first technique speeds up fault propagation by modifying the active clauses in the transitive fanout ( TFO) of the fault site. In our second technique, we define new j-active variables for specific nodes in the transitive fanin (TFI) of the fault site. Using these j-active variables we write additional clauses to speed up fault justification. Experimental results demonstrate that the combination of these techniques ( when using CODCs) results in an average reduction of 45% in ATPG runtimes. When ACODCs are used, a speed-up of about 30% is obtained in the ATPG run-times for large designs. We compare our method against a commercial structural ATPG tool as well. Our method is slower for small designs, but for large designs, we obtain a 31% average speedup over the commercial tool.
C1 [Saluja, Nikhil] Univ Colorado, Boulder, CO 80309 USA.
   [Gulati, Kanupriya; Khatri, Sunil P.] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
C3 University of Colorado System; University of Colorado Boulder; Texas A&M
   University System; Texas A&M University College Station
RP Saluja, N (corresponding author), Univ Colorado, Boulder, CO 80309 USA.
CR BHATTACHARYA D, 1995, IEEE T COMPUT, V44, P434, DOI 10.1109/12.372035
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Chang CWJ, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P786, DOI 10.1109/ICCAD.2002.1167621
   Chang SC, 1996, IEEE IC CAD, P262, DOI 10.1109/ICCAD.1996.569641
   CHANG SC, 1994, IEEE IC CAD, P2
   FUJIWARA H, 1983, IEEE T COMPUT, V32, P1137, DOI 10.1109/TC.1983.1676174
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gizdarski E, 2002, IEEE T COMPUT AID D, V21, P1446, DOI 10.1109/TCAD.2002.804387
   Gizdarski E, 2000, PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), P171, DOI 10.1109/ATS.2000.893621
   GOEL P, 1981, IEEE T COMPUT, V30, P215, DOI 10.1109/TC.1981.1675757
   Gupta A, 2001, DES AUT CON, P536, DOI 10.1109/DAC.2001.935566
   HAUNG SY, 2001, ACM T DES AUTOMAT EL, P244
   Huang CY, 2000, INT TEST CONF P, P309, DOI 10.1109/TEST.2000.894219
   KIRKLAND T, 1988, IEEE DES TEST COMPUT, V5, P43, DOI 10.1109/54.7962
   KUNZ W, 1994, IEEE IC CAD, P6
   KUNZ W, 1994, IEEE T COMPUT AID D, V13, P1143, DOI 10.1109/43.310903
   LARRABEE T, 1992, IEEE T COMPUT AID D, V11, P4, DOI 10.1109/43.108614
   McCluskey E.J., 1986, LOGIC DESIGN PRINCIP
   Moskewicz M., 2001, P DES AUT C
   Radecka K, 2001, INT TEST CONF P, P803, DOI 10.1109/TEST.2001.966702
   Radecka K, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P517, DOI 10.1109/ASPDAC.2002.994972
   ROTH JP, 1966, IBM J RES DEV, V10, P278, DOI 10.1147/rd.104.0278
   Safarpour S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P260, DOI 10.1109/DATE.2004.1268858
   Saluja N, 2004, DES AUT CON, P422
   SAVOJ H, 1990, P 27 ACM IEEE DES AU
   SCHULZ MH, 1988, IEEE T COMPUT AID D, V7, P126, DOI 10.1109/43.3140
   SELLERS FF, 1968, IEEE T COMPUT, VC 17, P676, DOI 10.1109/TC.1968.227417
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Shi J, 2005, IEEE COMP SOC ANN, P212
   Silva JPM, 1996, IEEE IC CAD, P220, DOI 10.1109/ICCAD.1996.569607
   Stephan P, 1996, IEEE T COMPUT AID D, V15, P1167, DOI 10.1109/43.536723
   Tafertshofer P, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P648, DOI 10.1109/ICCAD.1997.643607
   Tarjan R., 1974, SIAM Journal on Computing, V3, P62, DOI 10.1137/0203006
   VELEV MN, 2004, P 7 INT C THEOR APPL, P197
   ZHAOHUI F, 2005, P DES AUT TEST EUR C, V2, P1108
NR 36
TC 3
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 24
DI 10.1145/1344418.1344420
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500002
DA 2024-07-18
ER

PT J
AU Wu, MC
   Lin, RB
   Tsai, SC
AF Wu, Meng-Chiou
   Lin, Rung-Bin
   Tsai, Shih-Cheng
TI Chip placement in a reticle for multiple-project wafer fabrication
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design multiple-project wafers (MPW); shuttle mask; reticle
   floorplanning; wafer dicing; mixed-integer linear programming (MILP);
   simulated annealing (SA); compatibility graph; conflict graph; set
   partition; set cover
AB Chip placement in a reticle is crucial to the cost of a multiproject wafer run. In this article we develop several chip placement methods based on the volume-driven compatibility optimization (VOCO) concept, which maximizes dicing compatibility among chips with large-volume requirements while minimizing reticle dimensions. Our mixed-integer linear programming models with VOCO are too complex to render good solutions for large test cases. Our B*-tree with VOCO and HQ with VOCO use 16%-29% fewer wafers and 8%similar to 19% less reticle area than the hierarchical quadrisection (HQ) method proposed by Kahng et al. [2005].
C1 [Wu, Meng-Chiou; Lin, Rung-Bin; Tsai, Shih-Cheng] Yuan Ze Univ, Dept Comp Sci & Engn, Chungli 320, Taiwan.
C3 Yuan Ze University
RP Wu, MC (corresponding author), Yuan Ze Univ, Dept Comp Sci & Engn, Chungli 320, Taiwan.
EM mcwu@vlsi.ese.yzu.edu.tw
CR Andersson M, 2005, COMP GEOM-THEOR APPL, V30, P95, DOI 10.1016/j.comgeo.2004.05.006
   Chang YC, 2000, DES AUT CON, P458
   Chen CC, 2006, ASIA S PACIF DES AUT, P777
   CHEN CS, 1991, INT J PROD RES, V29, P1963, DOI 10.1080/00207549108948061
   Chen SY, 2003, P SOC PHOTO-OPT INS, V5130, P681, DOI 10.1117/12.504220
   Ching R.L., 2006, P 16 ACM GREAT LAKES, P85
   HENTNRYCK PV, 2000, ILOG OPL PROGRAMMING
   HILLIER FS, 1986, INTRO OPERATIONS RES, P394
   Kahng A.B., 2004, 2004 INT S PHYS DESI, P70
   Kahng AB, 2004, PR IEEE COMP DESIGN, P106, DOI 10.1109/ICCD.2004.1347908
   KAHNG AB, 2006, P EUR MASK LITH C JA, P45
   KAHNG AB, 2005, P 25 ANN BACUS S PHO, P1247
   LAPEDUS M, 2002, SEMICONDUCT BUSINESS
   Lin RB, 2006, ASIA S PACIF DES AUT, P783
   MAHONEY J, 2003, BUSINESS
   Morse RD, 2003, PROC SPIE, V5043, P100, DOI 10.1117/12.497667
   PINA CA, 2001, P INT C MICR SYST ED
   SUTANTHAVIBUL S, 1991, IEEE T COMPUT AID D, V10, P761, DOI 10.1109/43.137505
   Wu MC, 2005, IEEE COMP SOC ANN, P314
   Wu MC, 2005, 6th International Symposium on Quality Electronic Design, Proceedings, P610
   Xu G, 2004, PROC SPIE, V5567, P340, DOI 10.1117/12.569345
   Xu G, 2003, P SOC PHOTO-OPT INS, V5256, P185, DOI 10.1117/12.517568
   Xu G, 2005, ASIA S PACIF DES AUT, P1111
NR 23
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 22
DI 10.1145/1297666.1297688
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500021
DA 2024-07-18
ER

PT J
AU Kobayashi, Y
   Jayapala, M
   Raghavan, P
   Catthoor, F
   Imai, M
AF Kobayashi, Yuki
   Jayapala, Murali
   Raghavan, Praveen
   Catthoor, Francky
   Imai, Masaharu
TI Methodology for operation shuffling and L0 cluster generation for low
   energy heterogeneous VLIW processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; experimentation; compilers for low energy; VLIW
   processors; loop buffers
AB Clustering L0 buffers is effective for energy reduction in the instruction memory hierarchy of embedded VLIW processors. However, the efficiency of the clustering depends on the schedule of the target application. Especially in heterogeneous or data clustered VLIW processors, determining energy efficient scheduling is more constraining. This article proposes a realistic technique supported by a tool flow to explore operation shuffling for improving generation of L0 clusters. The tool flow explores assignment of operations for each cycle and generates various schedules. This approach makes it possible to reduce energy consumption for various processor architectures. However, the computational complexity is large because of the huge exploration space. Therefore, some heuristics are also developed, which reduce the size of the exploration space while the solution quality remains reasonable. Furthermore, we also propose a technique to support VLIW processors with multiple data clusters, which is essential to apply the methodology to real world processors. The experimental results indicate potential gains of up to 27.6% in energy in L0 buffers, through operation shuffling for heterogeneous processor architectures as well as a homogeneous architecture. Furthermore, the proposed heuristics drastically reduce the exploration search space by about 90%, while the results are comparable to full search, with average differences of less than 1%. The experimental results indicate that energy efficiency can be improved in most of the media benchmarks by the proposed methodology, where the average gain is around 10% in comparison with generating clusters without operation shuffling.
C1 Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan.
   Katholieke Univ Leuven, IMEC vzw, B-3000 Louvain, Belgium.
C3 Osaka University; IMEC; KU Leuven
RP Kobayashi, Y (corresponding author), Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 565, Japan.
CR [Anonymous], P 6 INT S HIGH PERF
   Bajwa RS, 1997, IEEE T VLSI SYST, V5, P417, DOI 10.1109/92.645068
   BENINI L, 2001, P IEEE INT WORKSH PO
   Bona A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P1128, DOI 10.1109/DATE.2002.998484
   Bona A, 2002, DES AUT CON, P886, DOI 10.1109/DAC.2002.1012747
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   DEBEECK PO, 2001, P INT C FIELD PROGR, P296
   Faraboschi P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P203, DOI [10.1145/342001.339682, 10.1109/ISCA.2000.854391]
   Gangwar A, 2005, DES AUT TEST EUROPE, P730, DOI 10.1109/DATE.2005.141
   Gordon-Ross A, 2005, IEEE T COMPUT, V54, P1203, DOI 10.1109/TC.2005.165
   Jacome MF, 2000, IEEE DES TEST COMPUT, V17, P40, DOI 10.1109/54.844333
   Jayapala M, 2005, IEEE T COMPUT, V54, P672, DOI 10.1109/TC.2005.92
   JAYAPALA M, 2004, P IEEE INT WORKSH PO, P311
   Lambrechts A, 2005, IEEE INT CONF ASAP, P179
   Lambrechts A, 2004, REAL TIM SYST SYMP P, P104, DOI 10.1109/REAL.2004.18
   Lea Hwang Lee, 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P267, DOI 10.1109/LPE.1999.799454
   SCARPAZZA DP, 2006, P POWER TIMING MODEL, P12
   Suresh D. C., 2003, PROC ACM SIGPLAN C L, P189
   *TEX INSTR, 2000, TMS320C6000 CPU
   *TIRM, TRIM INFR RES INSTR
   VANDER A, 2004, P IEEE AS S PAC DES, P825
NR 21
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 41
DI 10.1145/1278349.1278354
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600005
DA 2024-07-18
ER

PT J
AU Chen, G
   Cong, J
AF Chen, Gang
   Cong, Jason
TI Simultaneous placement with clustering and duplication
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE algorithms; design; performance; placement; clustering; duplication;
   legalization; redundancy removal; FPGA
AB Clustering, duplication, and placement are critical steps in a cluster-based FPGA design flow. Clustering has a great impact on the wirelength, timing, and routability of a circuit. Logic duplication is an effective method for improving performance while maintaining the logic equivalence of a circuit. Based on several novel algorithmic contributions, we present an efficient and effective algorithm named SPCD ( simultaneous placement with clustering and duplication) which performs clustering and duplication during placement for wirelength and timing minimization. First, we incorporate a path counting-based net weighting scheme for more effective timing optimization. Secondly, we introduce a novel method of moving a fragment of a cluster ( called a fragment level move) during placement to optimize the clustering structure. To reduce the critical path detour during legalization from a more global perspective, we also introduce the notions of a monotone region and a global monotone region in which improvement to the local/global path detour is guaranteed. Furthermore, we introduce a notion of a constrained gain graph to embed all complex FPGA clustering constraints, and implement an optimal incremental legalization algorithm under such constraints. Finally, in order to reduce the circuit area, we formulate a timing-constrained global redundancy removal problem and propose a heuristic solution. Our SPCD algorithm outperforms a widely used academic FPGA placement flow, T-VPack + VPR, with an average reduction of 31% in the longest path estimate delay and 18% in the routed delay. We also apply our SPCD algorithm to Altera's Stratix architecture in a commercial FPGA implementation flow (Quartus II 4.0). The routed result achieved by our SPCD algorithm outperforms VPR by 20% and outperforms Quartus II 4.0 by 4%.
C1 Magma Design Automat, Santa Clara, CA 95054 USA.
   Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Chen, G (corresponding author), Magma Design Automat, 5460 Bayfront Plaza, Santa Clara, CA 95054 USA.
EM chg@magma-da.com; cong@cs.ucla.edu
CR [Anonymous], STRATIX DEVICE HDB, V1-3.4
   [Anonymous], FPGA PLACE AND ROUTE
   Beraudo G, 2003, DES AUT CON, P196
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Bozorgzadeh E, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P629, DOI 10.1109/ASPDAC.2001.913379
   Chen Gang., 2005, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, P51
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   CONG J, 1999, P DES AUT C, P460
   Gang C, 2004, LECT NOTES COMPUT SC, V3203, P158
   Hrkic M, 2004, DES AUT CON, P711, DOI 10.1145/996566.996761
   Hur SW, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P165, DOI 10.1109/ICCAD.2000.896468
   Kong T, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P172, DOI 10.1109/ICCAD.2002.1167530
   LILLIS J, 1996, P IEEE INT S CIRC SY, P196
   MARQUARDT A, 2000, P INT S FIELD PROGR, P203, DOI DOI 10.1145/329166.329208>
   Marquardt A., 1999, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, DOI [10.1145/296399.296426, DOI 10.1145/296399.296426]
   NEUMANN I, 1999, P INT C COMP AID DES, P25
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Srivastava A, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P447, DOI 10.1109/ICCAD.2000.896512
   SIMULTANEOUS PLACEME
NR 19
TC 7
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 740
EP 772
DI 10.1145/1142980.1142989
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hanchate, N
   Ranganathan, N
AF Hanchate, Narender
   Ranganathan, Nagarajan
TI A game-theoretic framework for multimetric optimization of interconnect
   delay, power, and crosstalk noise during wire sizing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE algorithms; performance; reliability; game theory; wire sizing;
   crosstalk noise; interconnect delay; interconnect models; transmission
   lines
AB The continuous scaling of interconnect wires in deep submicron (DSM) circuits results in increased interconnect delay, power, and crosstalk noise. In this work, we develop a game-theoretic framework and multimetric optimization algorithms for the simultaneous optimization during wire sizing of (i) interconnect delay and crosstalk noise, and (ii) interconnect delay, power, and crosstalk noise. We formulate the wire sizing optimization problem as a normal form-game model and solve it using Nash equilibrium theory. Game theory allows the optimization of multiple metrics with conflicting objectives. This property is exploited in modeling the wire sizing problem while simultaneously optimizing various design parameters like interconnect delay, power, and crosstalk noise, which are conflicting in nature. The nets connecting the driving cell and the driven cell are divided into net segments. The net segments within a channel are modeled as players and the range of possible wire sizes forms the set of strategies. The payoff function is modeled ( i) as the geometric mean of interconnect delay and crosstalk noise in the case of first formulation, and ( ii) as the weighted sum of interconnect delay, power, and crosstalk noise in the second formulation. The net segments are optimized from the ones closest to the driven cell towards the ones at the driving cell. Complete information about the coupling effects among the nets is extracted after the detailed routing phase. The time and space complexities of the proposed wire sizing formulations are linear in terms of the number of net segments. Experimental results on several medium and large open-core designs indicate that the proposed algorithm for simultaneous optimization of interconnect delay and crosstalk noise yields an average reduction of 21.48% in interconnect delay and a 26.25% reduction in crosstalk noise without any area overhead, over and above the optimization from the Cadence place and route tools. It is shown through experimental results that the algorithm performs significantly better than simulated annealing and genetic search. Further, new simple but accurate models are developed for three parallel interconnect net segments. It is shown that these models yield the same level of accuracy with significantly better run times compared to the models reported in Chen et al. [ 2004]. A mathematical proof of existence for the Nash equilibrium solution for the proposed wire sizing formulation is also provided.
C1 Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA.
C3 State University System of Florida; University of South Florida
RP Hanchate, N (corresponding author), Univ S Florida, Dept Comp Sci & Engn, 4202 E Fowler Ave, Tampa, FL 33620 USA.
EM ranganat@csee.usf.edu
CR ALPERT CJ, 1999, P INT C COMP AID DES, P430
   [Anonymous], GALIB A C LIB GEN AL
   Bakoglu H., 1990, CIRCUITS INTERCONNEC
   Becer MR, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P171, DOI 10.1109/ISQED.2003.1194727
   Chang CC, 2000, SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P21, DOI 10.1109/ICPADS.2000.857679
   Chen CP, 1997, DES AUT CON, P604, DOI 10.1145/266021.266295
   Chen TC, 2004, IEEE T VLSI SYST, V12, P28, DOI 10.1109/TVLSI.2003.820529
   Chu C, 2001, ACM T DES AUTOMAT EL, V6, P343, DOI 10.1145/383251.383256
   Cong J, 2002, IEEE T COMPUT AID D, V21, P319, DOI 10.1109/43.986425
   Cong J, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P478, DOI 10.1109/ICCAD.1997.643579
   CONG J, 1994, P ICCAD C, P408
   *CRETE, CAD REP EL TECHN ED
   Dworsky L.N., 1979, MODERN TRANSMISSION
   FORGO F, 1999, NONCONVEX OPTIMIZATI
   Hanchate N., 2006, P INT C VLSI DES
   He JA, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P373, DOI 10.1109/ASPDAC.1998.669503
   HU CM, 1993, P IEEE, V81, P682, DOI 10.1109/5.220900
   HUIRU JI, 2000, IEEE TCAD, V19, P999
   *ITRS, 2004, INT TECHN ROADM SEM
   Kakutani Shizuo, 1941, Duke Mathematical Journal, V8, P457, DOI DOI 10.1215/S0012-7094-41-00838-4
   KHATRI SP, 2001, CROSS TALK NOISE IMM
   Murugavel AK, 2003, IEEE T VLSI SYST, V11, P1031, DOI 10.1109/TVLSI.2003.819566
   NASH JF, 1950, P NATL ACAD SCI USA, V36, P48, DOI 10.1073/pnas.36.1.48
   Nash JF, 1950, ECONOMETRICA, V18, P155, DOI 10.2307/1907266
   *OP COR, FREE OP SOURC IP COR
   PAPADIMITRIOU CH, 1994, J COMPUT SYST SCI, V48, P498, DOI 10.1016/S0022-0000(05)80063-7
   PAPDIMITRIOU C, 2001, P ANN S THEOR COMP S, P749
   RAHMAT K, 1995, HPL9577, P1
   Ranganathan N, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P126, DOI 10.1109/CODESS.2003.1275271
   Rasmusen E., 2001, Games and Information: An Introduction to Game Theory
   Roughgarden Tim., 2001, P 33 ANN ACM S THEOR, P104
   SAKURAI T, 1983, IEEE T ELECTRON DEV, V30, P183, DOI 10.1109/T-ED.1983.21093
   Sapatnekar SS, 1996, IEEE T COMPUT AID D, V15, P1001, DOI 10.1109/43.511579
   SEKI S, 1984, IEEE T MICROW THEORY, V32, P1715, DOI 10.1109/TMTT.1984.1132920
   Shanbhag N, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P295, DOI 10.1109/LPE.2000.876806
   Shukla SK, 2001, SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P53, DOI 10.1109/HLDVT.2001.972807
   Sylvester D, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P203, DOI 10.1109/ICCAD.1998.742874
   Tang K. T., 1999, Proceedings. 1999 International Symposium on Physical Design, P48, DOI 10.1145/299996.300020
   Vetta A, 2002, ANN IEEE SYMP FOUND, P416, DOI 10.1109/SFCS.2002.1181966
   VONNEUMANN J, 1928, THEORIE GESELLSCHAFT, P295
   Walker C.S., 1990, Capacitance, Inductance and Crosstalk Analysis
NR 41
TC 2
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 711
EP 739
DI 10.1145/1142980.1142988
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300008
DA 2024-07-18
ER

PT J
AU Memik, SO
   Kastner, R
   Bozorgzadeh, E
   Sarrafzadeh, M
AF Memik, SO
   Kastner, R
   Bozorgzadeh, E
   Sarrafzadeh, M
TI A scheduling algorithm for optimization and early planning in high-level
   synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; algorithms; scheduling; high-level synthesis; data flow graph;
   bipartite; matching
ID COMPILATION
AB Complexities of applications implemented on embedded and programmable systems grow with the advances in capacities and capabilities of these systems. Mapping applications onto them manually is becoming a very tedious task. This draws attention to using high-level synthesis within design flows. Meanwhile, it is essential to provide a flexible formulation of optimization objectives as well as to perform efficient planning for various design objectives early on in the design flow. In this work, we address these issues in the context of data flow graph (DFG) scheduling, which is an essential element within the high-level synthesis flow. We present an algorithm that schedules a chain of operations with data dependencies among consecutive operations at a single step. This local problem is repeated to generate the schedule for the whole DFG. The local problem is formulated as a maximum weight noncrossing bipartite matching. We use a technique from the computational geometry domain to solve the matching problem. This technique provides a theoretical guarantee on the solution quality for scheduling a single chain of operations. Although still being local, this provides a relatively wider perspective on the global scheduling objectives. In our experiments we compared the latencies obtained using our algorithm with the optimal latencies given by the exact solution to the integer linear programming (ILP) formulation of the problem. In 9 out of 14 DFGs tested, our algorithm found the optimal solution, while generating latencies comparable to the optimal solution in the remaining five benchmarks. The formulation of the objective function in our algorithm provides flexibility to incorporate different optimization goals. We present examples of how to exploit the versatility of our algorithm with specific examples of objective functions and experimental results on the ability of our algorithm to capture these objectives efficiently in the final schedules.
C1 Northwestern Univ, Dept Elect & Comp Engn, Evanston, IL 60208 USA.
   Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA.
   Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
C3 Northwestern University; University of California System; University of
   California Santa Barbara; University of California System; University of
   California Irvine; University of California System; University of
   California Los Angeles
RP Northwestern Univ, Dept Elect & Comp Engn, 2145 Sheridan Rd, Evanston, IL 60208 USA.
EM seda@ece.northwestern.edu; kastner@ece.ucsb.edu; eli@ics.uci.edu;
   majid@cs.ucla.edu
RI Memik, Seda Ogrenci/B-7252-2009
CR ATALLAH MJ, 1989, ALGORITHMICA, V4, P221, DOI 10.1007/BF01553888
   CAMPOSANO R, 1991, IEEE T COMPUT AID D, V10, P85, DOI 10.1109/43.62794
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   HWU WMW, 1993, J SUPERCOMPUT, V7, P229, DOI 10.1007/BF01205185
   PANGRLE BM, 1987, IEEE T COMPUT AID D, V6, P1098, DOI 10.1109/TCAD.1987.1270350
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Schreiber R, 2002, J VLSI SIG PROC SYST, V31, P127, DOI 10.1023/A:1015341305426
   Shiue WT, 2000, IEEE T CIRCUITS-II, V47, P536, DOI 10.1109/82.847069
   [No title captured]
NR 9
TC 9
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 33
EP 57
DI 10.1145/1044111.1044115
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sabade, SS
   Walker, DM
AF Sabade, SS
   Walker, DM
TI I<sub>DDX</sub>-based test methods:: A survey
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Review
DE design; measurement; performance; reliability; I-DDQ test; I-DDT test;
   VLSI testing
ID CMOS; TECHNOLOGY; CHALLENGES; REDUCTION; CIRCUITS
AB Supply current measurement-based test is a valuable defect-based test method for semiconductor chips. Both static leakage current (I-DDQ) and transient current (I-DDT) based tests have the capability of detecting unique defects that improve the fault detection capacity of a test suite. Collectively these test methods are known as I-DDX tests. However, due to advances in the semiconductor manufacturing process, the future of these test methods is uncertain. This paper presents a survey of the research reported in the literature to extend the use of IDDX tests to deep sub-micron (DSM) technologies.
C1 Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA.
EM sagars@cs.tamu.edu; walker@cs.tamu.edu
RI Walker, Duncan/Q-9781-2019
CR Aitken R. C., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P623, DOI 10.1109/TEST.1991.519726
   Aitken RC, 1999, IEEE VLSI TEST SYMP, P128, DOI 10.1109/VTEST.1999.766656
   Aitken RC, 1999, COMPUTER, V32, P46, DOI 10.1109/2.803640
   Alorda B, 2002, INT TEST CONF P, P947, DOI 10.1109/TEST.2002.1041850
   [Anonymous], **DROPPED REF**
   [Anonymous], INTEL TECHNOL J JAN
   Athan SP, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P118, DOI 10.1109/VTEST.1996.510845
   BAKER K, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P253, DOI 10.1109/TEST.1990.114025
   BEASLEY JS, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P626, DOI 10.1109/TEST.1993.470641
   Beasley JS, 1997, INT TEST CONF P, P32, DOI 10.1109/TEST.1997.639591
   Benware BR, 2003, IEEE VLSI TEST SYMP, P39, DOI 10.1109/VTEST.2003.1197631
   Bergman DI, 2002, INT TEST CONF P, P954, DOI 10.1109/TEST.2002.1041851
   Bhunia S, 2002, DES AUT CON, P361, DOI 10.1109/DAC.2002.1012650
   Bhunia S, 2002, IEEE VLSI TEST SYMP, P302, DOI 10.1109/VTS.2002.1011158
   BRATT A, 1993, P IEEE C MIX SIGN VL, P311
   Calin T, 1999, IEEE VLSI TEST SYMP, P135, DOI 10.1109/VTEST.1999.766657
   CHAKRAVARTY S, 1996, J ELECT TESTING THEO, V8
   CHANG J, 1996, P IEEE INT WORKSH ID, P9
   Chen ZP, 2002, IEEE DES TEST COMPUT, V19, P24
   Cheung H., 2000, Proceedings 18th IEEE VLSI Test Symposium, P89, DOI 10.1109/VTEST.2000.843831
   Cole EI, 1997, INT TEST CONF P, P23, DOI 10.1109/TEST.1997.639590
   Daasch WR, 2001, INT TEST CONF P, P92, DOI 10.1109/TEST.2001.966622
   Daasch WR, 2000, INT TEST CONF P, P189, DOI 10.1109/TEST.2000.894206
   DAVIDSON S, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P572, DOI 10.1109/TEST.1994.528001
   Diez J. M., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P645, DOI 10.1109/DATE.2000.840854
   Dworak J, 2001, IEEE DES TEST COMPUT, V18, P31, DOI 10.1109/54.902820
   Eichelberger E.B., 1977, P DAC, P462
   Ferré A, 2002, IEEE T COMPUT AID D, V21, P731, DOI 10.1109/TCAD.2002.1004317
   Ferré A, 1998, INTEGRATION, V26, P167, DOI 10.1016/S0167-9260(98)00027-3
   Ferre A, 1997, INT TEST CONF P, P136, DOI 10.1109/TEST.1997.639606
   Ferré A, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P33, DOI 10.1109/ETW.2000.873776
   Figueras J, 1999, MICROELECTRON ENG, V49, P119, DOI 10.1016/S0167-9317(99)00433-5
   Figueras J, 1998, IEEE T COMPON PACK B, V21, P352, DOI 10.1109/96.730416
   Frenzel J.F., 1987, Proceedings of International Test Conference, P125
   Gattiker A, 1996, 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, P25
   GATTIKER A, 1999, P 25 ISTFA, P377
   Gattiker AE, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P112
   Gattiker AE, 1998, INT TEST CONF P, P174, DOI 10.1109/TEST.1998.743150
   Gattiker AE, 1997, INT TEST CONF P, P156, DOI 10.1109/TEST.1997.639608
   GAYLE R, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P285, DOI 10.1109/TEST.1993.470685
   GERMIDA A, 1999, P INT TEST C, P67
   HAO H, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P275, DOI 10.1109/TEST.1993.470686
   Hashizume M., 1988, International Test Conference 1988 Proceedings - New Frontiers in Testing (Cat. No.88CH2610-4), P374, DOI 10.1109/TEST.1988.207824
   Hawkins C, 2002, INT TEST CONF P, P1228, DOI 10.1109/TEST.2002.1041929
   Hawkins CF, 1997, IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, P96, DOI 10.1109/IDDQ.1997.633021
   HAWKINS CF, 1989, IEEE T IND ELECTRON, V36, P111, DOI 10.1109/41.19060
   Hawkins CF, 1999, IEEE DES TEST COMPUT, V16, P14, DOI 10.1109/MDT.1999.808198
   HAWKINS CF, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P413, DOI 10.1109/TEST.1994.527983
   HAWKINS CF, 1989, IEEE T IND ELECTRON, V36, P211, DOI 10.1109/41.19071
   Henry TR, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P242, DOI 10.1109/TEST.1996.556968
   Higami Y., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P509, DOI 10.1109/ASPDAC.2000.835152
   Higami Y, 2000, J ELECTRON TEST, V16, P443, DOI 10.1023/A:1008360430959
   Ishida M., 2001, P IEEE INT WORKSH DE, P23
   Jandhyala S., 2000, Proceedings 18th IEEE VLSI Test Symposium, P444, DOI 10.1109/VTEST.2000.843877
   Jandhyala S., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P730, DOI 10.1109/TEST.1999.805802
   Jiang WL, 2000, IEEE T COMPUT AID D, V19, P129, DOI 10.1109/43.822625
   Jiang WL, 2002, IEEE T COMPUT AID D, V21, P694, DOI 10.1109/TCAD.2002.1004313
   Jiang WL, 2003, J ELECTRON TEST, V19, P137, DOI 10.1023/A:1022881322125
   Johnson MC, 2002, IEEE T VLSI SYST, V10, P1, DOI 10.1109/92.988724
   KALB J, 2001, Patent No. 6242934
   Kao J, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P141, DOI 10.1109/ICCAD.2002.1167526
   Kawahara R, 1996, 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, P9
   Keshavarzi A, 2000, INT TEST CONF P, P1051, DOI 10.1109/TEST.2000.894318
   Keshavarzi A, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P207, DOI 10.1109/LPE.2001.945402
   Keshavarzi A, 1997, INT TEST CONF P, P146, DOI 10.1109/TEST.1997.639607
   Keshavarzi A, 2000, 2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, P3, DOI 10.1109/DBT.2000.843683
   Kim H, 2001, INT TEST CONF P, P405, DOI 10.1109/TEST.2001.966657
   KING EE, 1975, IEEE T NUCL SCI, V22, P2120
   Kruseman B, 2002, INT TEST CONF P, P964, DOI 10.1109/TEST.2002.1041852
   Kruseman B, 2001, INT TEST CONF P, P101, DOI 10.1109/TEST.2001.966623
   Kruseman B, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P175, DOI 10.1109/ETW.2000.873796
   Kundu S, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P150, DOI 10.1109/ATS.1998.741606
   Lavo D. B., 1999, P ITC, P1065
   LEE KJ, 1992, IEEE T COMPUT AID D, V11, P659, DOI 10.1109/43.127626
   Lee P, 2001, INT SYM DEFEC FAU TO, P280, DOI 10.1109/DFTVS.2001.966780
   LEVI MW, 1981, P INT TEST C, P217
   Li JCM, 1998, 1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS, P37, DOI 10.1109/IDDQ.1998.730730
   Li S, 2000, INT SYM DEFEC FAU TO, P376, DOI 10.1109/DFTVS.2000.887178
   Lu CW, 2000, PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), P338, DOI 10.1109/ATS.2000.893646
   Madge R, 2002, INT TEST CONF P, P673, DOI 10.1109/TEST.2002.1041819
   Madge R, 2002, IEEE VLSI TEST SYMP, P69, DOI 10.1109/VTS.2002.1011113
   MADGE R, 2002, IND TEST CHALL OFF C
   Majhi A.K., 1998, P 11 INT C VLSI DESI, P364
   Makki RZ, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P892, DOI 10.1109/TEST.1995.529922
   MALAIYA YK, 1982, P INT TEST C, P25
   MALAIYA YK, 1991, P IEEE VLSI TEST S, P291
   MALLARAPU SR, 1995, IEEE J SOLID-ST CIRC, V30, P295, DOI 10.1109/4.364444
   Maly W., 1988, IEEE International Conference on Computer-Aided Design, ICCAD-88. Digest of Technical Papers (IEEE Cat. No.88CH2657-5), P340, DOI 10.1109/ICCAD.1988.122524
   Maxwell P, 2002, INT TEST CONF P, P13
   Maxwell P. C., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P84, DOI 10.1109/VTEST.1995.512621
   Maxwell P. C., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P168, DOI 10.1109/TEST.1992.527817
   Maxwell PC, 1998, INT TEST CONF P, P882, DOI 10.1109/TEST.1998.743278
   MAXWELL PC, 1992, J ELECTRON TEST, V3, P19
   MCEUEN S, 1992, J ELECTRON TEST, V3, P41
   MCEUEN S, 1991, P IEEE VLSI TEST S, P285
   Menon S. M., 1993, Proceedings of the Second Asian Test Symposium (Cat. No.93TH0564-5), P243, DOI 10.1109/ATS.1993.398812
   MILLER A, 1996, P IEEE INT TEST C WA, P724
   Millman SD, 1996, 1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, P41, DOI 10.1109/IDDQ.1996.557810
   Min YH, 1997, SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, P378, DOI 10.1109/ATS.1997.643986
   Muhammad K, 2001, IEEE DES TEST COMPUT, V18, P42, DOI 10.1109/54.902821
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   Narendra S, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P195, DOI 10.1109/LPE.2001.945400
   Nelson G. . F., 1975, ELECTRONICS      DEC, P108
   NIGH P, 1990, IEEE DES TEST COMPUT, V7, P26, DOI 10.1109/54.46891
   Nigh P, 2000, INT TEST CONF P, P454
   Nigh P, 1997, IEEE VLSI TEST SYMP, P459, DOI 10.1109/VTEST.1997.600334
   Nigh P, 1997, INT TEST CONF P, P319, DOI 10.1109/TEST.1997.639633
   Ohnishi S, 2000, INT SYM DEFEC FAU TO, P358, DOI 10.1109/DFTVS.2000.887176
   Okuda Y, 2002, IEEE VLSI TEST SYMP, P289, DOI 10.1109/VTS.2002.1011155
   Okuda Y, 2000, INT TEST CONF P, P199, DOI 10.1109/TEST.2000.894207
   Perry R., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P151, DOI 10.1109/TEST.1992.527815
   Peterson E, 2001, INT TEST CONF P, P386, DOI 10.1109/TEST.2001.966655
   Plusquellic JF, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P481, DOI 10.1109/TEST.1996.557062
   Plusquellic SF, 1997, INT TEST CONF P, P40, DOI 10.1109/TEST.1997.639592
   Powell T. J., 2000, Proceedings 18th IEEE VLSI Test Symposium, P439, DOI 10.1109/VTEST.2000.843876
   Rajsuman R, 2000, P IEEE, V88, P544, DOI 10.1109/5.843000
   Richmond RA, 2000, INT TEST CONF P, P344, DOI 10.1109/TEST.2000.894223
   Righter AW, 1998, INT TEST CONF P, P194, DOI 10.1109/TEST.1998.743152
   Rius J, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P543, DOI 10.1109/DATE.1999.761180
   Rizzolo RF, 1999, IBM J RES DEV, V43, P651, DOI 10.1147/rd.435.0651
   Rodriguez-Montanes R, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P490, DOI 10.1109/DATE.1998.655903
   Rosales M, 2000, 2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, P57, DOI 10.1109/DBT.2000.843691
   Roy K, 2003, P IEEE, V91, P305, DOI 10.1109/JPROC.2002.808156
   ROY SC, 1992, P SE S SYST THEOR 3, P26
   Sabade S, 2001, INT TEST CONF P, P82, DOI 10.1109/TEST.2001.966621
   Sabade S, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P755, DOI 10.1109/ASPDAC.2002.995024
   SABADE S, 2003, P INT WORKSH DEF BAS, P59
   SABADE S, 2002, P IEEE INT WORKSH DE, P47
   SABADE S, 2002, P MIDW S CIRC SYST T
   Sabade SS, 2003, IEEE VLSI TEST SYMP, P31, DOI 10.1109/VTEST.2003.1197630
   Sabade SS, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P361, DOI 10.1109/ICVD.2003.1183163
   Sabade SS, 2002, INT SYM DEFEC FAU TO, P381, DOI 10.1109/DFTVS.2002.1173535
   Sabade SS, 2002, IEEE DES TEST COMPUT, V19, P8, DOI 10.1109/MDT.2002.1033787
   Sabade SS, 2002, IEEE VLSI TEST SYMP, P81, DOI 10.1109/VTS.2002.1011115
   Sachdev M, 1998, INT TEST CONF P, P204, DOI 10.1109/TEST.1998.743153
   Sachdev M, 1997, EUR CONF DESIG AUTOM, P271, DOI 10.1109/EDTC.1997.582370
   SCHIESSLER G, 1993, P CUST INT CIRC C SA
   Segura J, 2002, INT TEST CONF P, P90, DOI 10.1109/TEST.2002.1041749
   Segura J. A., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P95, DOI 10.1109/VTEST.1995.512623
   Semiconductor Industry Association, 2001, INT TECHN ROADM SEM
   Singh A, 2001, INT TEST CONF P, P395, DOI 10.1109/TEST.2001.966656
   Singh A, 2002, IEEE VLSI TEST SYMP, P357, DOI 10.1109/VTS.2002.1011165
   SINGH A, 1993, P IEEE VLSI TEST S A, P99
   Singh A. D., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P228, DOI 10.1109/TEST.1991.519514
   Singh AD, 1997, IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, P40, DOI 10.1109/IDDQ.1997.633011
   Soden J. M., 1992, Journal of Electronic Testing: Theory and Applications, V3, P291, DOI 10.1007/BF00135333
   SODEN JM, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P633, DOI 10.1109/CICC.1995.518262
   SODEN JM, 1986, IEEE DES TEST COMPUT, V3, P56, DOI 10.1109/MDT.1986.294977
   Soden JM, 1997, IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, P52, DOI 10.1109/IDDQ.1997.633013
   Soden JM, 1996, IEEE DES TEST COMPUT, V13, P61, DOI 10.1109/54.544537
   STAPPER CH, 1987, IBM J RES DEV, V31, P641, DOI 10.1147/rd.316.0641
   Stine BE, 1997, IEEE T SEMICONDUCT M, V10, P24, DOI 10.1109/66.554480
   STOREY TM, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P842, DOI 10.1109/TEST.1990.114102
   SU ST, 1995, J ELECTRON TEST, V6, P23, DOI 10.1007/BF00993128
   Sze S., 1990, HIGH SPEED SEMICONDU
   Szekely V, 1997, ELECTRON LETT, V33, P2117, DOI 10.1049/el:19971406
   Thibeault C, 2003, J ELECTRON TEST, V19, P325, DOI 10.1023/A:1023761416156
   Thibeault C, 1997, IEEE VLSI TEST SYMP, P80, DOI 10.1109/VTEST.1997.599445
   Thibeault C, 1998, INT SYM DEFEC FAU TO, P126, DOI 10.1109/DFTVS.1998.732159
   Thibeault C, 1999, IEEE VLSI TEST SYMP, P143, DOI 10.1109/VTEST.1999.766658
   Thibeault C., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P262, DOI 10.1109/VTEST.1995.512647
   THIBEAULT C, 1999, P INT TEST C, P714
   THIBEAULT C, 1994, P INT S DEF FAULT TO, P280
   THIBEAULT C, 1996, P INT S DEF FAULT TO, P22
   Tseng CW, 2001, IEEE VLSI TEST SYMP, P339, DOI 10.1109/VTS.2001.923459
   Unni TA, 1998, 1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS, P43, DOI 10.1109/IDDQ.1998.730731
   vanderPol JA, 1996, MICROELECTRON RELIAB, V36, P1603, DOI 10.1016/0026-2714(96)00157-6
   Variyam PN, 2000, INT TEST CONF P, P217, DOI 10.1109/TEST.2000.894209
   Vinnakota B, 1998, INT TEST CONF P, P1027, DOI 10.1109/TEST.1998.743300
   Walker A, 1997, 1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P272, DOI 10.1109/DFTVS.1997.628334
   Walker A, 1997, IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, P73, DOI 10.1109/IDDQ.1997.633017
   Walker DMH, 2000, 2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, P15, DOI 10.1109/DBT.2000.843685
   Wallquist KM, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P910, DOI 10.1109/TEST.1995.529924
   WALLQUIST KM, 1995, IEEE DES TEST COMPUT, V12, P62, DOI 10.1109/MDT.1995.466382
   WANLASS FM, 1963, P I SOLIDSTATE CIRCU, P32
   Williams TW, 1996, EUR CONF DESIG AUTOM, P578, DOI 10.1109/EDTC.1996.494359
   Williams TW, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P786, DOI 10.1109/TEST.1996.557138
   WISCOMBE PC, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P293, DOI 10.1109/TEST.1993.470684
   WUNDERLICH HJ, 1995, EUR CONF DESIG AUTOM, P573, DOI 10.1109/EDTC.1995.470342
   ZARRINFAR F, 1995, P IEEE INT WORKSH ID, P35
NR 180
TC 36
Z9 40
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2004
VL 9
IS 2
BP 159
EP 198
DI 10.1145/989995.989997
PG 40
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830KQ
UT WOS:000222121300002
DA 2024-07-18
ER

PT J
AU Kritikakou, A
   Skalistis, S
AF Kritikakou, Angeliki
   Skalistis, Stefanos
TI Mitigating Mode-switch through Run-time Computation of Response Time
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Worst-Case Execution Time; interference-sensitive; run-time adaptation;
   time-triggered; response time analysis; multi-cores
AB Mixed-critical systems consist of applications with different criticality. In these systems, different confidence levels of Worst-Case Execution Time (WCET) estimations are used. Dual criticality systems use a less pessimistic, but with lower level of assurance, WCET estimation, and a safe, but pessimistic, WCET estimation. Initially, both high and low criticality tasks are executed. When a high criticality task exceeds its less pessimistic WCET, the system switches mode and low criticality tasks are usually dropped, reducing the overall system Quality of Service (QoS). To postpone mode switch, and thus, improve QoS, existing approaches explore the slack, created dynamically, when the actual execution of a task is faster than its WCET. However, existing approaches observe this slack only after the task has finished execution. To enhance dynamic slack exploitation, we propose a fine-grained approach that is able to expose the slack during the progress of a task, and safely uses it to postpone mode switch. The evaluation results show that the proposed approach has lower cost and achieves significant improvements in avoiding mode-switch, compared to existing approaches.
C1 [Kritikakou, Angeliki] Univ Rennes, INRIA, IRISA, Campus Beaulieu, F-35042 Rennes, France.
   [Skalistis, Stefanos] Collins Aerosp, Cork, Ireland.
C3 Universite de Rennes; Inria
RP Kritikakou, A (corresponding author), Univ Rennes, INRIA, IRISA, Campus Beaulieu, F-35042 Rennes, France.
EM angeliki.kritikakou@irisa.fr; stefanos.skalistis@collins.com
OI Kritikakou, Angeliki/0000-0002-9293-469X
CR Anderson J.H., 2009, P WORKSH MIX CRIT RO
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2014, REAL-TIME SYST, V50, P142, DOI 10.1007/s11241-013-9184-2
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Bate L, 2015, EUROMICRO, P259, DOI 10.1109/ECRTS.2015.30
   Bini E, 2006, EUROMICRO, P13, DOI 10.1109/ECRTS.2006.26
   Burns Alan, 2011, Dependable and Historic Computing. Essays Dedicated to Brian Randell on the Occasion of his 75th Birthday, P147, DOI 10.1007/978-3-642-24541-1_12
   Burns A, 2018, ACM COMPUT SURV, V50, DOI 10.1145/3131347
   Burns Alan, 2020, Tech. Rep
   Burns Alan, 2013, P REAL TIM SYST S
   de Niz D, 2014, IEEE REAL TIME, P111, DOI 10.1109/RTAS.2014.6925995
   de Niz D, 2009, REAL TIM SYST SYMP P, P291, DOI 10.1109/RTSS.2009.46
   Deverge Jean-Francois, 2007, 5 INT WORKSH WORST C, P1
   Fleming Tom, 2013, P REAL TIM SYST S
   Hu B, 2016, 2016 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2968478.2968491
   Jiang Z, 2020, REAL TIM SYST SYMP P, P38, DOI 10.1109/RTSS49844.2020.00015
   Kritikakou A, 2014, EUROMICRO, P119, DOI 10.1109/ECRTS.2014.14
   Kritikakou Angeliki, 2014, P 22 INT C REAL TIM
   Li HH, 2012, EUROMICRO, P166, DOI 10.1109/ECRTS.2012.41
   Mollison Malcolm S., 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1864, DOI 10.1109/CIT.2010.320
   Papadopoulos Alessandro Vittorio, 2018, EUR C REAL TIM SYST, V106
   Pathan RM, 2012, EUROMICRO, P309, DOI 10.1109/ECRTS.2012.29
   SAE, 2010, Aerospace Recommended Practices 4754a-Development of Civil Aircraft and Systems
   Santy F, 2012, EUROMICRO, P155, DOI 10.1109/ECRTS.2012.39
   Sinha Soham, 2020, EUR C REAL TIM SYST
   Taeju Park, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P253
   Texas Instruments, 2013, Technical Report SPRS691D
   Thies W, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P365, DOI 10.1145/1854273.1854319
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 31
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 81
DI 10.1145/3597432
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700014
OA Green Published
DA 2024-07-18
ER

PT J
AU Chhabria, VA
   Ahuja, V
   Prabhu, A
   Patil, N
   Jain, P
   Sapatnekar, SS
AF Chhabria, Vidya A.
   Ahuja, Vipul
   Prabhu, Ashwath
   Patil, Nikhil
   Jain, Palkesh
   Sapatnekar, Sachin S.
TI Encoder-Decoder Networks for Analyzing Thermal and Power Delivery
   Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Machine learning (ML) for electronic design automation (EDA); Thermal
   analysis; Power delivery network (PDN) analysis; IR drop;
   electromigration (EM); encoder-decoder networks; U-Nets
ID ELECTROMIGRATION
AB Power delivery network (PDN) analysis and thermal analysis are computationally expensive tasks that are essential for successful integrated circuit (IC) design. Algorithmically, both these analyses have similar computational structure and complexity as they involve the solution to a partial differential equation of the same form. This article converts these analyses into image-to-image and sequence-to-sequence translation tasks, which allows leveraging a class of machine learning models with an encoder-decoder-based generative (EDGe) architecture to address the time-intensive nature of these tasks. For PDN analysis, we propose two networks: (i) IREDGe: a full-chip static and dynamic IR drop predictor and (ii) EMEDGe: electromigration (EM) hotspot classifier based on input power, power grid distribution, and power pad distribution patterns. For thermal analysis, we propose ThermEDGe, a full-chip static and dynamic temperature estimator based on input power distribution patterns for thermal analysis. These networks are transferable across designs synthesized within the same technology and packing solution. The networks predict on-chip IR drop, EM hotspot locations, and temperature in milliseconds with negligibly small errors against commercial tools requiring several hours.
C1 [Chhabria, Vidya A.; Sapatnekar, Sachin S.] Univ Minnesota, 200 Union St SE, Minneapolis, MN 55455 USA.
   [Ahuja, Vipul; Prabhu, Ashwath; Patil, Nikhil; Jain, Palkesh] Qualcomm Technol Inc, Carina West Tower Marathalli Outer Ring Rd Doddan, Bengaluru 560037, Karnataka, India.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Ahuja, V (corresponding author), Qualcomm Technol Inc, Carina West Tower Marathalli Outer Ring Rd Doddan, Bengaluru 560037, Karnataka, India.
EM vdahuja@qti.qualcomm.com; ashwathp@qti.qualcomm.com;
   nikpatil@qti.qualcomm.com; palkesh@qti.qualcomm.com
OI Chhabria, Vidya/0000-0002-3273-0724
FU DARPA OpenROAD project; University of Minnesota Doctoral Dissertation
   Fellowship; Louise Dosdall Fellowship
FX This work was supported in part by the DARPA OpenROAD project, the
   University of Minnesota Doctoral Dissertation Fellowship, and the Louise
   Dosdall Fellowship.
CR Al Shohel M. A., 2021, P ICCAD
   Al Shohel M. A., 2021, P DAC
   Amick BW, 2002, DES AUT CON, P391, DOI 10.1109/DAC.2002.1012656
   Ansys, 2018, IC
   Badrinarayanan V, 2017, IEEE T PATTERN ANAL, V39, P2481, DOI 10.1109/TPAMI.2016.2644615
   BLACK JR, 1969, P IEEE, V57, P1587, DOI 10.1109/PROC.1969.7340
   BLECH IA, 1976, J APPL PHYS, V47, P1203, DOI 10.1063/1.322842
   Chawla NV, 2002, J ARTIF INTELL RES, V16, P321, DOI 10.1613/jair.953
   Chhabria V.A., 2021, PDNSim
   Chhabria VA, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1825, DOI 10.23919/DATE51398.2021.9473914
   Chhabria VA, 2021, ASIA S PACIF DES AUT, P690, DOI 10.1145/3394885.3431583
   Chhabria VA, 2020, ASIA S PACIF DES AUT, P44, DOI 10.1109/ASP-DAC47756.2020.9045303
   Chiprout E, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P485, DOI 10.1109/ICCAD.2004.1382626
   Cui Y, 2019, PROC CVPR IEEE, P9260, DOI 10.1109/CVPR.2019.00949
   Dumoulin V, 2018, Arxiv, DOI [arXiv:1603.07285, DOI 10.48550/ARXIV.1603.07285]
   He HB, 2009, IEEE T KNOWL DATA EN, V21, P1263, DOI 10.1109/TKDE.2008.239
   Ho CT, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942110
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Jin W., 2020, P ICCAD
   Jin WT, 2020, PR IEEE COMP DESIGN, P296, DOI 10.1109/ICCD50377.2020.00057
   Juan DC, 2012, ASIA S PACIF DES AUT, P597, DOI 10.1109/ASPDAC.2012.6165027
   Kingma D. P., 2015, INT C LEARNING REPRE
   KORHONEN MA, 1993, J APPL PHYS, V73, P3790, DOI 10.1063/1.354073
   Kozhaya JN, 2002, IEEE T COMPUT AID D, V21, P1148, DOI 10.1109/TCAD.2002.802271
   Lin S.-Y., 2018, PROC VTS
   Luo WJ, 2016, ADV NEUR IN, V29
   M„ntt„ri J, 2020, Arxiv, DOI arXiv:2002.00367
   Mao X.-J., 2016, ADV NEURIPS
   Nassif SR, 2008, ASIA S PACIF DES AUT, P317
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Sadiqbatcha S., 2021, IEEE T COMPUT
   Sadiqbatcha S, 2019, DES AUT TEST EUROPE, P48, DOI [10.23919/DATE.2019.8714918, 10.23919/date.2019.8714918]
   Shelhamer E, 2017, IEEE T PATTERN ANAL, V39, P640, DOI 10.1109/TPAMI.2016.2572683
   Shi X., 2015, Adv. NeurIPS
   Singh J, 2006, IEEE T COMPUT AID D, V25, P664, DOI 10.1109/TCAD.2006.870071
   Tan Sheldon X.-D., 2019, VLSI Systems Long-Term Reliability-Modeling, Simulation and Optimization, DOI 10.1007/978-3-030-26172-6
   Wen JM, 2020, P IEEE SEMICOND THER, P65, DOI 10.23919/SEMI-THERM50369.2020.9142855
   Xie ZY, 2020, ASIA S PACIF DES AUT, P13, DOI 10.1109/ASP-DAC47756.2020.9045574
   Yazdani F., 2018, Foundations of Heterogeneous Integration: An Industry-Based
   You JY, 2019, IEEE IMAGE PROC, P2349, DOI [10.1109/icip.2019.8803395, 10.1109/ICIP.2019.8803395]
   Zhan Y, 2007, FOUND TRENDS ELECTRO, V2, P255, DOI 10.1561/1000000007
   Zhang KC, 2018, IEEE T PARALL DISTR, V29, P405, DOI 10.1109/TPDS.2017.2732951
   Zhong Y, 2005, IEEE IC CAD, P351
NR 43
TC 0
Z9 0
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 3
DI 10.1145/3526115
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Choudhury, D
   Barik, R
   Rajam, AS
   Kalyanaraman, A
   Pande, PP
AF Choudhury, Dwaipayan
   Barik, Reet
   Rajam, Aravind Sukumaran
   Kalyanaraman, Ananth
   Pande, Partha Pratim
TI Software/Hardware Co-design of 3D NoC-based GPU Architectures for
   Accelerated Graph Computations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Software/Hardware Co-design; vertex reordering; graph analytics; GPU
   manycore; small world NoC
ID SPACE EXPLORATION; PERFORMANCE; OPTIMIZATION; POWER
AB Manycore GPU architectures have become the mainstay for accelerating graph computations. One of the primary bottlenecks to performance of graph computations on manycore architectures is the data movement. Since most of the accesses in graph processing are due to vertex neighborhood lookups, locality in graph data structures plays a key role in dictating the degree of data movement. Vertex reordering is a widely used technique to improve data locality within graph data structures. However, these reordering schemes alone are not sufficient as they need to be complemented with efficient task allocation on manycore GPU architectures to reduce latency due to local cache misses. Consequently, in this article, we introduce a software/hardware co-design framework for accelerating graph computations. Our approach couples an architecture-aware vertex reordering with a priority-based task allocation technique. As the task allocation aims to reduce on-chip latency and associated energy, the choice of Network-on-Chip (NoC) as the communication backbone in the manycore platform is an important parameter. By leveraging emerging three-dimensional (3D) integration technology, we propose design of a small-world NoC (SWNoC)-enabled manycore GPU architecture, where the placement of the links connecting the streaming multiprocessors (SMs) and thememory controllers (MCs) follow a power-law distribution. The proposed 3D SWNoC-enabled software/hardware co-design framework achieves 11.1% to 22.9% performance improvement and 16.4% to 32.6% less energy consumption depending on the dataset and the graph application, when compared to the default order of dataset running on a conventional planar mesh architecture.
C1 [Choudhury, Dwaipayan; Barik, Reet; Rajam, Aravind Sukumaran; Kalyanaraman, Ananth; Pande, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
C3 Washington State University
RP Choudhury, D (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, POB 642752, Pullman, WA 99164 USA.
EM dwaipayan.choudhury@wsu.edu; reet.barik@wsu.edu; aravind_sr@outlook.com;
   ananth@wsu.edu; pande@wsu.edu
OI Kalyanaraman, Anantharaman/0000-0001-6721-233X; Barik,
   Reet/0000-0003-1504-6768
FU US National Science Foundation (NSF) [CCF-1815467]
FX This work was supported by the US National Science Foundation (NSF)
   grant CCF-1815467.
CR Addisie A., 2020, DAC, P1
   Al Maashri A, 2009, PR IEEE COMP DESIGN, P254, DOI 10.1109/ICCD.2009.5413147
   [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], 2009, ACM J EXPT ALGORITHM, DOI DOI 10.1145/1412228.141223
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Balaji V, 2018, I S WORKL CHAR PROC, P203, DOI 10.1109/IISWC.2018.8573478
   Bandyopadhyay S, 2008, IEEE T EVOLUT COMPUT, V12, P269, DOI 10.1109/TEVC.2007.900837
   Barik R, 2020, I S WORKL CHAR PROC, P240, DOI 10.1109/IISWC50251.2020.00031
   Blondel VD, 2008, J STAT MECH-THEORY E, DOI 10.1088/1742-5468/2008/10/P10008
   Che S, 2013, I S WORKL CHAR PROC, P185, DOI 10.1109/IISWC.2013.6704684
   Cuthill E., 1969, P 1969 24 NAT C, P157, DOI [10.1145/800195.805928, DOI 10.1145/800195.805928]
   Dai G, 2009, P 24 ASIA S PACIFIC
   Das S, 2017, IEEE T COMPUT AID D, V36, P719, DOI 10.1109/TCAD.2016.2604288
   Davis TA, 2016, ACTA NUMER, V25, P383, DOI 10.1017/S0962492916000076
   Duraisamy K, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2961027
   Ganguly A, 2011, IEEE T COMPUT, V60, P1485, DOI 10.1109/TC.2010.176
   Garey M. R., 1974, P 6 ANN ACM S THEORY, P47
   GEORGE A, 1989, SIAM REV, V31, P1, DOI 10.1137/1031001
   GEORGE A, 1973, SIAM J NUMER ANAL, V10, P345, DOI 10.1137/0710032
   Ham TJ, 2016, INT SYMP MICROARCH
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Kang U., 2011, Proceedings of the 2011 IEEE 11th International Conference on Data Mining (ICDM 2011), P300, DOI 10.1109/ICDM.2011.26
   Karypis G, 1998, SIAM J SCI COMPUT, V20, P359, DOI 10.1137/S1064827595287997
   Lee D, 2019, INTEGRATION, V65, P282, DOI 10.1016/j.vlsi.2017.12.002
   Lenharth A, 2016, COMMUN ACM, V59, P78, DOI 10.1145/2901919
   Lu H, 2015, PARALLEL COMPUT, V47, P19, DOI 10.1016/j.parco.2015.03.003
   Lu YS, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3450440
   Nai L, 2017, IEEE INT S HIGH PERF
   Ozdal MM, 2016, CONF PROC INT SYMP C, P166, DOI 10.1109/ISCA.2016.24
   Page L., 1999, SIDLWP199901204 STAN
   Pattnaik A, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P31, DOI 10.1145/2967938.2967940
   Petermann T., 2005, ARXIV
   Petit Jordi., 2003, ACM J EXPT ALGORITHM, V8, p2.3, DOI [https://doi.org/10.1145/996546.996554, DOI 10.1145/996546.996554]
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Wang PY, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3444844
   Wang YZH, 2016, ACM SIGPLAN NOTICES, V51, P123, DOI [10.1145/2851141.2851145, 10.1145/3016078.2851145]
   Wei H, 2016, SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P1813, DOI 10.1145/2882903.2915220
   Wettin P, 2014, IEEE T COMPUT AID D, V33, P1732, DOI 10.1109/TCAD.2014.2351577
   Yan MY, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P615, DOI 10.1145/3352460.3358318
   Zhang Y., 2016, Optimizing cache performance for graph analytics
   Zheng L, 2020, INT PARALL DISTRIB P, P696, DOI 10.1109/IPDPS47924.2020.00077
   Zhou JH, 2017, IEEE ACM INT SYMP, P731, DOI 10.1109/CCGRID.2017.114
NR 43
TC 2
Z9 2
U1 2
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 61
DI 10.1145/3514354
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700008
OA Bronze
DA 2024-07-18
ER

PT J
AU Sjövall, P
   Lemmetti, A
   Vanne, J
   Lahti, S
   Hämäläinen, TD
AF Sjovall, Panu
   Lemmetti, Ari
   Vanne, Jarno
   Lahti, Sakari
   Hamalainen, Timo D.
TI High-Level Synthesis Implementation of an Embedded Real-Time HEVC Intra
   Encoder on FPGA for Media Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE High-level synthesis (HLS); High Efficiency Video Coding (HEVC);
   field-programmable gate array (FPGA); video encoding; Kvazaar intra
   encoder
ID ARCHITECTURE; ALGORITHM; DESIGN
AB High Efficiency Video Coding (HEVC) is the key enabling technology for numerous modern media applications. Overcoming its computational complexity and customizing its rich features for real-time HEVC encoder implementations, calls for automated design methodologies. This article introduces the first complete High-Level Synthesis (HLS) implementation for HEVC intra encoder on FPGA. The C source code of our open-source Kvazaar HEVC encoder is used as a design entry point for HLS that is applied throughout the whole encoder design process, from data-intensive coding tools like intra prediction and discrete transforms to more control-oriented tools such as context-adaptive binary arithmetic coding (CABAC). Our prototype is run on Nokia AirFrame Cloud Server equipped with 2.4 GHz dual 14-core Intel Xeon processors and two Intel Arria 10 PCIe FPGA accelerator cards with 40 Gigabit Ethernet. This proof-of-concept system is designed for hardware-accelerated HEVC encoding and it achieves real-time 4K coding speed up to 120 fps. The coding performance can be easily scaled up by adding practically any number of network-connected FPGA cards to the system. These results indicate that our HLS proposal not only boosts development time, but also provides previously unseen design scalability with competitive performance over the existing FPGA and ASIC encoder implementations.
C1 [Sjovall, Panu; Lemmetti, Ari; Vanne, Jarno] Tampere Univ, Comp Sci, Ultra Video Grp, Korkeakoulunkatu 7, Tampere 33720, Finland.
   [Lahti, Sakari; Hamalainen, Timo D.] Tampere Univ, SoC Design Grp, Korkeakoulunkatu 7, Tampere 33720, Finland.
C3 Tampere University; Tampere University
RP Sjövall, P (corresponding author), Tampere Univ, Comp Sci, Ultra Video Grp, Korkeakoulunkatu 7, Tampere 33720, Finland.
EM panu.sjovall@tuni.fi; ari.lemmetti@tuni.fi; jarno.vanne@tuni.fi;
   sakari.lahti@tuni.fi; timo.hamalainen@tuni.fi
RI Hämäläinen, Timo D/G-4317-2014
OI Lemmetti, Ari/0000-0002-2798-4893; Sjovall, Panu/0000-0002-7158-1426;
   Vanne, Jarno/0000-0002-7944-1938; Lahti, Sakari/0000-0002-9915-4784
FU European Union [876019]; Nokia Foundation; Finnish Foundation for
   Technology Promotion
FX This work is part of the ADACORSA project that has received funding
   within the ECSEL JU in collaboration with the European Union's H2020
   Framework Programme (H2020/2014-2020) and National Authorities, under
   grant agreement 876019. Other supporters include Nokia Foundation and
   the Finnish Foundation for Technology Promotion.
CR AJA, CORV HEVC
   [Anonymous], 2018, Cisco visual networking index: forcast and trends, 2017-2022
   [Anonymous], 2009, H264 ITUT ISOIEC
   [Anonymous], 2019, H265 ITUT ISOIEC
   Atapattu S, 2016, IEEE INT CONF ASAP, P191, DOI 10.1109/ASAP.2016.7760792
   Atitallah A. B., 2020, PROC INT C ADV TECHN
   Bjontegaard G., 2001, CALCULATION AVERAGE
   Budagavi M, 2013, IEEE J-STSP, V7, P1029, DOI 10.1109/JSTSP.2013.2270429
   Chen W., 2020, PROC INT C HIGH PERF
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Cui Z., 2019, PROC INT C REAL TIME
   Ding DD, 2019, CHINESE J ELECTRON, V28, P1008, DOI 10.1049/cje.2019.06.020
   Foster H., 2018, 2018 WILSON RES GROU
   Ghani FA, 2016, 2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS)
   Huang XF, 2016, J REAL-TIME IMAGE PR, V12, P285, DOI 10.1007/s11554-015-0549-8
   Joint Collaborative Team, JOINT COLLABORATIVE
   Kalali E, 2015, CONF DESIGN ARCHIT, P130
   Kalali E, 2016, IEEE ICCE
   Kammoun M, 2019, J ELECTRON IMAGING, V28, DOI 10.1117/1.JEI.28.3.033010
   Kim IK, 2012, IEEE T CIRC SYST VID, V22, P1697, DOI 10.1109/TCSVT.2012.2223011
   Lahti S., 2016, PROC ANN C IEEE IND
   Lahti S, 2019, IEEE T COMPUT AID D, V38, P898, DOI 10.1109/TCAD.2018.2834439
   Lainema J, 2012, IEEE T CIRC SYST VID, V22, P1792, DOI 10.1109/TCSVT.2012.2221525
   Lemmetti A, 2020, MMSYS'20: PROCEEDINGS OF THE 2020 MULTIMEDIA SYSTEMS CONFERENCE, P237, DOI 10.1145/3339825.3394927
   Lemmetti A, 2016, IEEE IMAGE PROC, P549, DOI 10.1109/ICIP.2016.7532417
   Martin G, 2009, IEEE DES TEST COMPUT, V26, P18, DOI 10.1109/MDT.2009.83
   mentor, CATAPULT HLS VERIFIC
   Mercat A, 2020, MMSYS'20: PROCEEDINGS OF THE 2020 MULTIMEDIA SYSTEMS CONFERENCE, P297, DOI 10.1145/3339825.3394937
   Miyazawa K, 2013, PICT COD SYMP, P225, DOI 10.1109/PCS.2013.6737724
   Mohamed B, 2017, 2017 13TH INTERNATIONAL COMPUTER ENGINEERING CONFERENCE (ICENCO), P361, DOI 10.1109/ICENCO.2017.8289815
   MulticoreWare, X265 HEVC END H 265
   NVIDIA, VID COD SDK
   ORIVISION, HDMI VID ENC
   Pastuszak G, 2016, IEEE T CIRC SYST VID, V26, P210, DOI 10.1109/TCSVT.2015.2428571
   Pelcat M, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P140, DOI 10.1109/SAMOS.2016.7818341
   Ren H., 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT)
   Sjovall P., 2019, 2019 IEEE NORD CIRC
   Sjövall P, 2017, 2017 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS)
   Sjövall P, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351873
   Sjövall P, 2017, INT CONF ACOUST SPEE, P1547, DOI 10.1109/ICASSP.2017.7952416
   Sjövall P, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P49, DOI 10.1109/DSD.2015.67
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Sze V., 2014, High Efficiency Video Coding (HEVC), P209
   Tsai S.-F., 2014, HIGH EFFICIENCY VIDE, P209
   Ultra Video Group, KVAZ HEVC ENC
   Viitamäki V, 2017, IEEE INT SYMP CIRC S, P385
   VITEC, MGW AC ENC
   Xilinx, VID PROC SUBS
   Xu K., 2018, P ISLPED
   Zhang YZ, 2019, IEEE T CIRC SYST VID, V29, P3415, DOI 10.1109/TCSVT.2018.2878399
   Zhang YZ, 2019, IEEE T CIRC SYST VID, V29, P2138, DOI 10.1109/TCSVT.2019.2913504
   Zhu J, 2014, ASIA S PACIF DES AUT, P367, DOI 10.1109/ASPDAC.2014.6742917
NR 53
TC 5
Z9 6
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 35
DI 10.1145/3491215
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900007
OA Bronze
DA 2024-07-18
ER

PT J
AU Huang, GY
   Hu, JB
   He, YF
   Liu, JL
   Ma, MY
   Shen, ZY
   Wu, JJ
   Xu, YF
   Zhang, HR
   Zhong, K
   Ning, XF
   Ma, YZ
   Yang, HY
   Yu, B
   Yang, HZ
   Wang, Y
AF Huang, Guyue
   Hu, Jingbo
   He, Yifan
   Liu, Jialong
   Ma, Mingyuan
   Shen, Zhaoyang
   Wu, Juejian
   Xu, Yuanfan
   Zhang, Hengrui
   Zhong, Kai
   Ning, Xuefei
   Ma, Yuzhe
   Yang, Haoyu
   Yu, Bei
   Yang, Huazhong
   Wang, Yu
TI Machine Learning for Electronic Design Automation: A Survey
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electronic design automation; machine learning; neural networks
ID DIRECTED TEST-GENERATION; NEURAL-NETWORKS; VERIFICATION; ANALOG; RF;
   OPTIMIZATION; PREDICTION; QUALITY
AB With the down-scaling of CMOS technology. the design complexity of very large-scale integrated is increasing. Although the application of machine learning (ML) techniques in electronic design automation (EDA) can trace its history back to the 1990s, the recent breakthrough of ML and the increasing complexity of EDA tasks have aroused more interest in incorporating ML to solve EDA tasks. In this article, we present a comprehensive review of existing ML for EDA studies, organized following the EDA hierarchy.
C1 [Huang, Guyue; Hu, Jingbo; He, Yifan; Liu, Jialong; Ma, Mingyuan; Shen, Zhaoyang; Wu, Juejian; Xu, Yuanfan; Zhang, Hengrui; Zhong, Kai; Ning, Xuefei; Yang, Huazhong; Wang, Yu] Tsinghua Univ, Beijing, Peoples R China.
   [Ma, Yuzhe; Yang, Haoyu; Yu, Bei] Chinese Univ Hong Kong, Hong Kong, Peoples R China.
C3 Tsinghua University; Chinese University of Hong Kong
RP Huang, GY (corresponding author), Tsinghua Univ, Beijing, Peoples R China.
EM hguyue1@outlook.com; hjb19@mails.tsinghua.edu.cn;
   liujl19@mails.tsinghua.edu.cn; mamy16@mails.tsinghua.edu.cn;
   shen-cy20@mails.tsinghua.edu.cn; wujj19@mails.tsinghua.edu.cn;
   xuyf20@mails.tsinghua.edu.cn; hengrui-18@mails.tsinghua.edu.cn;
   zhongk19@mails.tsinghua.edu.cn; nxf16@mails.tsinghua.edu.cn;
   yzma@cse.cuhk.edu.hk; hyyang@cse.cuhk.edu.hk; byu@cse.cuhk.edu.hk;
   yanghz@tsinghua.edu.cn; yu-wang@tsinghua.edu.cn
RI wang, meng/GWZ-9558-2022; Yu, Bei/ABB-3824-2020; Wang,
   Fei/KEH-6292-2024; Liu, Jialong/G-4221-2015
OI Yu, Bei/0000-0001-6406-4810; 
FU National Natural Science Foundation of China [U19B2019, 61832007,
   61621091]; Research Grants Council of Hong Kong SAR [CUHK14209420]
FX This work was partly supported by National Natural Science Foundation of
   China (Grants No. U19B2019, No. 61832007, and No. 61621091), and the
   Research Grants Council of Hong Kong SAR (Grant No. CUHK14209420).
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Agnesina A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415690
   Akbay SS, 2005, IEEE VLSI TEST SYMP, P243
   Alawieh MB, 2020, ASIA S PACIF DES AUT, P26, DOI 10.1109/ASP-DAC47756.2020.9045178
   Altera, 2017, INT HLS COMP
   Amizadeh S., 2018, P INT C LEARN REPR I
   [Anonymous], 2015, Advances in neural information processing systems
   Barboza EC, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317857
   Bartlett P.L., 2012, ADV NEURAL INFORM PR, P2780
   Bello I., 2017, P 5 INT C LEARN REPR, P1
   Berkcan E., 1990, P IEEE INT S CIRC SY
   Bian S, 2017, DES AUT CON, DOI 10.1145/3061639.3062280
   Boser B. E., 1992, Proceedings of the Fifth Annual ACM Workshop on Computational Learning Theory, P144, DOI 10.1145/130385.130401
   Boyan JA, 2001, J MACH LEARN RES, V1, P77, DOI 10.1162/15324430152733124
   Brayton R, 2010, LECT NOTES COMPUT SC, V6174, P24, DOI 10.1007/978-3-642-14295-6_5
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Cao Y, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P160, DOI 10.1145/3287624.3287689
   Chan WTJ, 2016, PR IEEE COMP DESIGN, P41, DOI 10.1109/ICCD.2016.7753259
   Chan WTJ, 2016, ASIA S PACIF DES AUT, P178, DOI 10.1109/ASPDAC.2016.7428008
   Chang H, 2007, P IEEE, V95, P622, DOI 10.1109/JPROC.2006.889384
   CHAVEZ J, 1994, 1994 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, pA367
   Chen GJ, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415705
   Chen JS, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415662
   Chen R, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317824
   Chen RS, 2019, PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON INFORMATION SYSTEM AND DATA MINING (ICISDM 2019), P1, DOI [10.1145/3325917.3325918, 10.1007/s12602-019-09571-4]
   Chen W, 2012, ICCAD-IEEE ACM INT, P101
   Chen Y, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P420, DOI [10.1145/3287624.3287685, 10.1109/TCAD.2019.2912948]
   Cheng CK, 2019, IEEE T COMPUT AID D, V38, P1717, DOI 10.1109/TCAD.2018.2859220
   Cheng Wei-Kai, 2018, ILLNESS METAPHOR AID, P1
   Chhabria VA, 2020, ASIA S PACIF DES AUT, P44, DOI 10.1109/ASP-DAC47756.2020.9045303
   Cong Jason, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P681, DOI 10.1145/1687399.1687525
   Dai S, 2018, ANN IEEE SYM FIELD P, P129, DOI 10.1109/FCCM.2018.00029
   Das S, 2015, ICCAD-IEEE ACM INT, P705, DOI 10.1109/ICCAD.2015.7372639
   Ding D, 2011, DES AUT CON, P795
   Eder Kerstin, 2006, LECT NOTES COMPUTER, V4455, P154
   Ellouz S, 2006, INT TEST CONF P, P123
   Evans Richard, 2018, P INT C LEARN REPR I
   Farahmand F, 2017, PROC INT CONF RECON
   Ferianc Martin, 2020, Applied Reconfigurable Computing Architectures, Tools, and Applications. 16th International Symposium, ARC 2020. Proceedings. Lecture Notes in Computer Science (LNCS 120830), P3, DOI 10.1007/978-3-030-44534-8_1
   Fine S, 2003, DES AUT CON, P286
   Fix E., 1951, Discriminatory Analysis. Nonparametric Discrimination: Consistency Properties (PDF) (Report), DOI DOI 10.2307/1403797
   Fränzle M, 2008, LECT NOTES COMPUT SC, V4981, P172
   Fukunaga AS, 2008, EVOL COMPUT, V16, P31, DOI 10.1162/evco.2008.16.1.31
   Geng H, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P406, DOI 10.1145/3287624.3287684
   Gielen GGE, 2000, P IEEE, V88, P1825, DOI 10.1109/5.899053
   Grozea C, 2014, FUND INFORM, V131, P441, DOI 10.3233/FI-2014-1024
   Guestrin C., 2016, KDD16 P 22 ACM, P785, DOI DOI 10.1145/2939672.2939785
   Guzey O, 2008, DES AUT CON, P262
   Haaswijk W, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351885
   Habibi A, 2006, DES AUT TEST EUROPE, P104
   Haim S, 2009, LECT NOTES COMPUT SC, V5584, P312, DOI 10.1007/978-3-642-02777-2_30
   Hakhamaneshi K, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942062
   Han Seung-Soo, 2014, IEEEACM P DESIGN AUT, P1, DOI 10.7873/DATE.2014.
   He ZL, 2020, PR IEEE COMP DESIGN, P324, DOI 10.1109/ICCD50377.2020.00061
   Ho CT, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942110
   HORNIK K, 1989, NEURAL NETWORKS, V2, P359, DOI 10.1016/0893-6080(89)90020-8
   Hosny A, 2020, ASIA S PACIF DES AUT, P581, DOI 10.1109/ASP-DAC47756.2020.9045559
   Hsieh KK, 2014, ICCAD-IEEE ACM INT, P670, DOI 10.1109/ICCAD.2014.7001424
   Hu HB, 2018, DES AUT CON, DOI 10.1145/3195970.3196059
   Huang Tsung-Wei, 2020, IEEEACM INT C COMPUT, P1
   Hyun D, 2019, DES AUT TEST EUROPE, P324, DOI [10.23919/date.2019.8715016, 10.23919/DATE.2019.8715016]
   Illetskova Marketa, 2017, 2017 IEEE Symposium Series on Computational Intelligence (SSCI), P1, DOI 10.1109/SSCI.2017.8280953
   Ioannides C, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071363
   Jeong K, 2010, IEEE EMBED SYST LETT, V2, P62, DOI 10.1109/LES.2010.2051413
   Jiang Yiyang, 2020, IEEE T COMPUT AIDED, V2020
   Kahng AB, 2018, ASIA S PACIF DES AUT, P405, DOI 10.1109/ASPDAC.2018.8297357
   Kahng AB, 2013, 2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP)
   Katz Y, 2011, DES AUT CON, P848
   Khalil Elias, 2017, ADV NEURAL INFORM PR
   KhudaBukhsh AR, 2009, 21ST INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI-09), PROCEEDINGS, P517
   Kim D, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P1050, DOI 10.1145/3352460.3358322
   Kim MC, 2010, ICCAD-IEEE ACM INT, P649, DOI 10.1109/ICCAD.2010.5654229
   Kim RG, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243483
   Ku BW, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P90, DOI 10.1145/3177540.3178244
   Kunal K., P IEEE ACM INT C COM, P1
   Kunal K, 2020, DES AUT TEST EUROPE, P55, DOI 10.23919/DATE48585.2020.9116329
   Kwon J, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3323919
   Lagoudakis Michail G., 2001, Electronic Notes in Discrete Mathematics, V9, P344
   Lederman Gil., 2018, Learning heuristics for automated reasoning through reinforcement learning
   Lee D, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3177865
   Li BW, 2016, IEEE C ELECTR PERFOR, P147, DOI 10.1109/EPEPS.2016.7835438
   Li H, 2016, DES AUT TEST EUROPE, P1509
   Li YG, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415624
   Li YG, 2020, IEEE COMP SOC ANN, P24, DOI 10.1109/ISVLSI49217.2020.00015
   Liang J, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P5319
   Liang JH, 2016, AAAI CONF ARTIF INTE, P3434
   Liang JH, 2016, LECT NOTES COMPUT SC, V9710, P123, DOI 10.1007/978-3-319-40970-2_9
   Liang RJ, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P135, DOI 10.1145/3372780.3375560
   Liang RJ, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415712
   Lillicrap, 2015, ARXIV150902971, P1
   Lin YB, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317803
   Liu D, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577370
   Liu HY, 2013, DES AUT CON
   Liu MJ, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218621
   Liu MJ, 2020, DES AUT TEST EUROPE, P496, DOI [10.23919/date48585.2020.9116330, 10.23919/DATE48585.2020.9116330]
   Liu Mingjie, P IEEEACM AS S PAC D, DOI [10.1109/asp-dac47756.2020.9045109, DOI 10.1109/ASP-DAC47756.2020.9045109]
   Liu Siting, 2021, P IEEE ACM DES AUT T
   Liu ZY, 2019, INT TEST CONF P, DOI 10.1109/itc44170.2019.9000131
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Lu YC, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942063
   Lu Yi-Chen, 2020, ACM/IEEE Design Automation Conference (DAC), P1, DOI DOI 10.1109/DAC18072.2020.9218582
   Luo Mulong, 2015, P ACM WORKSH SYST LE, P1, DOI [10.1109/SLIP.2015.7171706, DOI 10.1109/SLIP.2015.7171706]
   Ma YZ, 2019, IEEE T COMPUT AID D, V38, P2298, DOI 10.1109/TCAD.2018.2878129
   Ma YZ, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317838
   Ma Yuzhe, 2020, P IEEEACM INT C COMP, P1
   Maarouf D, 2018, I C FIELD PROG LOGIC, P427, DOI 10.1109/FPL.2018.00079
   Mahapatra Anushree, 2014, Proceedings of the 2014 Electronic System Level Synthesis Conference, P1, DOI [10.1109/ESLsyn.2014.6850383, DOI 10.1109/ESLSYN.2014.6850383]
   Makrani HM, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P727, DOI 10.1145/3287624.3288756
   Makrani HM, 2019, I C FIELD PROG LOGIC, P397, DOI 10.1109/FPL.2019.00069
   Mammo B, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967010
   Matsuba Teruki, 2018, 2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), P131, DOI 10.1109/ISPACS.2018.8923544
   Meng PF, 2016, DES AUT TEST EUROPE, P918
   Mirhoseini A., 2020, CHIP PLACEMENT DEEP
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Neto Walter Lau, 2019, IEEE/ACM Int. Conf. Comput. Des. Dig. Tech. Pap. ICCAD, P1, DOI DOI 10.1109/ICCAD45719.2019.8942145
   ONeal Kenneth, 2018, IEEEACM INT C COMPUT, P104
   Palm R.B., 2017, RECURRENT RELATIONAL
   Pan Po-Cheng, 2019, ACMIEEE DESIGN AUTOM, P232, DOI 10.1145/3316781.3322467
   Pan ZJ, 2018, DES AUT TEST EUROPE, P797, DOI 10.23919/DATE.2018.8342115
   Panth S, 2017, IEEE T COMPUT AID D, V36, P1716, DOI 10.1109/TCAD.2017.2648839
   Park SJ, 2017, IEEE T VLSI SYST, V25, P1856, DOI 10.1109/TVLSI.2017.2656843
   Paszke A, 2019, ADV NEUR IN, V32
   Pui CW, 2017, ICCAD-IEEE ACM INT, P929, DOI 10.1109/ICCAD.2017.8203880
   Qi ZD, 2014, PR IEEE COMP DESIGN, P97, DOI 10.1109/ICCD.2014.6974668
   Que YH, 2016, ANN IEEE SYM FIELD P, P80, DOI 10.1109/FCCM.2016.28
   Razavi B., 2001, Design of Analog CMOS Integrated Circuits, V1st
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Ren HX, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218515
   Ren Haoxing, 2020, P IEEEACM INT C COMP, P1
   Rosa Joao P. S., 2020, Using ANNs to Size Analog Integrated Circuits, P45, DOI 10.1007/978-3-030-35743-6_4
   Rotman M, 2020, INT CONF ACOUST SPEE, P4157, DOI [10.1109/icassp40776.2020.9054042, 10.1109/ICASSP40776.2020.9054042]
   Samal Sandeep Kumar, 2016, Journal of Information and Communication Convergence Engineering, V14, P258
   Selsam D., 2019, P INT C LEARN REPR I, P1
   Selsam Daniel, 2019, NEUROCORE GUIDING HI
   Settaluri K, 2020, DES AUT TEST EUROPE, P490, DOI 10.23919/DATE48585.2020.9116200
   Shen HH, 2008, ASIAN TEST SYMPOSIUM, P321, DOI 10.1109/ATS.2008.42
   Shook B, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218495
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Singh R., 2009, Technical Report MIT-CSAIL-TR-2009-039
   Stratigopoulos HG, 2010, IEEE T VLSI SYST, V18, P998, DOI 10.1109/TVLSI.2009.2017196
   Stratigopoulos HGD, 2007, IEEE VLSI TEST SYMP, P9, DOI 10.1109/VTS.2007.41
   Stratigopoulos HG, 2008, IEEE T COMPUT AID D, V27, P339, DOI 10.1109/TCAD.2007.907232
   Torralba A, 1996, IEEE T COMPUT AID D, V15, P705, DOI 10.1109/43.503939
   Ustun E, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415657
   Wagner I, 2007, IEEE T COMPUT AID D, V26, P1126, DOI 10.1109/TCAD.2006.884494
   Wang FC, 2018, PR GR LAK SYMP VLSI, P207, DOI 10.1145/3194554.3194561
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wang Hanrui, 2018, LEARNING DESIGN CIRC
   Wang Z, 2020, DES AUT CON
   Ward S, 2012, DES AUT CON, P756
   Ward SI, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P79
   Wu PH, 2015, 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), P9
   Xie ZY, 2020, ASIA S PACIF DES AUT, P19, DOI 10.1109/ASP-DAC47756.2020.9045201
   Xie ZY, 2020, ASIA S PACIF DES AUT, P13, DOI 10.1109/ASP-DAC47756.2020.9045574
   Xie ZY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240843
   Xilinx, 2017, XILINX VIVADO HLS
   Xu BY, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317930
   Xu Lin, 2011, SATZILLA PORTFOLIO B
   Xu XQ, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P161, DOI 10.1145/2872334.2872357
   Yang HY, 2017, DES AUT CON, DOI 10.1145/3061639.3062270
   Yang HY, 2020, ASIA S PACIF DES AUT, P434, DOI 10.1109/ASP-DAC47756.2020.9045241
   Yang HY, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P299, DOI 10.1145/3287624.3288747
   Yang HY, 2018, DES AUT CON, DOI 10.1145/3195970.3196056
   Yang HY, 2017, J MICRO-NANOLITH MEM, V16, DOI 10.1117/1.JMM.16.3.033504
   Ye W, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317852
   Yolcu E, 2019, ADV NEUR IN, V32
   Yu CX, 2018, DES AUT CON, DOI 10.1145/3195970.3196026
   Zhang G, 2019, PR MACH LEARN RES, V97
   Zhang Y., 2020, DES AUT CON
   Zhao C, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415762
   Zhao JR, 2019, DES AUT TEST EUROPE, P1130, DOI [10.23919/date.2019.8714724, 10.23919/DATE.2019.8714724]
   Zhou Han, 2020, P IEEEACM INT C COMP, P1
   Zhou Y, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P269, DOI 10.1145/3174243.3174255
   Zhou YZ, 2019, 17TH ACM SIGGRAPH INTERNATIONAL CONFERENCE ON VIRTUAL-REALITY CONTINUUM AND ITS APPLICATIONS IN INDUSTRY (VRCAI 2019), DOI 10.1145/3359997.3365738
   Zhou ZW, 2018, LECT NOTES COMPUT SC, V11045, P3, DOI 10.1007/978-3-030-00889-5_1
   Zhu K., 2019, ICCAD-IEEE ACM INT, P1, DOI DOI 10.1109/iccad45719.2019.8942164
   Zhuo C, 2017, 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P227, DOI 10.1109/SOCC.2017.8226046
   Ziegler MM, 2016, I SYMPOS LOW POWER E, P180, DOI 10.1145/2934583.2934620
   Zuluaga M., 2013, INT C MACH LEARN, V28, P462
NR 180
TC 89
Z9 100
U1 39
U2 97
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 40
DI 10.1145/3451179
PG 46
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ince, M
   Yilmaz, E
   Fu, W
   Park, J
   Nagaraj, K
   Winemberg, L
   Ozev, S
AF Ince, Mehmet
   Yilmaz, Ender
   Fu, Wei
   Park, Joonsung
   Nagaraj, Krishnaswamy
   Winemberg, Leroy
   Ozev, Sule
TI Fault-based Built-in Self-test and Evaluation of Phase Locked Loops
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Mixed signal circuit testing; phase locked loops; built-in self test;
   pseudo random binary sequence
ID JITTER; BIST; DESIGN; PLL
AB With the increasing pressure to obtain near-zero defect rates for the automotive industry, there is a need to explore built-in self-test and other non-traditional test techniques for embedded mixed-signal components, such as PLLs, DC-DC converters, and data converters. This article presents a very low-cost built-in selftest technique for PLLs specifically designed for fault detection. The methodology relies on exciting the PLL loop in one location via a pseudo-random signal with noise characteristics and observing the response from another location in the loop via all digital circuitry, thereby inducing low area and performance overhead. The BIST circuit along with a PLL under test is designed in 65 nm technology. Fault simulations performed at the transistor and system-level show that the majority of non-catastrophic faults that result in parametric failures can be detected with the proposed approach.
C1 [Ince, Mehmet; Ozev, Sule] Arizona State Univ, Tempe, AZ 85281 USA.
   [Yilmaz, Ender] Western Digital Corp, San Jose, CA USA.
   [Fu, Wei; Park, Joonsung; Nagaraj, Krishnaswamy] Texas Instruments Inc, Dallas, TX USA.
   [Winemberg, Leroy] Intel Corp, Hillsboro, OR USA.
C3 Arizona State University; Arizona State University-Tempe; Western
   Digital Corporation; Texas Instruments; Intel Corporation
RP Ince, M (corresponding author), Arizona State Univ, Tempe, AZ 85281 USA.
EM mehmet.ince@asu.edu; ender.yilmaz@wdc.com; wfu@ti.com;
   joonsung.park@ti.com; nagaraj@ti.com; leroy.winemberg@intel.com;
   sule.ozev@asu.edu
CR Acar E, 2008, IEEE T COMPUT AID D, V27, P920, DOI 10.1109/TCAD.2008.917578
   Azaïs F, 2003, IEEE DES TEST COMPUT, V20, P60, DOI 10.1109/MDT.2003.1173054
   Barkley A, 2009, IEEE T POWER ELECTR, V24, P2021, DOI 10.1109/TPEL.2009.2020588
   Beohar N, 2015, IEEE VLSI TEST SYMP, DOI 10.1109/VTS.2015.7116250
   Chao AS, 2009, ASIAN TEST SYMPOSIUM, P379, DOI 10.1109/ATS.2009.23
   Dalmia M, 1997, SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, P366, DOI 10.1109/ATS.1997.643984
   Hsu CL, 2005, IEEE T INSTRUM MEAS, V54, P996, DOI 10.1109/TIM.2005.847343
   Hsu JC, 2008, IEEE T INSTRUM MEAS, V57, P276, DOI 10.1109/TIM.2007.910109
   Jiang B, 2014, ANALOG INTEGR CIRC S, V80, P113, DOI 10.1007/s10470-014-0312-2
   Kim S., 2000, Proceedings 18th IEEE VLSI Test Symposium, P231, DOI 10.1109/VTEST.2000.843850
   Kim SW, 2001, IEEE T CIRCUITS-II, V48, P141, DOI 10.1109/82.917782
   King R., 2010, P 2010 IEEE POW EN S, P1
   Liu F, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1344418.1344429
   Maltabas Samed, 2013, VLSI TEST S VTS 2013, P1
   Miller Ira, 1998, ANALOG BEHAV MODELIN
   Razavi B., 1996, Design of Monolithic PhaseLocked Loops and Clock Recovery CircuitsA Tutorial
   Sehgal A, 2006, IEEE T VLSI SYST, V14, P292, DOI 10.1109/TVLSI.2006.871758
   Sunter S, 2004, IEEE DES TEST COMPUT, V21, P314, DOI 10.1109/MDT.2004.38
   Sunter S., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P532, DOI 10.1109/TEST.1999.805777
   Sunter S, 2007, PROC EUR TEST SYMP, P185
   Thapa RK, 2017, SCI REP-UK, V7, P1, DOI 10.1038/srep43299
   Veillette BR, 1998, IEEE J SOLID-ST CIRC, V33, P483, DOI 10.1109/4.661214
   Xia LH, 2016, IET CIRC DEVICE SYST, V10, P317, DOI 10.1049/iet-cds.2015.0224
   Xia LH, 2013, 2013 IEEE 8TH INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING (WISP), P97, DOI 10.1109/WISP.2013.6657490
   Yilmaz E, 2013, DES AUT TEST EUROPE, P565
   Yilmaz E, 2011, IEEE VLSI TEST SYMP, P178, DOI 10.1109/VTS.2011.5783780
NR 26
TC 1
Z9 1
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 20
DI 10.1145/3427911
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500004
DA 2024-07-18
ER

PT J
AU Siddhu, L
   Kedia, R
   Panda, PR
AF Siddhu, Lokesh
   Kedia, Rajesh
   Panda, Preeti Ranjan
TI Leakage-Aware Dynamic Thermal Management of 3D Memories
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D memories; dynamic thermal management; leakage power; energy
   efficiency
ID TEMPERATURE-AWARE; ENERGY EFFICIENCY; POWER; PERFORMANCE; SYSTEM
AB 3D memory systems offer several advantages in terms of area, bandwidth, and energy efficiency. However, thermal issues arising out of higher power densities have limited their widespread use. While prior works have looked at reducing dynamic power through reduced memory accesses, in these memories, both leakage and dynamic power consumption are comparable. Furthermore, as the temperature rises, the leakage power increases, creating a thermal-leakage loop. We study the impact of leakage power on 3D memory temperature and propose turning OFF specific memory channels to meet thermal constraints. Data is migrated to a 2D memory before closing a 3D channel. We introduce an analytical model to assess the 2D memory delay and use the model to guide data migration decisions. The above strategy is referred to as FastCool and provides an improvement of 22%, 19%, and 32% on average (up to 57%, 72%, and 82%) in performance, memory energy, and energy-delay product (EDP), respectively, on different workloads consisting of SPEC CPU2006 benchmarks.
   We further propose a thermal management strategy named Energy-Efficient FastCool (EEFC), which improves upon FastCool by selecting the channels to be closed by considering temperature, leakage, access rate, and position of various 3D memory channels at runtime. Our experiments demonstrate that EEFC leads to an additional improvement of up to 30%, 30%, and 51% in performance, memory energy, and EDP compared to FastCool. Finally, we analyze the effects of process variations on the efficiency of the proposed FC and EEFC strategies. Variation in the manufacturing process causes changes in the leakage power and temperature profile. Since EEFC considers both while selecting channels for closure, it is more resilient to process variations and achieves a lower application execution time and memory energy compared to FastCool.
C1 [Siddhu, Lokesh; Kedia, Rajesh; Panda, Preeti Ranjan] Indian Inst Technol Delhi, Dept Comp Sci & Engn, Delhi 110016, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi
RP Siddhu, L (corresponding author), Indian Inst Technol Delhi, Dept Comp Sci & Engn, Delhi 110016, India.
EM siddhulokesh@cse.iitd.ac.in; kedia@cse.iitd.ac.in; panda@cse.iitd.ac.in
RI Kedia, Rajesh/V-5467-2019
FU Visvesvaraya PhD Scheme, MeitY, Government of India [MEITY-PHD2672,
   MEITY-PHD-2671]
FX Lokesh Siddhu and Rajesh Kedia were supported by Visvesvaraya PhD
   Scheme, MeitY, Government of India MEITY-PHD2672 and MEITY-PHD-2671,
   respectively.
CR ANSYS, 2013, ANSYS IC US GUID
   Bar-Cohen Avram, 2014, ENCY THERMAL PACKAGI
   Bo Zhao, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P222
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Calimera A, 2008, J LOW POWER ELECTRON, V4, P374, DOI 10.1166/jolpe.2008.190
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chandrasekar K, 2014, DES AUT TEST EUROPE
   Chandrasekar K, 2013, DES AUT TEST EUROPE, P236
   Chen K, 2012, DES AUT TEST EUROPE, P33
   Coskun A. K., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P165, DOI 10.1145/1393921.1393966
   Coudrain P., 2016, IEEE DES TEST COMPUT, V1, P1
   Cuesta D, 2015, APPL SOFT COMPUT, V34, P164, DOI 10.1016/j.asoc.2015.04.052
   Dev Kapil, 2013, 2013 50 ACM EDAC IEE, P1
   Elangovan B, 2011, 2011 THIRD INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING (ICOAC), P100, DOI 10.1109/ICoAC.2011.6165156
   Ghose S, 2018, P ACM MEAS ANAL COMP, V2, DOI 10.1145/3224419
   Hameed O, 2011, FROZEN SECT LIBR, P1, DOI 10.1007/978-1-4419-8376-3
   Huang H, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393, DOI 10.1109/LPE.2005.195553
   Hybrid Memory Cube Consortium, 2015, HMC SPEC 2 1
   Jacob Bruce., 2009, SYNTHESIS LECT COMPU, V4, P1
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Juan DC, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2633606
   Kumar SS, 2017, IEEE T VLSI SYST, V25, P1549, DOI 10.1109/TVLSI.2016.2642587
   Lasbouygues B, 2007, IEEE T COMPUT AID D, V26, P801, DOI 10.1109/TCAD.2006.884860
   Liao CH, 2015, DES AUT TEST EUROPE, P351
   Liao W., 2004, 04250 UCLA ENG
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Limaye A, 2018, INT SYM PERFORM ANAL, P149, DOI 10.1109/ISPASS.2018.00028
   Liu SB, 2010, INT SYM QUAL ELECT, P390, DOI 10.1109/ISQED.2010.5450547
   Lo WH, 2016, DES AUT TEST EUROPE, P1084
   Loi GL, 2006, DES AUT CON, P991, DOI 10.1109/DAC.2006.229426
   Lu YC, 2016, IEEE T COMPUT, V65, P187, DOI 10.1109/TC.2015.2409847
   Meng J, 2012, DES AUT TEST EUROPE, P611
   Meng J, 2012, DES AUT CON, P648
   Muralidhara SP, 2011, INT SYMP MICROARCH, P374
   Pagani S, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656103
   Pavlidis V.F., 2009, Three-dimensional Integrated Circuit Design
   Peng IB, 2017, IEEE SYM PARA DISTR, P683, DOI 10.1109/IPDPSW.2017.115
   Qiu Q., 2013, EVOLUTIONARY BASED S, P161
   Sabry MM, 2011, IEEE T COMPUT AID D, V30, P1883, DOI 10.1109/TCAD.2011.2164540
   Sarangi SR, 2008, IEEE T SEMICONDUCT M, V21, P3, DOI 10.1109/TSM.2007.913186
   SHAFAEI M, 2017, ACM T STORAGE, V13
   Siddhu L, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358208
   Siddhu L, 2019, DES AUT TEST EUROPE, P272, DOI [10.23919/date.2019.8715091, 10.23919/DATE.2019.8715091]
   Sironi F, 2013, INT CONFER PARA, P41, DOI 10.1109/PACT.2013.6618802
   Sodani Avinash, 2015, 2015 IEEE Hot Chips 27 Symposium (HCS), DOI 10.1109/HOTCHIPS.2015.7477467
   Srinivasan Sadagopan, 2009, MODELING BENCHMARKIN
   Taassori M, 2016, PR IEEE COMP DESIGN, P217, DOI 10.1109/ICCD.2016.7753283
   Woo DH, 2011, IEEE SENS J, V11, P131, DOI 10.1109/JSEN.2010.2052191
   Xie Yuan., 2009, 3 DIMENSIONAL INTEGR
   Zapater M, 2013, DES AUT TEST EUROPE, P266
   Zhang R., 2015, TECHNICAL REPORT
   Zheng JT, 2016, IEEE T VLSI SYST, V24, P920, DOI 10.1109/TVLSI.2015.2439698
   Zhiliang Qian, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P449, DOI 10.1109/ASPDAC.2011.5722232
NR 53
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 12
DI 10.1145/3419468
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000004
DA 2024-07-18
ER

PT J
AU Islam, SA
   Sah, LK
   Katkoori, S
AF Islam, Sheikh Ariful
   Sah, Love Kumar
   Katkoori, Srinivas
TI High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and
   Camouflaging
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE High-level synthesis; hardware obfuscation; design lockout; camouflaging
ID BEHAVIORAL SYNTHESIS; SPACE EXPLORATION; SECURITY; TOOLS
AB We propose three orthogonal techniques to secure Register-Transfer-Level (RTL) Intellectual Property (IP). In the first technique, the key-based RTL obfuscation scheme is proposed at an early design phase during High-Level Synthesis (HLS). Given a control-dataflow graph, we identify operations on non-critical paths and leverage synthesis information during and after HLS to insert obfuscation logic. In the second approach, we propose a robust design lockout mechanism for a key-obfuscated RTL IP when an incorrect key is applied more than the allowed number of attempts. We embed comparators on obfuscation logic output to check if the applied key is correct or not and a finite-state machine checker to enforce design lockout. Once locked out, only an authorized user (designer) can unlock the locked IP. In the third technique, we design four variants of the obfuscating module to camouflage the RTL design. We analyze the security properties of obfuscation, design lockout, and camouflaging. We demonstrate the feasibility on four datapath-intensive IPs and one crypto core for 32-, 64-, and 128-bit key lengths under three design corners (best, typical, and worst) with reasonable area, power, and delay overheads on both ASIC and FPGA platforms.
C1 [Islam, Sheikh Ariful; Sah, Love Kumar; Katkoori, Srinivas] Univ S Florida, 4202 East Fowler Ave,ENG030, Tampa, FL 33620 USA.
C3 State University System of Florida; University of South Florida
RP Islam, SA (corresponding author), Univ S Florida, 4202 East Fowler Ave,ENG030, Tampa, FL 33620 USA.
EM sheikhariful@mail.usf.edu; lsah@mail.usf.edu; katkoori@mail.usf.edu
RI Islam, Ariful/JTV-6530-2023
CR Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   [Anonymous], 2018, SECUR COMMUN NETWORK
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Caldwell AE, 2004, IEEE T COMPUT AID D, V23, P208, DOI 10.1109/TCAD.2003.822126
   Campbell K, 2017, INTEGRATION, V58, P189, DOI 10.1016/j.vlsi.2016.11.006
   Chakraborty Rajat Subhra, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P674, DOI 10.1109/ICCAD.2008.4681649
   Chakraborty RS, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P405, DOI 10.1109/VLSI.Design.2010.54
   Chakraborty RS, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P96, DOI 10.1109/HST.2009.5224963
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chow Lap Wai, 2012, US Patent, Patent No. [8,151,235, 8151235]
   Collberg CS, 2002, IEEE T SOFTWARE ENG, V28, P735, DOI 10.1109/TSE.2002.1027797
   Colombier B, 2015, IEEE COMP SOC ANN, P210, DOI 10.1109/ISVLSI.2015.54
   Cormen T.H., 2009, INTRO ALGORITHMS
   Desai A.R., 2013, P 8 ANN CYBER SECURI, DOI [10.1145/2459976.2459985, DOI 10.1145/2459976.2459985]
   Di Crescenzo G, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON ATTACKS AND SOLUTIONS IN HARDWARE SECURITY (ASHES'17), P7, DOI 10.1145/3139324.3139331
   Dutt N., 1992, BENCHM 1992 HIGH LEV
   Dutta R., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P644, DOI 10.1109/DAC.1992.227806
   Express, BENCHMARKS
   Finke M., 2015, Equisatisfiable SAT Encodings of Arithmetical Operations
   Fornaciari W, 1997, ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV, P1804, DOI 10.1109/ISCAS.1997.621496
   Gopalakrishnan C., 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), V4, pIV
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Hourani R, 2009, J SIGNAL PROCESS SYS, V56, P199, DOI 10.1007/s11265-008-0226-2
   Islam SA, 2019, 2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), P17, DOI 10.1109/iSES47678.2019.00017
   Islam SA, 2018, INT SYM QUAL ELECT, P407, DOI 10.1109/ISQED.2018.8357321
   Jiang ZH, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240813
   Karmakar R, 2017, I CONF VLSI DESIGN, P429, DOI 10.1109/VLSID.2017.29
   Kienhuis A.C. J., 1999, TIJDSCHRIFT-NEDERLANDS ELEKTRONICA EN RADIOGENOOTSCHAP, V64, P191
   Kim DH, 1997, DES AUT CON, P441, DOI 10.1109/DAC.1997.597188
   Kobayashi S, 2002, INT CONF ACOUST SPEE, P3168
   Kocher P, 2011, J CRYPTOGR ENG, V1, P5, DOI 10.1007/s13389-011-0006-y
   Koushanfar F, 2005, ACM T DES AUTOMAT EL, V10, P523, DOI 10.1145/1080334.1080338
   Kumar R., 2011, IEEE Solid-State Circuits Magazine, V3, P8, DOI 10.1109/MSSC.2011.942448
   Lao YJ, 2015, IEEE T VLSI SYST, V23, P819, DOI 10.1109/TVLSI.2014.2323976
   Li L, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P55, DOI 10.1109/HST.2013.6581566
   Liu D, 2016, DES AUT TEST EUROPE, P433
   Mangard S., 2004, P CRYPT TRACK RSA C
   Martins M., 2015, P 2015 S INT S PHYS, P171, DOI [DOI 10.1145/2717764.2717783, 10.1145/2717764.2717783]
   Massad M. E., 2015, P 2015 NETWORK DISTR, P1
   Mathur A, 2009, IEEE DES TEST COMPUT, V26, P88, DOI 10.1109/MDT.2009.79
   McGraw G, 2004, IEEE SECUR PRIV, V2, P80, DOI 10.1109/MSECP.2004.1281254
   Meade T, 2016, ASIA S PACIF DES AUT, P655, DOI 10.1109/ASPDAC.2016.7428086
   OpenCores, 2020, HOM PAG
   Orailoglu A, 1996, IEEE T COMPUT, V45, P131, DOI 10.1109/12.485368
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Pilato C., 2018, DAC, P1, DOI DOI 10.1109/DAC.2018.8465830
   Pilato C, 2019, IEEE T COMPUT AID D, V38, P798, DOI 10.1109/TCAD.2018.2834421
   Plaza SM, 2015, IEEE T COMPUT AID D, V34, P961, DOI 10.1109/TCAD.2015.2404876
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2012, DES AUT TEST EUROPE, P953
   Rajendran J, 2014, P IEEE, V102, P1266, DOI 10.1109/JPROC.2014.2332154
   Rajendran J, 2012, DES AUT CON, P83
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Sengupta A, 2017, ELECTRON LETT, V53, P849, DOI 10.1049/el.2017.1329
   Sengupta A, 2019, IEEE T COMPUT AID D, V38, P604, DOI 10.1109/TCAD.2018.2818720
   Sengupta A, 2018, IEEE T CONSUM ELECTR, V64, P356, DOI 10.1109/TCE.2018.2852264
   Sengupta A, 2017, IEEE T CONSUM ELECTR, V63, P467, DOI 10.1109/TCE.2017.015072
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Shen YQ, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P179, DOI 10.1145/3060403.3060469
   Standaert F.X., 2003, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, P216
   Standaert FX, 2006, P IEEE, V94, P383, DOI 10.1109/JPROC.2005.862437
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Subramanyan P, 2014, IEEE T EMERG TOP COM, V2, P63, DOI 10.1109/TETC.2013.2294918
   Synopsys PDK, 2020, TEACHING RESOURCES
   Wang XY, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P133, DOI 10.1145/2902961.2903000
   Yasin M, 2020, IEEE T EMERG TOP COM, V8, P517, DOI 10.1109/TETC.2017.2740364
   Yasin M, 2017, ASIA S PACIF DES AUT, P342, DOI 10.1109/ASPDAC.2017.7858346
   Yasin M, 2016, IEEE T COMPUT AID D, V35, P1411, DOI 10.1109/TCAD.2015.2511144
   Yu WZ, 2016, IEEE T CIRCUITS-I, V63, P1152, DOI 10.1109/TCSI.2016.2555810
   Zhang GL, 2018, DES AUT TEST EUROPE, P91, DOI 10.23919/DATE.2018.8341985
   Zhang JL, 2016, IEEE T VLSI SYST, V24, P1193, DOI 10.1109/TVLSI.2015.2437996
   Zhou H, 2017, ICCAD-IEEE ACM INT, P49, DOI 10.1109/ICCAD.2017.8203759
NR 72
TC 8
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 6
DI 10.1145/3410337
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200006
DA 2024-07-18
ER

PT J
AU Nasser, Y
   Sau, C
   Prévotet, JC
   Fanni, T
   Palumbo, F
   Hélard, M
   Raffo, L
AF Nasser, Yehya
   Sau, Carlo
   Prevotet, Jean-Christophe
   Fanni, Tiziana
   Palumbo, Francesca
   Helard, Maryline
   Raffo, Luigi
TI NeuPow: A CAD Methodology for High-level Power Estimation Based on
   Machine Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power consumption; neural networks; modeling; estimation; methodology
AB In this article, we present a new, simple, accurate, and fast power estimation technique that can be used to explore the power consumption of digital system designs at an early design stage. We exploit the machine learning techniques to aid the designers in exploring the design space of possible architectural solutions, and more specifically, their dynamic power consumption, which is application-, technology-, frequency-, and data-stimuli dependent. To model the power and the behavior of digital components, we adopt the Artificial Neural Networks (ANNs), while the final target technology is Application Specific Integrated Circuit (ASIC). The main characteristic of the proposed method, called NeuPow, is that it relies on propagating the signals throughout connected ANN models to predict the power consumption of a composite system. Besides a baseline version of the NeuPow methodology that works for a given predefined operating frequency, we also derive an upgraded version that is frequency-aware, where the same operating frequency is taken as additional input by the ANN models. To prove the effectiveness of the proposed methodology, we perform different assessments at different levels. Moreover, technology and scalability studies have been conducted, proving the NeuPow robustness in terms of these design parameters. Results show a very good estimation accuracy with less than 9% of relative error independently from the technology and the size/layers of the design. NeuPow is also delivering a speed-up factor of about 84x with respect to the classical power estimation flow.
C1 [Nasser, Yehya; Prevotet, Jean-Christophe; Helard, Maryline] Univ Rennes, INSA Rennes, CNRS, UMR 6164,IETR, F-35000 Rennes, France.
   [Sau, Carlo; Fanni, Tiziana; Raffo, Luigi] Univ Cagliari, Dept Elect & Elect Engn, Cagliari, Italy.
   [Fanni, Tiziana; Palumbo, Francesca] Univ Sassari, IDEA Lab, Sassari, Italy.
C3 Institut National des Sciences Appliquees de Rennes; Centre National de
   la Recherche Scientifique (CNRS); CNRS - Institute for Engineering &
   Systems Sciences (INSIS); University of Cagliari; University of Sassari
RP Nasser, Y (corresponding author), Univ Rennes, INSA Rennes, CNRS, UMR 6164,IETR, F-35000 Rennes, France.
EM yehya.nasser@outlook.com; carlo.sau@unica.it;
   jean-christophe.prevotet@insa-rennes.fr; tfanni@uniss.it;
   fpalumbo@uniss.it; maryline.helard@insa-rennes.fr; raffo@unica.it
RI RAFFO, LUIGI/E-9713-2012; Palumbo, Francesca/P-8648-2014
OI RAFFO, LUIGI/0000-0001-9683-009X; Palumbo,
   Francesca/0000-0002-6155-1979; Fanni, Tiziana/0000-0002-4301-6497
CR Barocci M, 1999, IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, P173, DOI 10.1109/LPD.1999.750418
   Bogliolo A, 2000, ACM T DES AUTOMAT EL, V5, P337, DOI 10.1145/348019.348081
   Borovyi A, 2008, IEEE IMTC P, P676, DOI 10.1109/IMTC.2008.4547122
   Cadence, 2019, JOULES RTL POWER SOL
   Deng L, 2008, INT CONF ACOUST SPEE, P1417, DOI 10.1109/ICASSP.2008.4517885
   Durrani YA, 2006, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, P522, DOI 10.1109/MIXDES.2006.1706635
   Fanni T., 2016, P C COMP FRONT
   Gupta S, 1997, DES AUT CON, P365, DOI 10.1145/266021.266171
   Gupta S, 2000, IEEE T VLSI SYST, V8, P18, DOI 10.1109/92.820758
   Hedi Bedoui Mohamed, 2012, IJCSI INT J COMPUT S, V9
   Helms D, 2018, IEEE T COMPUT AID D, V37, P1627, DOI 10.1109/TCAD.2017.2760519
   Hou L, 2010, LECT NOTES ENG COMP, P1872
   Hsieh WT, 2005, IEEE INT SYMP CIRC S, P3591
   Jevtic R, 2010, IEEE T VLSI SYST, V18, P835, DOI 10.1109/TVLSI.2009.2015326
   Jiang T., 2004, P 14 ACM GREAT LAK S, P162
   Karsoliya S., 2012, "Int. J. Eng. Trends Technol., V3, P714
   Keating M., 2007, Low Power Methodology Manual: For System-on-Chip Design
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Liu X., 2002, P IEEE INT S CIRC SY, V4, DOI [10.1109/ISCAS.2002.1010590, DOI 10.1109/ISCAS.2002.1010590]
   Lorandel J, 2016, INT SYM WIRELESS COM, P571, DOI 10.1109/ISWCS.2016.7600969
   Nasser Y, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P183, DOI 10.1145/3310273.3322820
   Nasser Y, 2018, 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P309, DOI 10.1145/3203217.3204462
   Paim G, 2017, 2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS, P168, DOI 10.1145/3109984.3110021
   Palumbo F., 2016, JECE, V2016, P5
   Raghunathan A, 1996, IEEE IC CAD, P158, DOI 10.1109/ICCAD.1996.569539
   Scarselli F, 1998, NEURAL NETWORKS, V11, P15, DOI 10.1016/S0893-6080(97)00097-X
   Shang L, 2001, PR IEEE COMP DESIGN, P46, DOI 10.1109/ICCD.2001.955002
NR 27
TC 3
Z9 4
U1 3
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
DI 10.1145/3388141
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200006
OA Green Published
DA 2024-07-18
ER

PT J
AU Asgarieh, Y
   Lin, B
AF Asgarieh, Yashar
   Lin, Bill
TI Smart-Hop Arbitration Request Propagation: Avoiding Quadratic
   Arbitration Complexity and False Negatives in SMART NoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Networks-on-chip (NoC); single-cycle multi-hop asynchronous traversal
   (SMART)
ID CHIP; NETWORKS; ROUTER
AB SMART-based NoC designs achieve ultra-low latencies by enabling flits to traverse multiple hops within a single clock cycle. Notwithstanding the clear performance benefits, SMART-based NoCs suffer from several shortcomings: each router must arbitrate among a quadratic number of requests, which leads to high costs; each router independently makes its own arbitration decisions, which leads to a problem called false negatives that causes throughput loss. In this article, we propose a new SMART-based NoC design called SHARP that overcomes these shortcomings. Our evaluation demonstrates that SHARP increases throughput by up to 19% and average link utilization by up to 24% by avoiding false negatives. By avoiding quadratic arbitration, our evaluation further demonstrates that SHARP reduces the wiring and area overhead significantly.
C1 [Asgarieh, Yashar; Lin, Bill] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Asgarieh, Y (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM yasgarie@cs.ucsd.edu; billlin@eng.ucsd.edu
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen XM, 2016, IEEE T VLSI SYST, V24, P3013, DOI 10.1109/TVLSI.2016.2538284
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ding L, 2012, PROCEEDINGS OF ISCRAM ASIA 2012 CONFERENCE ON INFORMATION SYSTEMS FOR CRISIS RESPONSE AND MANAGEMENT, P201
   Grot B, 2009, INT S HIGH PERF COMP, P163, DOI 10.1109/HPCA.2009.4798251
   Hardavellas N, 2009, CONF PROC INT SYMP C, P184, DOI 10.1145/1555815.1555779
   Kim J, 2007, INT SYMP MICROARCH, P172, DOI 10.1109/MICRO.2007.29
   Krishna T, 2013, INT S HIGH PERF COMP, P378, DOI 10.1109/HPCA.2013.6522334
   Kumar A, 2007, PR IEEE COMP DESIGN, P63, DOI 10.1109/ICCD.2007.4601881
   Kumar A, 2008, INT SYMP MICROARCH, P342, DOI 10.1109/MICRO.2008.4771803
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Matsutani H, 2009, INT S HIGH PERF COMP, P367, DOI 10.1109/HPCA.2009.4798274
   Mirhosseini A., 2017, NOCS
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Park S, 2012, DES AUT CON, P398
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Postman J, 2013, IEEE T VLSI SYST, V21, P1432, DOI 10.1109/TVLSI.2012.2211904
   Sewell K, 2012, IEEE J EM SEL TOP C, V2, P278, DOI 10.1109/JETCAS.2012.2193936
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
NR 23
TC 13
Z9 14
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 64
DI 10.1145/3356235
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300006
OA Bronze
DA 2024-07-18
ER

PT J
AU Gade, SH
   Ahmed, MM
   Deb, S
   Ganguly, A
AF Gade, Sri Harsha
   Ahmed, M. Meraj
   Deb, Sujay
   Ganguly, Amlan
TI Energy Efficient Chip-to-Chip Wireless Interconnection for Heterogeneous
   Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Inter-chip wireless; multi-chip system; heterogeneous architectures
ID ON-CHIP; NETWORK; DESIGN; POWER
AB Heterogeneous multichip architectures have gained significant interest in high-performance computing clusters to cater to a wide range of applications. In particular, heterogeneous systems with multiple multicore CPUs, GPUs, and memory have become common to meet application requirements. The shared resources like interconnection network in such systems pose significant challenges due to the diverse traffic requirements of CPUs and GPUs. Especially, the performance and energy consumption of inter-chip communication have remained a major bottleneck due to limitations imposed by off-chip wired links. To overcome these challenges, we propose a wireless interconnection network to provide energy-efficient, high-performance communication in heterogeneous multi-chip systems. Interference-free communication between GPUs and memory modules is achieved through directional wireless links, while omnidirectional wireless interfaces connect cores in the CPUs with other components in the system. Besides providing low-energy, high-bandwidth inter-chip communication, the wireless interconnection scales efficiently with system size to provide high performance across multiple chips. The proposed inter-chip wireless interconnection is evaluated on two system sizes with multiple CPU and multiple GPU chips, along with main memory modules. On a system with 4 CPU and 4 GPU chips, application runtime is sped up by 3.94x, packet energy is reduced by 94.4%, and packet latency is reduced by 58.34% as compared to baseline system with wired inter-chip interconnection.
C1 [Gade, Sri Harsha; Deb, Sujay] Indraprastha Inst Informat Technol Delhi, Okhla Phase 3, Delhi 110020, India.
   [Ahmed, M. Meraj; Ganguly, Amlan] Rochester Inst Technol, 83 Lomb Mem Dr, Rochester, NY 14623 USA.
C3 Indraprastha Institute of Information Technology Delhi; Rochester
   Institute of Technology
RP Gade, SH (corresponding author), Indraprastha Inst Informat Technol Delhi, Okhla Phase 3, Delhi 110020, India.
EM harshag@iiitd.ac.in; ma9205@rit.edu; sdeb@iiitd.ac.in; axgeec@rit.edu
FU U.S. National Science Foundation (NSF) CAREER Grant [CNS1553264]; DST
   Inspire Fellowship Award by Govt. of India [IFA12-ENG-23]
FX This work was supported in part by the U.S. National Science Foundation
   (NSF) CAREER Grant under Grant No. CNS1553264 and DST Inspire Fellowship
   Award by Govt. of India under Grant No. IFA12-ENG-23.
CR [Anonymous], INTEL XEON SCALABLE
   [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], 2017, NVIDIA DGX 1 SYST AR
   [Anonymous], 2016, Pool Water Testing : Devices and Methods. PoolPak Tech Libarary Ser, P1
   [Anonymous], UNDERSTANDING PERFOR
   Barnes Levi, 2013, P GPU TECHN C NVIDIA
   Birrittella MS, 2016, IEEE MICRO, V36, P38, DOI 10.1109/MM.2016.58
   Birrittella MS, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P1, DOI 10.1109/HOTI.2015.22
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Cutress Ian, 2017, AMDS FUTURE SERVERS
   Deo Manish, 2017, TECHNICAL REPORT
   Gade H, 2017, IEEE T COMPUT, V66, P1145, DOI 10.1109/TC.2016.2643668
   Gade Sri Harsha, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P483, DOI 10.1109/ISVLSI.2017.90
   Gade SH, 2019, INTEGRATION, V64, P127, DOI 10.1016/j.vlsi.2018.09.004
   Gade SH, 2018, IEEE COMP SOC ANN, P591, DOI 10.1109/ISVLSI.2018.00113
   Harris M., 2013, UNIFIED MEMORY CUDA
   Karkar A, 2016, IEEE CIRC SYST MAG, V16, P58, DOI 10.1109/MCAS.2015.2510199
   Kim G, 2014, INT SYMP MICROARCH, P484, DOI 10.1109/MICRO.2014.55
   Kwak BJ, 2005, IEEE ACM T NETWORK, V13, P343, DOI 10.1109/TNET.2005.845533
   Laha S, 2015, IEEE T COMPUT AID D, V34, P186, DOI 10.1109/TCAD.2014.2379640
   Lau J. H., 2011, 2011 International Symposium on Advanced Packaging Materials (APM 2011), P462, DOI 10.1109/ISAPM.2011.6105753
   Li L, 2017, ELEC COMP C, P1504, DOI 10.1109/ECTC.2017.208
   Loh GH, 2008, CONF PROC INT SYMP C, P453, DOI 10.1109/ISCA.2008.15
   Mahajan R, 2016, ELEC COMP C, P557, DOI 10.1109/ECTC.2016.201
   Matsuoka H., 2014, Independent Computing (ISIC), 2014 IEEE International Symposium on, P1, DOI [10.1109/INDCOMP.2014.7011751, DOI 10.1109/INDCOMP.2014.7011751]
   Mondal HK, 2017, IEEE T SUST COMPUT, V2, P382, DOI 10.1109/TSUSC.2017.2742219
   Mondal HK, 2017, SUSTAIN COMPUT-INFOR, V16, P25, DOI 10.1016/j.suscom.2017.08.005
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   nVIDIA, 2018, NVIDIA NVSWITCH THE
   Samaiyar A, 2014, PROC EUR CONF ANTENN, P1007, DOI 10.1109/EuCAP.2014.6901936
   Shamim MS, 2017, 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P357, DOI 10.1109/SOCC.2017.8226077
   Shamim MS, 2017, IEEE T COMPUT, V66, P389, DOI 10.1109/TC.2016.2605093
   Sinha M, 2018, IEEE INT CONF ASAP, P101
   Ubal R, 2012, INT CONFER PARA, P335
   Verizon, 2017, STAT MARK INT THINGS
   WikiChip, 2018, INF FABR IF AMD
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu XW, 2014, IEEE T VLSI SYST, V22, P1082, DOI 10.1109/TVLSI.2013.2263397
   Yu XM, 2014, IEEE DES TEST, V31, P19, DOI 10.1109/MDAT.2014.2322995
   Zhang XW, 2015, APPL PHYS REV, V2, DOI 10.1063/1.4921463
NR 40
TC 4
Z9 4
U1 5
U2 28
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 55
DI 10.1145/3340109
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600008
OA Bronze
DA 2024-07-18
ER

PT J
AU Muztoba
   Voleti, R
   Karabacak, F
   Park, J
   Ogras, UY
AF Muztoba
   Voleti, Rohit
   Karabacak, Fatih
   Park, Jaehyun
   Ogras, Umit Y.
TI Instinctive Assistive Indoor Navigation using Distributed Intelligence
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE IoT devices; assistive technologies; wearable computers; human-machine
   interface
ID HUMAN-COMPUTER INTERACTION; MOBILE ROBOTS; LOCALIZATION; INTERNET;
   SYSTEMS; THINGS
AB Cyber-physical systems (CPS) and the Internet of Things (IoT) offer a significant potential to improve the effectiveness of assistive technologies for those with physical disabilities. Practical assistive technologies should minimize the number of inputs from users to reduce their cognitive and physical effort. This article presents an energy-efficient framework and algorithm for assistive indoor navigation with multi-modal user input. The goal of the proposed framework is to simplify the navigation tasks and make them more instinctive for the user. Our framework automates indoor navigation using only a few user commands captured through a wearable device. The proposed methodology is evaluated using both a virtual smart building and a prototype. The evaluations for three different floorplans show one order of magnitude reduction in user effort and communication energy required for navigation, when compared to conventional navigation methodologies that require continuous user inputs.
C1 [Muztoba; Voleti, Rohit; Karabacak, Fatih; Ogras, Umit Y.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85281 USA.
   [Park, Jaehyun] Univ Ulsan, Sch Elect Engn, Ulsan, South Korea.
C3 Arizona State University; Arizona State University-Tempe; University of
   Ulsan
RP Muztoba (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85281 USA.
EM mmuztoba@asu.edu; rnvoleti@asu.edu; fatihkarabacak@asu.edu;
   jaehyun@ulsan.ac.kr; umit@asu.rdu
RI Voleti, Rohit/Q-3789-2019; Park, Jaehyun/JXN-7813-2024; Ogras,
   Umit/JQX-1586-2023
OI Voleti, Rohit/0000-0002-5943-3471; Park, Jaehyun/0000-0002-2276-4998;
   Ogras, Umit/0000-0002-5045-5535
FU National Science Foundation (NSF) [CNS-1651624, CNS-1526562]; National
   Research Foundation of Korea (NRF) - Korea government (MSIT)
   [NRF-2018R1C1B50447150]
FX This work was supported partially by National Science Foundation (NSF)
   Grants No. CNS-1651624 and No. CNS-1526562, and the National Research
   Foundation of Korea (NRF) grant funded by the Korea government (MSIT)
   (Grant No. NRF-2018R1C1B50447150).
CR [Anonymous], 2007, Mind, hands, face and body: a goal and belief view of multimodal communication
   [Anonymous], 2017, WORLD REP DIS
   [Anonymous], P INT C COMP AID DES
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Bi LZ, 2013, IEEE T HUM-MACH SYST, V43, P161, DOI 10.1109/TSMCC.2012.2219046
   Biswas J., 2012, 2012 IEEE International Conference on Robotics and Automation (ICRA), P1697, DOI 10.1109/ICRA.2012.6224766
   Blanc G, 2005, IEEE INT CONF ROBOT, P3354
   Bonin-Font F, 2008, J INTELL ROBOT SYST, V53, P263, DOI 10.1007/s10846-008-9235-4
   Bryan M, 2012, IEEE INT CONF ROBOT, P3691, DOI 10.1109/ICRA.2012.6225108
   Campbell Andrew., 2010, Proceedings of the second ACM SIGCOMM workshop on Networking, systems, and applications on mobile handhelds, MobiHeld '10, P3, DOI DOI 10.1145/1851322.1851326
   Domingo MC, 2012, J NETW COMPUT APPL, V35, P584, DOI 10.1016/j.jnca.2011.10.015
   Dagci OH, 2003, P AMER CONTR CONF, P903
   Dasgupta P, 2008, J EUR ECON ASSOC, V6, P949, DOI 10.1162/JEEA.2008.6.5.949
   Dincay Berkan, 2010, GPS OPTICAL ENCODER
   Doukas C., 2012, 2012 Sixth International Conference on Innovative Mobile and Internet Services in Ubiquitous Computing (IMIS 2012), P922, DOI 10.1109/IMIS.2012.26
   Dumas B, 2009, LECT NOTES COMPUT SC, V5440, P3, DOI 10.1007/978-3-642-00437-7_1
   Fallah N, 2013, INTERACT COMPUT, V25, P21, DOI 10.1093/iwc/iws010
   Freese M, 2010, LECT NOTES ARTIF INT, V6472, P51, DOI 10.1007/978-3-642-17319-6_8
   Gu YY, 2009, IEEE COMMUN SURV TUT, V11, P13, DOI 10.1109/SURV.2009.090103
   Hasan H, 2014, NEURAL COMPUT APPL, V25, P251, DOI 10.1007/s00521-013-1481-0
   Hoy M, 2015, ROBOTICA, V33, P463, DOI 10.1017/S0263574714000289
   Huggins- Daines David, 2006, P AC SPEECH SIGN C, V1
   Intel Edison Board, 2015, INT ED BREAK BOARD H
   Jaimes A, 2007, COMPUT VIS IMAGE UND, V108, P116, DOI 10.1016/j.cviu.2006.10.019
   Kranz M, 2010, IEEE INTERNET COMPUT, V14, P46, DOI 10.1109/MIC.2009.141
   Lee WC, 2013, INT J ADV ROBOT SYST, V10, DOI 10.5772/55658
   Miorandi D, 2012, AD HOC NETW, V10, P1497, DOI 10.1016/j.adhoc.2012.02.016
   Muztoba Md, 2015, 2015 IEEE Biomedical Circuits and Systems Conference (BioCAS), P1, DOI 10.1109/BioCAS.2015.7348413
   Muztoba M, 2015, ICCAD-IEEE ACM INT, P200, DOI 10.1109/ICCAD.2015.7372571
   Oppenauer Claudia, 2009, INT J INTEGR CARE, V9
   Park J, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126568
   Park S, 2009, IEEE T IND ELECTRON, V56, P2366, DOI 10.1109/TIE.2009.2013690
   Phillips B, 1993, Assist Technol, V5, P36
   Polikar R., 2006, IEEE Circuits and Systems Magazine, V6, P21, DOI 10.1109/MCAS.2006.1688199
   Rautaray SS, 2015, ARTIF INTELL REV, V43, P1, DOI 10.1007/s10462-012-9356-9
   Raza A, 2016, PROCEEDINGS OF 2016 FUTURE TECHNOLOGIES CONFERENCE (FTC), P786, DOI 10.1109/FTC.2016.7821693
   Rohokale V.M., 2011, P 2 INT C WIR COMM V, P1
   Sinyukov D, 2014, INTEL SERV ROBOT, V7, P145, DOI 10.1007/s11370-014-0149-7
   Sutton R., 1998, Reinforcement Learning: An Introduction
   Texas Instruments, 2015, MULT SENSORTAG
   Thrun S, 1998, ARTIF INTELL, V99, P21, DOI 10.1016/S0004-3702(97)00078-7
   Turk M, 2014, PATTERN RECOGN LETT, V36, P189, DOI 10.1016/j.patrec.2013.07.003
   Wang J, 2017, IEEE ACM T NETWORK, V25, P3559, DOI 10.1109/TNET.2017.2747583
   Zuev YA, 1999, J FRANKLIN I, V336, P361, DOI 10.1016/S0016-0032(98)00025-8
NR 44
TC 2
Z9 4
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 80
DI 10.1145/3212720
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200014
OA Bronze
DA 2024-07-18
ER

PT J
AU Li, KSM
   Wang, SJ
AF Li, Katherine Shu-Min
   Wang, Sying-Jyan
TI Design Methodology of Fault-Tolerant Custom 3D Network-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault tolerance; Three-dimensional integrated circuits (3D-IC); KGD
   test; Network-on-Chip (NoC)
ID ROUTING ALGORITHM; COMMUNICATION; TOPOLOGY; SYSTEMS
AB A systematic design methodology is presented for custom Network-on-Chip (NoC) in three-dimensional integrated circuits (3D-ICs). In addition, fault tolerance is supported in the NoC if extra links are included in the NoC topology. In the proposed method, processors and the communication architecture are synthesized simultaneously in the 3D floorplanning process. 3D-IC technology enables ICs to be implemented in smaller size with higher performance; on the flip side, 3D-ICs suffer yield loss due to multiple dies in a 3D stack and lower manufacturing yield of through-silicon vias (TSVs). To alleviate this problem, a known-good-dies (KGD) test can be applied to ensure every die to be packaged into a 3D-IC is fault-free. However, faulty TSVs cannot be tested in the KGD test. In this article, the proposed method deals with the problem by providing fault tolerance in the NoC topology. The efficiency of the proposed method is evaluated using several benchmark circuits, and the experimental results show that the proposed method produces 3D NoCs with comparable performance than previous methods when fault-tolerant features are not realized. With fault tolerance in NoCs, higher yield can be achieved at the cost of performance penalty and elevated power level.
C1 [Li, Katherine Shu-Min] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung, Taiwan.
   [Wang, Sying-Jyan] Natl Chung Hsing Univ, Dept Comp Sci, Taichung, Taiwan.
C3 National Sun Yat Sen University; National Chung Hsing University
RP Li, KSM (corresponding author), Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung, Taiwan.
OI Wang, Sying-Jyan/0000-0002-9517-3582
FU Ministry of Science and Technology, Taiwan [104-2220-E-110-001,
   104-2220-E-110-007]
FX This work is supported by the Ministry of Science and Technology,
   Taiwan, under grant 104-2220-E-110-001 and grant 104-2220-E-110-007.
CR [Anonymous], 2006, IEEE ACM INT C COMP
   [Anonymous], IEEE T VERY LARGE SC
   [Anonymous], 2011, NETW CHIP NOCS 5 IEE
   Benini L, 2006, DES AUT TEST EUROPE, P489, DOI 10.1049/iet-tv.46.841
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Bogdan P, 2007, VLSI DES, DOI 10.1155/2007/95348
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P1197, DOI 10.1109/TCAD.2011.2138430
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P286, DOI 10.1109/TCAD.2007.907065
   Chen Y, 2009, 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II, P986, DOI 10.1109/ICCCAS.2009.5250358
   Cormen Thomas H., 2009, RIVEST CLIFFORD STEI, Vthird
   Dally W., 2005, Principles and Practices of Interconnection Networks
   Davis JA, 2001, P IEEE, V89, P305, DOI 10.1109/5.915376
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Fick D, 2009, DES AUT TEST EUROPE, P21
   Ghiribaldi A, 2014, ASIA S PACIF DES AUT, P337, DOI 10.1109/ASPDAC.2014.6742912
   Hayenga Mitchell, 2012, P 10 ANN WORKSH DUPL
   Holsmark R, 2008, J SYST ARCHITECT, V54, P427, DOI 10.1016/j.sysarc.2007.07.005
   IMASE M, 1983, IEEE T COMPUT, V32, P782, DOI 10.1109/TC.1983.1676323
   IMASE M, 1981, IEEE T COMPUT, V30, P439, DOI 10.1109/TC.1981.1675809
   Jalabert A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P884
   Jeang YL, 2005, IEICE T FUND ELECTR, VE88A, P3531, DOI [10.1093/ietfec/e88-a.12.3531, 10.1039/ietfec/e88-a.12.3531]
   Jeang Yuan-Long, 2008, P 3 INT C INN COMP I, P18
   Jovanovic S, 2009, I C FIELD PROG LOGIC, P326, DOI 10.1109/FPL.2009.5272274
   Kim WJ, 2008, IEICE T FUND ELECTR, VE91A, P3297, DOI 10.1093/ietfec/e91-a.11.3297
   Li KSM, 2013, IEEE T VLSI SYST, V21, P692, DOI 10.1109/TVLSI.2012.2195688
   Lian Huai-En, 2009, P INT C FUT INF NETW, P92
   Liu Guoping, 1993, P INT C PAR PROC, P67
   Loi I, 2011, IEEE T COMPUT AID D, V30, P124, DOI 10.1109/TCAD.2010.2065990
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Matsutani H, 2013, ASIA S PACIF DES AUT, P23, DOI 10.1109/ASPDAC.2013.6509553
   Miyakawa N, 2009, ASIA S PACIF DES AUT, P416, DOI 10.1109/ASPDAC.2009.4796516
   Murali S, 2005, ASIA S PACIF DES AUT, P27, DOI 10.1145/1120725.1120737
   Murali S, 2009, ASIA S PACIF DES AUT, P242, DOI 10.1109/ASPDAC.2009.4796487
   Nurmi J, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P2, DOI 10.1109/ISSOC.2005.1595630
   Park D, 2006, I C DEPEND SYS NETWO, P93
   Pasca V., 2010, 2010 IEEE 16th International On-Line Testing Symposium (IOLTS 2010), P115, DOI 10.1109/IOLTS.2010.5560225
   Pinto A, 2009, IEEE T COMPUT AID D, V28, P364, DOI 10.1109/TCAD.2009.2013273
   Rad MRN, 2010, INT CONF COMPUT AUTO, P497, DOI 10.1109/ICCAE.2010.5451627
   Seyrafi Mehrdad, 2010, P INT C EL INF ENG, P207
   Srinivasan K, 2005, IEEE IC CAD, P231, DOI 10.1109/ICCAD.2005.1560070
   Srinivasan K, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P352
   Swinnen B, 2006, INT EL DEVICES MEET, P105
   Topol AW, 2006, IBM J RES DEV, V50, P491, DOI 10.1147/rd.504.0491
   Topol AW, 2005, INT EL DEVICES MEET, P363
   Vazirani V. V., 2003, Approximation algorithms
   Ye YY, 2013, IEEE T COMPUT AID D, V32, P584, DOI 10.1109/TCAD.2012.2228739
   Zhou PQ, 2010, ASIA S PACIF DES AUT, P509
NR 47
TC 2
Z9 2
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 63
DI 10.1145/3054745
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900006
DA 2024-07-18
ER

PT J
AU Mittal, S
AF Mittal, Sparsh
TI A Survey of Techniques for Cache Locking
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Review; classification; cache locking; worst-case execution time (WCET);
   hard real-time system; cache partitioning; multitasking; CPU; GPU
ID EMBEDDED SYSTEMS
AB Cache memory, although important for boosting application performance, is also a source of execution time variability, and this makes its use difficult in systems requiring worst-case execution time (WCET) guarantees. Cache locking is a promising approach for simplifying WCET estimation and providing predictability, and hence, several commercial processors provide ability for locking cache. However, cache locking also has several disadvantages (e.g., extra misses for unlocked blocks, complex algorithms required for selection of locking contents) and hence, a careful management is required to realize the full potential of cache locking. In this article, we present a survey of techniques proposed for cache locking. We categorize the techniques into several groups to underscore their similarities and differences. We also discuss the opportunities and obstacles in using cache locking. We hope that this article will help researchers gain insight into cache locking schemes and will also stimulate further work in this area.
C1 [Mittal, Sparsh] Oak Ridge Natl Lab, 1 Bethel Valley Rd,Bldg 5100, Oak Ridge, TN 37830 USA.
C3 United States Department of Energy (DOE); Oak Ridge National Laboratory
RP Mittal, S (corresponding author), Oak Ridge Natl Lab, 1 Bethel Valley Rd,Bldg 5100, Oak Ridge, TN 37830 USA.
EM mittals@ornl.gov
RI Mittal, Sparsh/B-4378-2013
OI Mittal, Sparsh/0000-0002-2908-993X
FU U.S. Department of Energy, Office of Science, Advanced Scientific
   Computing Research
FX Support for this work was provided by the U.S. Department of Energy,
   Office of Science, Advanced Scientific Computing Research.
CR Adegbija T., 2015, P 25 EDITION GREAT L, P115
   Anand K., 2009, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, CASES '09, P185
   [Anonymous], 2015, IEEE T PARALLEL DIST
   [Anonymous], 3 GEN INT XSCAL MICR
   [Anonymous], 2009, IEEE T CAD INTEG CIR
   Aparicio LC, 2010, IEEE INT CONF EMBED, P319, DOI 10.1109/RTCSA.2010.8
   ARM, 2010, CORT A8 TECHN REF MA CORTEX A8 TECHNICAL
   ARM, 2012, ARM CORT M PROGR GUI
   ARM, 2007, ARM1156T2 S TECHN RE
   ARM, 1999, ARM966E S TECHN REF
   Asaduzzaman A, 2010, J SYST ARCHITECT, V56, P151, DOI 10.1016/j.sysarc.2010.02.002
   Asaduzzaman A, 2009, 2009 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, P705, DOI 10.1109/AICCSA.2009.5069404
   Campoy A.M., 2001, Proceedings of IASTED International Symposia Applied Informatics, P271
   Campoy A. Marti, 2002, 15 TRIENN WORLD C IN
   Campoy AM, 2005, EUROMICRO, P49
   Campoy AM, 2003, CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS, P1283
   Campoy M., 2001, Proceedings of IEEE/IEE Real-Time Embedded Systems Workshop (Satellite of the IEEE Real-Time Systems Symposium), P1
   Cilku Bekim, 2015, SOFTWARE TECHNOLOGIE
   Ding H., 2014, P C DES AUT TEST EUR, P27
   Ding HP, 2012, DES AUT CON, P412
   Ding Huping., 2013, Proceedings of the 50th Annual Design Automation Conference, page, P147
   Falk H., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P143
   IBM, 2002, IBM POWERPC 750FX RI
   Kang K, 2012, BELL LABS TECH J, V17, P219, DOI 10.1002/bltj.21532
   Kumar NGC, 2014, PR IEEE COMP DESIGN, P513, DOI 10.1109/ICCD.2014.6974730
   Li YTS, 1996, REAL TIM SYST SYMP P, P254, DOI 10.1109/REAL.1996.563722
   LI YTS, 1995, SIGPLAN NOTICES, V30, P88, DOI 10.1145/216633.216666
   Liang Y, 2012, REAL-TIME SYST, V48, P638, DOI 10.1007/s11241-012-9160-2
   Liang Y, 2010, DES AUT CON, P344
   Lin C., 2013, P IET INT RAD C, P1, DOI [10.1039/C1032C535438A, DOI 10.1039/C1032C535438A]
   Liu TT, 2012, J SIGNAL PROCESS SYS, V69, P173, DOI 10.1007/s11265-011-0650-6
   Liu TT, 2009, IEEE INT CONF EMBED, P494, DOI 10.1109/RTCSA.2009.59
   Liu TT, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P35, DOI 10.1109/RTAS.2009.11
   Loach Matthew, 2015, REAL-TIME SYST, P1
   Lundqvist T., 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054), P12, DOI 10.1109/REAL.1999.818824
   Lundqvist T, 1999, REAL-TIME SYST, V17, P183, DOI 10.1023/A:1008138407139
   MIPS, 2004, MIPS32 4KECS PROC CO
   Mittal Sparsh, 2014, International Journal of Computer Aided Engineering and Technology, V6, P440, DOI 10.1504/IJCAET.2014.065419
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Mittal S, 2014, J CIRCUIT SYST COMP, V23, DOI 10.1142/S0218126614300025
   Mittal Sparsh, 2015, INT J COMPUTER AIDED
   Ni Fan, 2013, PLOS ONE, V8
   Picchi J, 2015, SOUTHEASTCON, P1
   Plazar S., 2012, P 10 INT S CODE GENE, P44, DOI DOI 10.1145/2259016.2259023
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Puaut I., 2006, INT C REAL TIM NETW
   PUAUT I, 2006, EUR C REAL TIM SYST
   Puaut I, 2007, DES AUT TEST EUROPE, P1484
   Qiu KN, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660492
   Qiu KN, 2013, IEEE INT CONF VLSI, P130, DOI 10.1109/VLSI-SoC.2013.6673263
   Sarkar A, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2638557
   Shekhar M, 2012, EUROMICRO, P331, DOI 10.1109/ECRTS.2012.27
   Suhendra V, 2008, DES AUT CON, P300
   Theiling H, 2000, REAL-TIME SYST, V18, P157, DOI 10.1023/A:1008141130870
   Tiantian Liu, 2010, Proceedings 39th International Conference on Parallel Processing (ICPP 2010), P573, DOI 10.1109/ICPP.2010.65
   Vera X., 2003, Performance Evaluation Review, V31, P272, DOI 10.1145/885651.781062
   Vera X, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1324969.1324973
   Ward BC, 2013, EUROMICRO, P157, DOI 10.1109/ECRTS.2013.26
   Zheng WG, 2014, ACM SIGPLAN NOTICES, V49, P53, DOI [10.1145/2597809.2597820, 10.1145/2666357.2597820]
   Zheng Wenguang, 2015, ACM C LANG COMP TOOL
NR 60
TC 17
Z9 26
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 49
DI 10.1145/2858792
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000014
DA 2024-07-18
ER

PT J
AU Roy, D
   Ghosal, P
   Mohanty, S
AF Roy, Debashri
   Ghosal, Prasun
   Mohanty, Saraju
TI FuzzRoute: A Thermally Efficient Congestion-Free Global Routing Method
   for Three-Dimensional Integrated Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Experimentation; VLSI layout design;
   global routing; fuzzy expert system; fuzzified global routing
ID PERFORMANCE; SYSTEMS; ROUTER
AB The high density of interconnects, closer proximity of modules, and routing phase are pivotal during the layout of a performance-centric three-dimensional integrated circuit (3D IC). Heuristic-based approaches are typically used to handle such NP-complete problems of global routing in 3D ICs. To overcome the inherent limitations of deterministic approaches, a novel methodology for multi-objective global routing based on fuzzy logic has been proposed in this article. The guiding information generated after the placement phase is used during routing with the help of a fuzzy expert system to achieve thermally efficient and congestion-free routing. A complete global routing solution is designed based on the proposed algorithms and the results are compared with selected fully established global routers, namely Labyrinth, FastRoute3.0, NTHU-R, BoxRouter 2.0, FGR, NTHU-Route2.0, FastRoute4.0, NCTU-GR, MGR, and NCTU-GR2.0. Experiments are performed over ISPD 1998 and 2008 benchmarks. The proposed router, called FuzzRoute, achieves balanced superiority in terms of routability, runtime, and wirelength over others. The improvements on routing time for Labyrinth, BoxRouter 2.0, and FGR are 91.81%, 86.87%, and 32.16%, respectively, for ISPD 1998 benchmarks. It may be noted that, though FastRoute3.0 achieves fastest runtime, it fails to generate congestion-free solutions for all benchmarks, which is overcome by the proposed FuzzRoute of the current article. It also shows wirelength improvements of 17.35%, 2.88%, 2.44%, 2.83%, and 2.10%, respectively, over others for ISPD 1998 benchmarks. For ISPD 2008 benchmark circuits it also provides 2.5%, 2.6%, 1 %, 1.1%, and 0.3% lesser wirelength and averagely runs 1.68x, 6.42x, 2.21x, 0.76x, and 1.54x faster than NTHU-Route2.0, FastRoute4.0, NCTU-GR, MGR, and NCTU-GR2.0, respectively.
C1 [Roy, Debashri; Ghosal, Prasun] Indian Inst Engn Sci & Technol, Dept Informat Technol, PO Bot Graden, Howrah 711103, W Bengal, India.
   [Mohanty, Saraju] Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
C3 Indian Institute of Engineering Science Technology Shibpur (IIEST);
   University of North Texas System; University of North Texas Denton
RP Ghosal, P (corresponding author), Indian Inst Engn Sci & Technol, Dept Informat Technol, PO Bot Graden, Howrah 711103, W Bengal, India.
EM prasung@gmail.com
RI Ghosal, Prasun/AFM-9634-2022; Roy, Debashri/AAQ-5711-2020
OI Ghosal, Prasun/0000-0003-4226-9043; Roy, Debashri/0000-0002-9955-7137;
   Mohanty, Saraju/0000-0003-2959-6541
CR Abonyi J., 2003, FUZZY MODEL IDENTIFI, P87
   Alpert C. J., 1998, ISPD-98. 1998 International Symposium on Physical Design, P80, DOI 10.1145/274535.274546
   [Anonymous], 1998, INT SER INTELL TECHN
   [Anonymous], ADV CONCEPTS APPL
   Bandyopadhyay S., 2005, P ISMIS 2005, P549
   Castro JL, 1996, IEEE T SYST MAN CY B, V26, P149, DOI 10.1109/3477.484447
   Chang YJ, 2010, IEEE T COMPUT AID D, V29, P1931, DOI 10.1109/TCAD.2010.2061590
   Chia-Jen Chang, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P330, DOI 10.1109/ASPDAC.2011.5722209
   Cho M, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497575
   Cong J, 2005, ASIA S PACIF DES AUT, P121, DOI 10.1145/1120725.1120787
   Dai KR, 2012, IEEE T VLSI SYST, V20, P459, DOI 10.1109/TVLSI.2010.2102780
   Das S, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P53, DOI 10.1109/ASPDAC.2003.1194993
   Gao JR, 2008, ASIA S PACIF DES AUT, P151
   Ghosal Prasun, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P369, DOI 10.1109/ISVLSI.2008.37
   Ghosal P., 2009, P 13 IEEE VSI VLSI D, P69
   Ghosal P., 2010, P IEEE INDICON 2010, P1
   Ghosal P., 2010, P 13 IEEE INT C COMP, P160
   Ghosal P., 2010, P IEEE LAT AM S CIRC
   Ghosal P., 2010, P 2 INT C ADV REC TE, P66
   Goplen B., 2005, Proceedings of the 2005 international symposium on physical design - ISPD '05, P167
   Gupta A, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P470, DOI 10.1109/ISQED.2008.16
   Huang CJ, 2014, APPL SOFT COMPUT, V19, P333, DOI 10.1016/j.asoc.2014.02.023
   Im S, 2000, INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, P727, DOI 10.1109/IEDM.2000.904421
   Kanthi M., 2013, PROC IEEE INT C FUZZ, P1
   Kastner R, 2002, IEEE T COMPUT AID D, V21, P777, DOI 10.1109/TCAD.2002.1013891
   Liu WH, 2013, IEEE T COMPUT AID D, V32, P709, DOI 10.1109/TCAD.2012.2235124
   Lu K, 2009, 2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P313, DOI 10.1109/ASQED.2009.5206246
   Minz J, 2005, ELEC COMP C, P824
   Moffitt Michael D., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P805, DOI 10.1145/1687399.1687549
   Nam G.-J., 2007, P ISPD 07, P167
   Nam GJ, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P156
   Pathak M, 2009, IEEE T COMPUT AID D, V28, P1373, DOI 10.1109/TCAD.2009.2024707
   Pedrycz W, 2007, FUZZY SYSTEMS ENGINEERING: TOWARD HUMAN-CENTRIC COMPUTING, P1, DOI 10.1002/9780470168967
   Press W.H., 2001, Numerical Recipes: The Art of Scienti.c Computing, Vthird
   Roy D., 2013, P IEEE INT C FUZZ SY, P1
   Roy D, 2014, IEEE COMP SOC ANN, P71, DOI 10.1109/ISVLSI.2014.52
   Roy D, 2014, IEEE STUDENT TECHNOL, P303, DOI 10.1109/TechSym.2014.6808065
   Roy JA, 2008, IEEE T COMPUT AID D, V27, P1066, DOI 10.1109/TCAD.2008.923255
   Sabahi K, 2014, APPL SOFT COMPUT, V21, P1, DOI 10.1016/j.asoc.2014.02.022
   Sait S. M., 1999, P C EV COMP CEC 99
   Tsai CH, 2000, IEEE T COMPUT AID D, V19, P253, DOI 10.1109/43.828554
   Viswanathan N, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P141
   WANG LX, 1992, IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, P1163, DOI 10.1109/FUZZY.1992.258721
   Wu TH, 2009, DES AUT CON, P320
   Xu Y, 2011, ICCAD-IEEE ACM INT, P250, DOI 10.1109/ICCAD.2011.6105336
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
   ZADEH LA, 1973, IEEE T SYST MAN CYB, VSMC3, P28, DOI 10.1109/TSMC.1973.5408575
   Zhang T, 2006, ASIA S PACIF DES AUT, P309
   Zhang Y, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN, VOL 1, P344, DOI 10.1109/ISCID.2008.166
NR 49
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 1
DI 10.1145/2767127
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700001
DA 2024-07-18
ER

PT J
AU Ludwin, A
   Betz, V
AF Ludwin, Adrian
   Betz, Vaughn
TI Efficient and Deterministic Parallel Placement for FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Design; FPGAs; parallel placement;
   timing-driven placement
AB We describe a parallel simulated annealing algorithm for FPGA placement. The algorithm proposes and evaluates multiple moves in parallel, and has been incorporated into Altera's Quartus II CAD system. Across a set of 18 industrial benchmark circuits, we achieve geometric average speedups during the quench of 2.7x and 4.0x on four and eight processors, respectively, with individual circuits achieving speedups of up to 3.6x and 5.9x. Over the course of the entire anneal, we achieve speedups of up to 2.8x and 3.7x, with geometric average speedups of 2.1x and 2.4x.
   Our algorithm is the first parallel placer to optimize for criteria other than wirelength, such as critical path length, and is one of the few deterministic parallel placement algorithms. We discuss the challenges involved in combining these two features and the new techniques we used to overcome them. We also quantify the impact of maintaining determinism on eight cores, and find that while it reduces performance by approximately 15% relative to an ideal speedup of 8.0x, hardware limitations are a larger factor and reduce performance by 30-40%. We then suggest possible enhancements to allow our approach to scale to 16 cores and beyond.
EM aludwin@altera.com; vbetz@altera.com
CR AARTS EHL, 1986, INTEGRATION, V4, P209, DOI 10.1016/0167-9260(86)90002-7
   Alpert CJ, 1996, APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, P298, DOI 10.1109/APCAS.1996.569275
   ALTERA, 2010, QUARTUS 2 HDB VERSIO, V1, pCH2
   [Anonymous], DOBBS J
   [Anonymous], 1997, SEMINUMERICAL ALGORI
   Banerjee P., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P91, DOI 10.1109/71.80128
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   BETZ V, 2007, RECONFIGURABLE COMPU, P299
   BIAN H, 2010, P ACM SIGDA 18 INT S
   BORRA SNR, 2003, P 17 INT S PAR DISTR, P184
   Caldwell A. E., 1999, Proceedings. 1999 International Symposium on Physical Design, P90, DOI 10.1145/299996.300032
   CHAN P, 2003, P ACM SIGDA 11 INT S, P33
   Chan TF, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P171, DOI 10.1109/ICCAD.2000.896469
   Chandy J., 1996, VLSID, P37
   Chandy JA, 1997, IEEE T COMPUT AID D, V16, P398, DOI 10.1109/43.602476
   CHEN G, 2004, P 14 INT C FIELD PRO
   HUTTON M, 2006, ELECT DESIGN AUTOMAT, pCH13
   Kim S., 1994, Proceedings Eighth International Parallel Processing Symposium (Cat. No.94TH0652-8), P932, DOI 10.1109/IPPS.1994.288194
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   KLEINHANS JM, 1991, IEEE T COMPUT AID D, V10, P356, DOI 10.1109/43.67789
   KRAVITZ SA, 1987, IEEE T COMPUT AID D, V6, P534, DOI 10.1109/TCAD.1987.1270301
   LUDWIN A, 2008, P ACM SIGDA 16 INT S
   LUU J, 2009, P ACM SIGDA 17 INT S
   Nayak A., 2000, PROC 10 GREAT LAKES, P86
   Sarrafzadeh M., 2003, MODERN PLACEMENT TEC
   SECHEN C, 1985, IEEE J SOLID-ST CIRC, V20, P510, DOI 10.1109/JSSC.1985.1052337
   Sun WJ, 1997, IEEE T COMPUT AID D, V16, P1342, DOI 10.1109/43.663824
   SUN WJ, 1995, IEEE T COMPUT AID D, V14, P349, DOI 10.1109/43.365125
   Viswanathan N., 2004, P INT S PHYS DES
   Vorwerk K, 2007, I C FIELD PROG LOGIC, P363, DOI 10.1109/FPL.2007.4380673
   Vorwerk K, 2009, IEEE T COMPUT AID D, V28, P179, DOI 10.1109/TCAD.2008.2009167
   WATSON I, 2007, P 16 INT C PAR ARCH
   WITTE EE, 1991, IEEE T PARALL DISTR, V2, P483, DOI 10.1109/71.97904
   Wrighton MichaelG., 2003, FPGA 03, P33
NR 34
TC 27
Z9 42
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 22
DI 10.1145/1970353.1970355
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Stitt, G
   Vahid, F
AF Stitt, Greg
   Vahid, Frank
TI Thread Warping: Dynamic and Transparent Synthesis of Thread Accelerators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; FPGA; runtime optimizations; synthesis;
   reconfigurable computing; embedded systems
AB We introduce thread warping, a dynamic optimization technique that customizes multicore architectures to a given application by dynamically synthesizing threads into custom accelerator circuits on FPGAs (Field-Programmable Gate Arrays). Thread warping builds upon previous dynamic synthesis techniques for single-threaded applications, enabling dynamic architectural adaptation to different amounts of thread-level parallelism, while also exploiting parallelism within each thread to further improve performance. Furthermore, thread warping maintains the important separation of function from architecture, enabling portability of applications to architectures with different quantities of microprocessors and FPGAs, an advantage not shared by static compilation/synthesis approaches. We introduce an approach consisting of CAD tools and operating system support that enables thread warping on potentially any microprocessor/FPGA architecture. We evaluate thread warping using a simulator for high-performance computing systems with different interconnections in addition to multicore embedded systems having between 4 and 64 ARM11 microprocessors. On average, thread warping achieved approximately 3x speedup compared to a high-performance quad-core Intel Xeon and 109x compared to an embedded system consisting of 4 ARM11 cores, with a size cost approximately equal to 36 ARM11 cores.
C1 [Stitt, Greg] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
   [Vahid, Frank] Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
C3 State University System of Florida; University of Florida; University of
   California System; University of California Riverside
RP Stitt, G (corresponding author), Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
EM gstitt@ece.ufl.edu
FU National Science Foundation [CNS-0614957]; Semiconductor Research
   Corporation [2005-HJ-1331]
FX This work was funded in part by the National Science Foundation
   (CNS-0614957) and the Semiconductor Research Corporation (2005-HJ-1331).
CR *ALT INC, 2011, INCR PROD QUART 2 IN
   Amerson R., 1996, FPGA '96. 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, P10, DOI 10.1145/228370.228372
   Andrews D, 2004, COMPUTER, V37, P118, DOI 10.1109/MC.2004.1260732
   [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   [Anonymous], 2007, P ACM SIGDA 15 INT S, DOI DOI 10.1145/1216919.1216950
   ATHANAS PM, 1993, COMPUTER, V26, P11, DOI 10.1109/2.204677
   Bauer L, 2008, DES AUT CON, P56
   Beck ACS, 2005, DES AUT CON, P732
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Cifuentes C, 2000, COMPUTER, V33, P60, DOI 10.1109/2.825697
   CIFUENTES C, 1996, P 6 INT C COMP CONST, P91
   Cifuentes Cristina., 1994, Reverse Compilation Techniques
   Clark N, 2004, INT SYMP MICROARCH, P30
   COOLE J, 2010, P 8 IEEE ACM IFIP IN, P13, DOI DOI 10.1145/1878961.1878966
   Diniz P, 2005, MICROPROCESS MICROSY, V29, P51, DOI 10.1016/j.micpro.2004.06.007
   Fisher J. A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P253, DOI 10.1109/DAC.1999.781321
   *GIDEL, 2011, GIDEL PROC BOARDS
   Goldstein SC, 1999, CONF PROC INT SYMP C, P28, DOI [10.1109/ISCA.1999.765937, 10.1145/307338.300982]
   Grimpe E, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P25, DOI 10.1109/CODESS.2003.1275251
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   Hauck S, 2004, IEEE T VLSI SYST, V12, P206, DOI 10.1109/TVLSI.2003.821545
   Hauser JR, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P12, DOI 10.1109/FPGA.1997.624600
   Hill M. D., 1993, Computer Architecture News, V21, P8, DOI 10.1145/165496.165500
   Holland Brian., 2007, Proceed- ings of the 1st international workshop on High-performance reconfigurable computing technol- ogy and applications: held in conjunction with SC07, HPRCTA '07, P1
   Jung H, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P24
   Küçükçakar K, 1999, HARDW SOFTW CODES, P17, DOI 10.1109/HSC.1999.777384
   Lu J., 2004, J INSTRUCTION LEVEL, V6, P1
   LUDWIG S, 2005, THESIS ETH ZURICH
   Lysecky R, 2005, ANN IEEE SYM FIELD P, P57
   Lysecky  R., 2004, P 41 ANN DES AUT C D, V11, P659, DOI DOI 10.1145/996566.1142986
   *MENT GRAPH CORP, 2011, CAT C SYNTH
   Mittal G, 2004, DES AUT CON, P389, DOI 10.1145/996566.996678
   *NALL INC, 2011, NALL PCI EXPR CARDS
   *SRC COMP LLC, 2011, SRC MAP PROC
   Stitt G, 2005, IEEE IC CAD, P547, DOI 10.1109/ICCAD.2005.1560127
   Stitt G, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P285
   Stitt G, 2003, DES AUT CON, P250
   Stitt Greg., 2005, FPGA 05 P 2005 ACMSI, P118
   Van Emmerik M, 2004, 11TH WORKING CONFERENCE ON REVERSE ENGINEERING, PROCEEDINGS, P27
   Villarreal J, 2010, ANN IEEE SYM FIELD P, P127, DOI 10.1109/FCCM.2010.28
   *WIND RIV, 2011, WIND RIV VXWORKS
   *XIL INC, 2011, XIL VIRT 5 FXT
   *XTREMEDATA INC, 2011, XTREM ACC
   Zhang WF, 2005, PACT 2005: 14th International Conference on Parallel Architectures and Compilation Techniques, P87
NR 45
TC 5
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 32
DI 10.1145/1970353.1970365
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700012
DA 2024-07-18
ER

PT J
AU Wang, SX
   Jia, XZ
   Yeh, AB
   Zhang, LH
AF Wang, Shaoxi
   Jia, Xinzhang
   Yeh, Arthur B.
   Zhang, Lihong
TI Analog Layout Retargeting Using Geometric Programming
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Global optimization; Geometric Programming; layout; retargeting;
   transformation
AB To satisfy the requirements of complex and special analog layout constraints, a new analog layout retargeting method is presented in this article. Our approach uses geometric programming (GP) to achieve new technology design rules, implement device symmetry and matching constraints, and manage parasitics optimization. The GP, a class of nonlinear optimization problem, can be transferred or fitted into a convex optimization problem. Therefore, a global optimum solution can be achieved. Moreover, the GP can address problems with large-scale variables and constraints without setting an initialization variable range. To meet the prerequisites of the GP methodology for analog layout automation, we propose three kinds of mathematical transformations, including negative coefficient transformation, fraction transformation, and maximum of posynomial transformation. The efficiency and effectiveness of the proposed algorithm, as compared with the other existing methods, are demonstrated by a basic case-study example: a two-stage Miller-compensated operational amplifier and a single-ended folded cascode operational amplifier.
C1 [Wang, Shaoxi] Northwestern Polytech Univ, Sch Software & Microelect, Xian, Peoples R China.
   [Jia, Xinzhang] Xidian Univ, Sch Microelect, Xian, Peoples R China.
   [Yeh, Arthur B.] Bowling Green State Univ, Dept Appl Stat & Operat Res, Bowling Green, OH 43403 USA.
   [Zhang, Lihong] Mem Univ Newfoundland, Fac Engn & Appl Sci, St John, NF A1C 5S7, Canada.
C3 Northwestern Polytechnical University; Xidian University; University
   System of Ohio; Bowling Green State University; Memorial University
   Newfoundland
RP Wang, SX (corresponding author), Northwestern Polytech Univ, Sch Software & Microelect, Xian, Peoples R China.
FU Scientific Research Foundation for the Returned Overseas Chinese
   Scholars
FX This work is supported by the Scientific Research Foundation for the
   Returned Overseas Chinese Scholars.
CR ARSHAM H, 2000, LINEAR PROGRAMS SOLV
   BEXTEN VMZ, 1993, IEEE J SOLID-ST CIRC, V28, P261, DOI 10.1109/4.209992
   Boyd S., 2004, CONVEX OPTIMIZATION
   BOYD S, 2006, GPLAB SIMPLE MATLAB
   Boyd S, 2007, OPTIM ENG, V8, P67, DOI 10.1007/s11081-007-9001-7
   Cohn J.M., 1994, ANALOG DEVICE LEVEL
   Gielen GGE, 2000, P IEEE, V88, P1825, DOI 10.1109/5.899053
   Jangkrajarng N, 2003, INTEGRATION, V36, P237, DOI 10.1016/j.vlsi.2003.08.004
   Joshi S, 2005, IEEE T ELECTRON DEV, V52, P2660, DOI 10.1109/TED.2005.859649
   Kim J, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P863, DOI 10.1109/ICCAD.2004.1382695
   Lampaert Koen., 1999, Analog Layout Generation for Performance and Manufacturing
   Wachter A, 2006, MATH PROGRAM, V106, P25, DOI 10.1007/s10107-004-0559-y
   Zhang LH, 2008, IEEE T COMPUT AID D, V27, P791, DOI 10.1109/TCAD.2008.917594
NR 13
TC 3
Z9 3
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 50
DI 10.1145/2003695.2003710
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800014
DA 2024-07-18
ER

PT J
AU Calimera, A
   Macii, E
   Poncino, M
AF Calimera, Andrea
   Macii, Enrico
   Poncino, Massimo
TI NBTI-Aware Clustered Power Gating
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Aging; leakage power; low-power
   design; NBTI; power gating; reliability
ID PERFORMANCE; DESIGN; IMPACT; NETWORK
AB The emergence of Negative Bias Temperature Instability (NBTI) as the most relevant source of reliability in sub-90nm technologies has led to a new facet of the traditional trade-off between power and reliability. NBTI effects in fact manifest themselves as an increase of the propagation delay of the devices over time, which adds up to the delay penalty incurred by most low-power design solutions. This implies that, given a desired lifetime of a circuit (i.e., a given performance target at some point in time), a power-managed component will fail earlier than a nonpower-managed one.
   In this work, we show how it is possible to partially overcome this conflict, by leveraging the benefits in terms of aging provided by power-gating (i.e., by using switches that disconnect a logic block from the ground). Thanks to some electrical properties, it is possible to nullify aging effects during standby periods.
   Based on this important property, we propose a methodology for a NBTI-aware power gating that allows synthesizing low-leakage circuits with maximum lifetime.
C1 [Calimera, Andrea; Macii, Enrico; Poncino, Massimo] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Calimera, A (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
EM andrea.calimera@polito.it; enrico.macii@polito.it;
   massimo.poncino@polito.it
RI Calimera, Andrea/GYJ-6948-2022
OI CALIMERA, ANDREA/0000-0001-5881-3811
CR Alam MA, 2005, MICROELECTRON RELIAB, V48, P1114
   Anis M, 2003, IEEE T COMPUT AID D, V22, P1324, DOI 10.1109/TCAD.2003.818127
   [Anonymous], 1999, P S VLSI TECH
   [Anonymous], 2006, P ACM IEEE DATE MUN
   [Anonymous], 2000, DESIGN HIGH PERFORMA
   Atienza D, 2008, INTEGRATION, V41, P340, DOI 10.1016/j.vlsi.2007.12.002
   Babighian P, 2006, DES AUT TEST EUROPE, P866
   Bhardwaj S., 2006, P IEEE CUST INT CIRC
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   BRGLEZ F, 1985, P IEEE INT S CIRC SY, P695
   Calimera A, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P501
   Chen G, 2002, IEEE ELECTR DEVICE L, V23, P734, DOI 10.1109/LED.2002.805750
   *GNU, 2010, GNU LIN PROGR KIT
   Henzler S, 2006, IEEE J SOLID-ST CIRC, V41, P1654, DOI 10.1109/JSSC.2006.873218
   Kumar S., 2007, DAC, P370
   Kumar S. V., 2006, P IEEE ACM INT C COM, P493
   Kumar SV, 2009, ASIA S PACIF DES AUT, P284, DOI 10.1109/ASPDAC.2009.4796494
   Long C, 2004, IEEE T VLSI SYST, V12, P937, DOI 10.1109/TVLSI.2004.832939
   Mahapatra S, 2006, IEEE T ELECTRON DEV, V53, P1583, DOI 10.1109/TED.2006.876041
   Pakbaznia E, 2008, IEEE T COMPUT AID D, V27, P1798, DOI 10.1109/TCAD.2008.2003297
   PAUL BC, 2005, IEEE ELECTR DEVICE L, V26, P8
   Sathanur A, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P104, DOI 10.1145/1283780.1283803
   SATHANUR A, 2007, P C DES AUT TEST EUR
   Vattikonda R, 2006, DES AUT CON, P1047, DOI 10.1109/DAC.2006.229436
   Wang WP, 2007, DES AUT CON, P364
   WANG Y, 2009, P INT S QUAL EL DES
   WANG Y, 2008, P 9 INT S QUAL EL DE, P763
   Wang Y, 2007, DES AUT TEST EUROPE, P546
   Wang Y, 2009, DES AUT TEST EUROPE, P328
NR 29
TC 20
Z9 22
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 3
DI 10.1145/1870109.1870112
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600003
DA 2024-07-18
ER

PT J
AU Bonny, T
   Henkel, J
AF Bonny, Talal
   Henkel, Joerg
TI Huffman-Based Code Compression Techniques for Embedded Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Design; Embedded systems; code compression; Huffman coding;
   code density
AB The size of embedded software is increasing at a rapid pace. It is often challenging and time consuming to fit an amount of required software functionality within a given hardware resource budget. Code compression is a means to alleviate the problem by providing substantial savings in terms of code size. In this article we introduce a novel and efficient hardware-supported compression technique that is based on Huffman Coding. Our technique reduces the size of the generated decoding table, which takes a large portion of the memory. It combines our previous techniques, Instruction Splitting Technique and Instruction Re-encoding Technique into new one called Combined Compression Technique to improve the final compression ratio by taking advantage of both previous techniques. The instruction Splitting Technique is instruction set architecture (ISA)-independent. It splits the instructions into portions of varying size (called patterns) before Huffman coding is applied. This technique improves the final compression ratio by more than 20% compared to other known schemes based on Huffman Coding. The average compression ratios achieved using this technique are 48% and 50% for ARM and MIPS, respectively. The Instruction Re-encoding Technique is ISA-dependent. It investigates the benefits of reencoding unused bits (we call them reencodable bits) in the instruction format for a specific application to improve the compression ratio. Reencoding those bits can reduce the size of decoding tables by up to 40%. Using this technique, we improve the final compression ratios in comparison to the first technique to 46% and 45% for ARM and MIPS, respectively (including all overhead that incurs). The Combined Compression Technique improves the compression ratio to 45% and 42% for ARM and MIPS, respectively. In our compression technique, we have conducted evaluations using a representative set of applications and we have applied each technique to two major embedded processor architectures, namely ARM and MIPS.
C1 [Bonny, Talal] KAUST, Jeddah, Saudi Arabia.
   [Henkel, Joerg] Univ Karlsruhe, Karlsruhe, Germany.
C3 King Abdullah University of Science & Technology; Helmholtz Association;
   Karlsruhe Institute of Technology
RP Bonny, T (corresponding author), KAUST, Jeddah, Saudi Arabia.
EM talal.bonny@kaust.edu.sa
RI Bonny, Talal/HLX-3107-2023
OI Bonny, Talal/0000-0003-1111-0304
CR Bell T. C., 1990, TEXT COMPRESSION
   Benini L, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P322, DOI 10.1109/LPE.2001.945426
   Bonny T., 2006, P 16H GREAT LAK S VL P 16H GREAT LAK S VL, P259
   BONNY T, 2008, P C DES AUT TEST EUR, P770
   Bonny T, 2007, DES AUT TEST EUROPE, P809
   Bonny T, 2007, DES AUT CON, P646, DOI 10.1109/DAC.2007.375245
   Broy M, 2005, THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P143, DOI 10.1109/MEMCOD.2005.1487905
   BURGER D, 1997, CSTR971342 U WISC MA
   CORLISS M, 2003, P INT S COMP ARCH IS
   FURBER SARM, 2000, ARM SYSTEM ONCHIP AR
   GAME M, 1998, POWERPC EMBEDDED PRO
   GUTHAUS M, 2002, P IEEE 4 ANN WORKSH
   HELSGAUN K, 2000, EUROP J OPER RES, P126
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Jas A, 2003, IEEE T COMPUT AID D, V22, P797, DOI 10.1109/TCAD.2003.811452
   Kavousianos X, 2007, IEEE T COMPUT AID D, V26, P1070, DOI 10.1109/TCAD.2006.885830
   KISSELL K, 1997, SILICON GRAPHICS MIP
   KLEIN S, 1997, P 8 ANN S COMB PATT
   Larin SY, 1999, INT SYMP MICROARCH, P82, DOI 10.1109/MICRO.1999.809446
   Lefurgy C, 1997, INT SYMP MICROARCH, P194, DOI 10.1109/MICRO.1997.645810
   Lekatsas H, 2005, I CONF VLSI DESIGN, P117, DOI 10.1109/ICVD.2005.36
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   Lekatsas H, 1999, IEEE T COMPUT AID D, V18, P1689, DOI 10.1109/43.811316
   LEKATSAS H, 2001, P INT S SYST SYNTH I
   Lin K, 2002, IEE P-COMPUT DIG T, V149, P25, DOI 10.1049/ip-cdt:20020157
   Nekritch Y., 2000, Proceedings DCC 2000. Data Compression Conference, DOI 10.1109/DCC.2000.838213
   Okuma T, 1998, PROC INT SYMP SYST, P125, DOI 10.1109/ISSS.1998.730612
   Ros M., 2005, Proceedings of the 2005 international conference on compilers, architectures and synthesis for embedded systems (CASES), P97
   Ros M., 2004, Proceedings of the 2004 international conference on compilers, architecture, and synthesis for embedded systems (CASES), P132
   SWEETMAN D, 1999, MIPS RUN
   WOLFE Andrew., 1992, P 25 ANN INT S MICRO, P81
   Xie Y, 2006, IEEE T VLSI SYST, V14, P525, DOI 10.1109/TVLSI.2006.876105
NR 32
TC 6
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2010
VL 15
IS 4
AR 31
DI 10.1145/1835420.1835424
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WD
UT WOS:000282762400004
DA 2024-07-18
ER

PT J
AU Chang, KH
   Bertacco, V
   Markov, IL
   Mishchenko, A
AF Chang, Kai-Hui
   Bertacco, Valeria
   Markov, Igor L.
   Mishchenko, Alan
TI Logic Synthesis and Circuit Customization Using Extensive External
   Don't-Cares
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Circuit customization; don't-care
   optimization; logic synthesis
AB Traditional digital circuit synthesis flows start from an HDL behavioral definition and assume that circuit functions are almost completely defined, making don't-care conditions rare. However, recent design methodologies do not always satisfy these assumptions. For instance, third-party IP blocks used in a system-on-chip are often overdesigned for the requirements at hand. By focusing only on the input combinations occurring in a specific application, one could resynthesize the system to greatly reduce its area and power consumption. Therefore we extendmodern digital synthesis with a novel technique, called SWEDE, that makes use of extensive external don't-cares. In addition, we utilize such don't-cares present implicitly in existing simulation-based verification environments for circuit customization. Experiments indicate that SWEDE scales to large ICs with half-million input vectors and handles practical cases well.
C1 [Chang, Kai-Hui; Bertacco, Valeria; Markov, Igor L.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Mishchenko, Alan] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA.
C3 University of Michigan System; University of Michigan; University of
   California System; University of California Berkeley
RP Chang, KH (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
EM changkh@eecs.umich.edu; valeria@eecs.umich.edu; imarkov@eecs.umich.edu;
   alanmi@eecs.berkeley.edu
RI Chang, Kai-hui/AAF-7159-2020
CR *ABC, 2007, BERK LOG SYNTH VER G
   [Anonymous], 1957, J. Symb. Log., DOI DOI 10.2307/2963593
   [Anonymous], 2008, EE TIMES
   Austin D.B. T., 2005, Proc. Asia South Pacific Design Automation, P2
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   *AV, 2008, AV DES SYST
   BERTACCO V, 2005, SCALABLE HARDWARE VE
   BERTACCO V, 2007, BUG UNDERGROUND PROJ
   Braynard R, 2002, 2002 IEEE OPEN ARCHITECTURES AND NETWORK PROGRAMMING PROCEEDINGS, P167, DOI 10.1109/OPNARC.2002.1019237
   Brayton R., 2007, P IWLS, P358
   Chang KH, 2009, DES AUT TEST EUROPE, P582
   Choudhury MR, 2009, DES AUT TEST EUROPE, P87
   Constantinides K, 2006, INT S HIGH PERF COMP, P3, DOI 10.1109/HPCA.2006.1598108
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Ganai M, 2007, SAT-BASED SCALABLE FORMAL VERIFICATION SOLUTIONS, P1, DOI 10.1007/978-0-387-69167-1
   Gorjiara B, 2008, DES AUT CON, P379
   LAI CY, 2008, P C EXH DES AUT TEST, P813
   LAKSHMINARAYANA G, 2001, Patent No. 6308313
   MATSUNAGA Y, 1989, 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P556, DOI 10.1109/ICCAD.1989.77012
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   MUROGA S, 1989, IEEE T COMPUT, V38, P1404, DOI 10.1109/12.35836
   Plaza SM, 2007, ASIA S PACIF DES AUT, P414
   RAJSKI J, 1992, IEEE T COMPUT AID D, V11, P778, DOI 10.1109/43.137523
   RUDELL RL, 1987, IEEE T COMPUT AID D, V6, P727, DOI 10.1109/TCAD.1987.1270318
   Sarbishei O., 2009, P ACM IEEE INT C FOR, P56
   SAVOJ H, 1990, P DES AUT C JUN, P297
   Schnarr E., 1998, SIGPLAN Notices, V33, P283, DOI 10.1145/291006.291063
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   *SPECINT, 2000, SPECINT2000 BENCHM
   Verma AK, 2008, DES AUT TEST EUROPE, P1092
   Wagner I, 2005, DES AUT CON, P783
   Wagner I, 2006, DES AUT CON, P344, DOI 10.1109/DAC.2006.229283
   WALKO J, 2007, EUROPE SUPPLIERS SCO
   Yamashita S, 2000, IEEE T COMPUT AID D, V19, P840, DOI 10.1109/43.856972
   Yamashita S, 1996, IEEE IC CAD, P254, DOI 10.1109/ICCAD.1996.569635
   Yang YS, 2007, ASIA S PACIF DES AUT, P402
NR 36
TC 7
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2010
VL 15
IS 3
AR 26
DI 10.1145/1754405.1754411
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 618NC
UT WOS:000279361400006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Malik, A
   Salcic, Z
   Roop, PS
AF Malik, Avinash
   Salcic, Zoran
   Roop, Partha S.
TI SystemJ Compilation Using the Tandem Virtual Machine Approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Languages; System-level design; SystemJ; compilation; esterel; virtual
   machines
AB SystemJ is a language based on the Globally Asynchronous Locally Synchronous ( GALS) paradigm. A SystemJ program is a collection of GALS nodes, also called clock domains, and each clock domain is a synchronous program that extends the Java language. Initial compilation of SystemJ has been to standard Java executing on a Java Virtual Machine (JVM), which is both inefficient and bulky for small embedded systems. This article proposes a new approach for compiling and executing SystemJ using a new type of virtual machine, called a Tandem Virtual Machine (TVM). The TVM approach provides an efficient implementation of SystemJ on both standard processors and resource-constrained embedded processors. The new approach is based on separating the control-driven and data-driven operations for execution on two virtual machines. While the JVM executes the data-driven operations, a Control Virtual Machine (CVM) is introduced to execute the control-driven parts of a SystemJ program. The TVM approach is capable of handling all data-driven and control-driven operations required by the GALS model. The benchmark results show that the TVM has code size improvements of over 60% on average and also a substantial improvement in execution speed over standard Java-based compilation.
C1 [Malik, Avinash; Salcic, Zoran; Roop, Partha S.] Univ Auckland, Dept Elect & Comp Engn, Auckland 1005, New Zealand.
C3 University of Auckland
RP Malik, A (corresponding author), Univ Auckland, Dept Elect & Comp Engn, 15 Princess St, Auckland 1005, New Zealand.
EM avimalik@gmail.com
RI Roop, Partha/AAL-2839-2020
OI Salcic, Zoran/0000-0001-7714-9848
CR [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], 2005, P 7 INT ACM SIGPLAN, DOI DOI 10.1145/1069774.1069782
   BERRY G, 1993, POPL 93, P85
   BERRY G, 1993, LECT NOTES COMPUTER
   Berry G., 1999, The esterel v5 language primer - version 5.21
   Boussinot F, 1998, SOFTWARE PRACT EXPER, V28, P1531, DOI 10.1002/(SICI)1097-024X(19981210)28:14<1531::AID-SPE218>3.0.CO;2-U
   Boussinot F, 1996, IEEE T SOFTWARE ENG, V22, P256, DOI 10.1109/32.491649
   BUTUCARU PD, 2002, THESIS ECOLE MINES P
   EDWARDS S, 2006, ESTBENCH ESTEREL BEN
   Edwards SA, 2002, IEEE T COMPUT AID D, V21, P169, DOI 10.1109/43.980257
   Edwards SA, 2006, IEEE T VLSI SYST, V14, P854, DOI 10.1109/TVLSI.2006.878473
   *EST TECHN SA, 2003, EST STUD REF MAN VER
   GRUIAN F, 2006, 4 INT C FORM METH MO
   HAZARD L, 1999, 3732 INRIA
   Hoare CAR., 1985, Communicating Sequential Processes
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   LI X, 2005, DAGSTUHL SEMINAR P, V4491
   MALIK A, 2006, 656 U AUCKL
   MALIK A, 2008, 13 IEEE AS PAC COMP
   MALIK A, 2006, 655 U AUCKL
   MALIK A, 2008, SYSTEMJ BENCHMARK SU
   MURATA T, 1989, IEEE T SOFTWARE ENG, V15, P314, DOI 10.1109/32.21759
   PLUMMER B, 2006, INT WORKSH SYNCHR LA
   RAMESH S, 1998, IFAC WORKSH DISTR CO
   Salcic Z, 2002, LECT NOTES COMPUT SC, V2438, P945
   Salcic Z, 2005, ASIA S PACIF DES AUT, P977, DOI 10.1145/1120725.1120771
   SIMON Y, 2008, MODEL DRIVEN HIGH LE
   Tardieu O., 2006, P 6 ACM IEEE INT C E, P142
   YOONG L, 2006, P SYNCHR LANG APPL P
NR 29
TC 12
Z9 13
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 34
DI 10.1145/1529255.1529256
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700001
DA 2024-07-18
ER

PT J
AU Marculescu, R
   Ogras, UY
   Zamora, NH
AF Marculescu, Radu
   Ogras, Umit Y.
   Zamora, Nicholas H.
TI Computation and communication refinement for multiprocessor SoC design:
   A system-level perspective
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE design; performance; embedded systems; energy optimization; performance
   analysis; Markov chains; communication; traffic; systems-on-chip;
   networks-on-chip; prototype
ID MODEL
AB Continuous advancements in semiconductor technology enable the design of complex systems-on-chips (SoCs) composed of tens or hundreds of IP cores. At the same time, the applications that need to run on such platforms have become increasingly complex and have tight power and performance requirements. Achieving a satisfactory design quality under these circumstances is only possible when both computation and communication refinement are performed efficiently, in an automated and synergistic manner. Consequently, formal and disciplined system-level design methodologies are in great demand for future multiprocessor design. This article provides a broad overview of some fundamental research issues and state-of-the-art solutions concerning both computation and communication aspects of system-level design. The methodology we advocate consists of developing abstract application and platform models, followed by application mapping onto the target platform, and then optimizing the overall system via performance analysis. In addition, a communication refinement step is critical for optimizing the communication infrastructure in this multiprocessor setup. Finally, simulation and prototyping can be used for accurate performance evaluation purposes.
C1 Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Marculescu, R (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM radum@ece.cmu.edu; uogras@ece.cmu.edu; nhz@ece.cmu.edu
RI Marculescu, Radu/AAR-5320-2021; Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; Marculescu, Radu/0000-0003-1826-7646
CR [Anonymous], P 21 INT C COMP DES
   [Anonymous], 1974, INFORM PROCESSING
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P DES AUT TEST EUR C
   ASCIA G, 2004, P INT C HARDW SOFTW
   Bailey N.T, 1975, The Mathematical Theory of Infectious Diseases and Its Applications
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   BARTIC TA, 2003, P INT S SYST ON CHIP
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Beran J., 1994, STAT LONG MEMORY PRO
   BERGSTRA JA, 1985, THEORETICAL COMPUT S, V37, P1
   BERTOZZI D, 2002, P DES AUT TEST EUR C
   Bertsekas D. P., 1992, Data Networks, V2nd
   CARLONI LP, 2002, IEEE MICRO SPECIAL I, V22, P5
   CHANDRA V, 2004, P DES AUT TEST EUR C
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Constantinescu C., 2002, P INT C DEP SYST NET
   CONSTANTINESCU C, 2001, P PAC RIM INT S DEP
   DALLY W, 2001, P 38 ACM IEEE DES AU
   Duato J., 2002, INTERCONNECTION NETW
   DUMITRAS T, 2003, P DES AUT TEST EUR C
   FERRARI A, 1999, P INT C COMP DES
   Flynn D, 1997, IEEE MICRO, V17, P20, DOI 10.1109/40.612211
   GEILEN MCW, 2005, P ACM IEEE DES AUT C
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   GOTZ N, 1993, LECT NOTES COMPUTER, V729
   HEDETNIEMI SM, 1988, NETWORKS, V18, P319, DOI 10.1002/net.3230180406
   Hemani A., 2000, Proceedings of the IEEE NorChip Conference, V31
   HILLSTONE J, 1996, COMPOSITIONAL APPROA
   HORST R, 1993, P 23 INT S FAULT TOL
   Hu J, 2005, IEE P-COMPUT DIG T, V152, P643, DOI 10.1049/ip-cdt:20045092
   HU J, IN PRESS IEEE T COMP
   HU J, 2004, P IEEE ACM INT C COM
   HU J, 2005, IEEE T COMPUT AIDED, V24
   HU J, 2004, P DES AUT C
   HUNG W, 2004, P IEEE C COMP DES
   *IBM, 2006, IBM CORECONNECT
   JANTSCH A, 2003, NETWORKS ON CHIP
   Kim J, 1996, IEEE T COMPUT, V45, P572, DOI 10.1109/12.509908
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   LEE HG, 2006, P DES AUT C
   LIEVERSE P, 2001, J VLSI SIGNAL PROCES, V29
   LIN T, 2002, P INT C COMP AID DES
   MALY W, 2001, P 38 C DES AUT
   MANOLACHE S, 2005, P DES AUT C
   MARCULESCU R, 2001, P IEEE ACM INT C COM
   MAXIAGUINE A, 2004, P AS S PAC DES AUT C
   Milner R., 1989, Communication and concurrency
   MISHRA P, ACM T DESIGN AUTOM E, V11, P626
   MORGENSTEIN A, 2004, P INT S SYST CHIP
   MURALI S, 2004, P DES AUT C
   MURALI S, 2004, P DES AUT TEST EUR C
   NANDI A, 2001, P 38 ACM IEEE DES AU
   NI LM, 1993, IEEE T COMPUT, V26
   NORROS I, 1994, QUEUEING SYST, V16, P387, DOI 10.1007/BF01158964
   *OCP IP, 2006, OCP DAT
   Ogras U, 2005, P 3 IEEE ACM IFIP
   OGRAS UY, 2005, P IEEE ACM INT C COM
   OGRAS UY, 2005, P DES AUT TEST EUR C
   OGRAS UY, 2006, P DES AUT TEST EUR C
   OGRAS UY, 2006, IEEE T VER LAR HSCSS, V14
   Peterson J.L., 1981, Petri Net Theory and the Modeling of Systems
   Pinto A, 2006, ACM T DES AUTOMAT EL, V11, P537, DOI 10.1145/1142980.1142982
   PIRRETTI M, 2004, P IEEE COMP SOC ANN
   PLATEAU B, 1991, J PARALLEL DISTR COM, V12, P370, DOI 10.1016/0743-7315(91)90007-V
   PLATEAU B, 1991, IEEE T SOFTW ENG, V17
   Pop P, 2006, ACM T DES AUTOMAT EL, V11, P593, DOI 10.1145/1142980.1142984
   SAASTAMOINEN I, 2003, P INT S CIRC SYST
   *SEM ASS, 2003, INT TECHN ROADM SEM
   Shang L, 2006, IEEE T COMPUT AID D, V25, P92, DOI 10.1109/TCAD.2005.852438
   SRINIVASAN K, 2004, P IEEE INT C COMP DE
   SRIRAM S, 2001, EMBEDDED MULTIPROCES
   Stewart W.J., 1994, Introduction to the Numerical Solution of Markov Chains
   STEWART WJ, 1995, EUR J OPER RES, V86, P503, DOI 10.1016/0377-2217(94)00075-N
   Trivedi K. S., 1982, PROBABILITY STAT REL
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   YANG G, 2004, P ACM 4 INT C EMB SO
   Ye T.T., 2002, P DES AUT C
   YE TT, 2003, P IEEE INT C APPL SP
NR 80
TC 11
Z9 12
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 564
EP 592
DI 10.1145/1142980.1142983
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300003
DA 2024-07-18
ER

PT J
AU Li, ZY
   Hong, XL
   Zhou, Q
   Bian, JN
   Yang, HH
   Pitchumani, V
AF Li, Zuoyuan
   Hong, Xianlong
   Zhou, Qiang
   Bian, Jinian
   Yang, Hannah H.
   Pitchumani, Vijay
TI Efficient thermal-oriented 3D floorplanning and thermal via planning for
   two-stacked-die integration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithm; design; performance; 3D IC; floorplanning; thermal
ID PLACEMENT
AB New three-dimensional (3D) floorplanning and thermal via planning algorithms are proposed for thermal optimization in two-stacked die integration. Our contributions include ( 1) a two-stage design flow for 3D floorplanning, which scales down the enlarged solution space due to multidevice layer structure; ( 2) an efficient thermal-driven 3D floorplanning algorithm with power distribution constraints; ( 3) a thermal via planning algorithm considering congestion minimization. Experiments results show that our approach is nine times faster with better solution quality compared to a recent published result. In addition, the thermal via planning approach is proven to be very efficient to eliminate localized hot spots directly.
C1 Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
   Intel Corp, Strateg CAD Lab, Hillsboro, OR 97124 USA.
C3 Tsinghua University; Intel Corporation
RP Li, ZY (corresponding author), Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
EM we97@mails.tsinghua.edu.cn; hxl-des@tsinghua.edu.cn;
   zhouqiang@tsinghua.edu.cn; bianjn@tsinghua.edu.cn;
   honghua.yang@intel.com; vija.pitchumani@intel.com
CR Al-Sarawi SF, 1998, IEEE T COMPON PACK B, V21, P2, DOI 10.1109/96.659500
   [Anonymous], P ISPD
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   Bazargan K, 1999, P IEEE RAP SYST PROT, P38, DOI 10.1109/IWRSP.1999.779029
   CHEN G, 2003, P 2003 ACM INT S PHY, V1, P75
   Cheng L, 2005, ASIA S PACIF DES AUT, P405
   Chu C.N., 1997, ISPD '97, P163
   Cong J, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P306, DOI 10.1109/ICCAD.2004.1382591
   Cong J, 2005, ASIA S PACIF DES AUT, P121, DOI 10.1145/1120725.1120787
   Das S., 2004, P INT S PHYS DES ISP, P108
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   Goplen B, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P86, DOI 10.1109/ICCAD.2003.1257591
   Goplen B., 2005, Proceedings of the 2005 international symposium on physical design - ISPD '05, P167
   Hong XL, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P8, DOI 10.1109/ICCAD.2000.896442
   LALL BS, 1994, INTERSOCIETY CONFERENCE ON THERMAL PHENOMENA IN ELECTRONIC SYSTEMS - I-THERM IV, P50, DOI 10.1109/ITHERM.1994.342914
   LI Z, 2005, P 2005 IEEE INT S CI, V6, P230
   Lou JN, 2002, IEEE T COMPUT AID D, V21, P32, DOI 10.1109/43.974135
   Shiu PH, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, P69
   Tsai CH, 2000, IEEE T COMPUT AID D, V19, P253, DOI 10.1109/43.828554
   Wang T., 2003, P ISPD, P10
   Yamazaki H, 2000, IEICE T FUND ELECTR, VE83A, P639
NR 21
TC 11
Z9 14
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 325
EP 345
DI 10.1145/1142155.1142159
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100004
DA 2024-07-18
ER

PT J
AU Padmanaban, S
   Tragoudas, S
AF Padmanaban, Saravanan
   Tragoudas, Spyros
TI Implicit grading of multiple path delay faults
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE reliability; verification; fault simulation; delay fault testing;
   decision diagrams
AB The problem of fault grading for multiple path delay faults is introduced and a method of obtain exact coverage is presented. The faults are represented and manipulated as combinational sets using zero-suppressed binary decision diagrams. The presented methodology for fault grading uses only a polynomial number of zero-suppressed binary decision diagram operations. The efficiency of the proposed method is demonstrated by the experimental results on the ISCAS'85 and ISCAS'89 benchmarks.
C1 Intel Corp, Hillsboro, OR 97124 USA.
   So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
C3 Intel Corporation; Southern Illinois University System; Southern
   Illinois University
RP Padmanaban, S (corresponding author), Intel Corp, 2501 NW 229th Ave,MS RA3-254, Hillsboro, OR 97124 USA.
EM saravanan.padmanaban@intel.com; spyros@engr.siu.edu
RI Padmanaban, Sanjeevikumar/K-5187-2019
OI Padmanaban, Sanjeevikumar/0000-0003-3212-2750
CR Cheng KT, 1996, IEEE T COMPUT AID D, V15, P845, DOI 10.1109/43.511566
   Deodhar JV, 2004, IEEE T VLSI SYST, V12, P636, DOI 10.1109/TVLSI.2004.827598
   Gharaybeh MA, 1998, IEEE T COMPUT AID D, V17, P324, DOI 10.1109/43.703822
   Kagaris D, 1997, IEEE T COMPUT AID D, V16, P309, DOI 10.1109/43.594836
   KAPOOR B, 1995, EUR CONF DESIG AUTOM, P516, DOI 10.1109/EDTC.1995.470352
   KE WD, 1995, IEEE T COMPUT, V44, P213, DOI 10.1109/12.364533
   Michael M, 2002, ACM T DES AUTOMAT EL, V7, P33, DOI 10.1145/504914.504916
   Michael MK, 2005, IEEE T VLSI SYST, V13, P996, DOI 10.1109/TVLSI.2005.853607
   MINATO S, 1993, ACM IEEE D, P272
   Padmanaban S, 2003, IEEE T COMPUT AID D, V22, P305, DOI 10.1109/TCAD.2002.807891
   POMERANZ I, 2000, IEEE T COMPUT AID D, V19, P1347
   Tekumalla RC, 2001, IEEE T COMPUT AID D, V20, P1426, DOI 10.1109/43.969436
NR 12
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 346
EP 361
DI 10.1145/1142155.1142160
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100005
DA 2024-07-18
ER

PT J
AU Ghosh, A
   Givargis, T
AF Ghosh, A
   Givargis, T
TI Cache optimization for embedded processor cores: An analytical approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithm; design; cache optimization; core-based design; design space
   exploration; system-on-a-chip
AB Embedded microprocessor cores are increasingly being used in embedded and mobile devices. The software running on these embedded microprocessor cores is often a priori known; thus, there is an opportunity for customizing the cache subsystem for improved performance. In this work, we propose an efficient algorithm to directly compute cache parameters satisfying desired performance criteria. Our approach avoids simulation and exhaustive exploration, and, instead, relies on an exact algorithmic approach. We demonstrate the feasibility of our algorithm by applying it to a large number of embedded system benchmarks.
C1 Univ Calif Irvine, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Univ Calif Irvine, 444 Comp Sci Bldg, Irvine, CA 92697 USA.
EM arijitg@ics.uci.edu; givargis@ics.uci.edu
CR [Anonymous], INT TECHNOLOGY ROADM
   BAER J, 1998, P INT C COMP ARCH
   BALASUBRAMONIAN.R, 2000, P INT S MICR
   BREHOB M, 1996, ANAL MODEL LOCALITY
   Harper JS, 1999, IEEE T COMPUT, V48, P1009, DOI 10.1109/12.805152
   HILL MD, 1987, THESIS U CALIFORNIA
   KIROVSKI D, 1998, P AS S PAC DES AUT C
   Kozyrakis CE, 1998, COMPUTER, V31, P24, DOI 10.1109/2.730733
   LAJOLO M, 1999, P IEEE A VOLT MEM WO
   LEE C, 1997, P INT S MICR
   LI Y, 1998, P DES AUT C
   MALIK A, 2000, P INT S LOW POW EL D
   Mattson Richard L., 1970, IBM SYST J, V9, P2
   PETROV P, 2001, P INT WORKSH HW SW C
   Sato T, 2000, IEE P-COMPUT DIG T, V147, P369, DOI 10.1049/ip-cdt:20000889
   SHIUE W, 1999, P DES AUT C
   SU C, 1995, P INT S LOW POW EL D
   Suzuki K, 1998, IEEE MICRO, V18, P36, DOI 10.1109/40.671401
   VAHID F, 1999, P INT S LOW POW EL D
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   WU Z, 1999, P INT WORKSH HW SW C
NR 21
TC 23
Z9 28
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2004
VL 9
IS 4
BP 419
EP 440
DI 10.1145/1027084.1027086
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 879PF
UT WOS:000225729000002
DA 2024-07-18
ER

PT J
AU Bunker, A
   Gopalakrishnan, G
   Mckee, SA
AF Bunker, A
   Gopalakrishnan, G
   Mckee, SA
TI Formal hardware specification languages for protocol compliance
   verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 4th Grace Hopper Celebration of Women in Computing Conference
CY OCT 09-12, 2002
CL VANCOUVER, CANADA
SP Inst Women & Technol
DE languages; verification; e; Esterel; Heterogeneous Hardware Logic;
   hardware monitors; Hierarchical Annotated Action Diagrams; Java; Lava;
   Live Sequence Charts; message sequence charts; Objective VHDL; OpenVera;
   property specification language; SpecC; specification and description
   language; SystemC; SystemVerilog; statecharts; timing diagrams; the
   Unified Modeling Language
ID MODEL CHECKING; TEMPORAL LOGIC
AB The advent of the system-on-chip and intellectual property hardware design paradigms makes protocol compliance verification increasingly important to the success of a project. One of the central tools in any verification project is the modeling language, and we survey the field of candidate languages for protocol compliance verification, limiting our discussion to languages originally intended for hardware and software design and verification activities. We frame our comparison by first constructing a taxonomy of these languages, and then by discussing the applicability of each approach to the compliance verification problem. Each discussion includes a summary of the development of the language, an evaluation of the language's utility for our problem domain, and, where feasible, an example of how the language might be used to specify hardware protocols. Finally, we make some general observations regarding the languages considered.
C1 Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
   Univ Utah, Sch Comp, Salt Lake City, UT 84112 USA.
   Cornell Univ, Sch Elect & Comp Engn, Ithaca, NY 14853 USA.
C3 Utah System of Higher Education; University of Utah; Utah System of
   Higher Education; University of Utah; Cornell University
RP Univ Utah, Sch Comp, 50 S Cent Campus Dr,Room 3190, Salt Lake City, UT 84112 USA.
EM bunker@acm.org; ganesh@cs.utah.edu; sam@csl.cornell.edu
CR ABARBANEL Y, 2000, LECT NOTES COMPUTER, V1855, P538, DOI DOI 10.1007/10722167_40
   *ACC ORG INC, 2002, SYSTEMVERILOG 3 0 AC
   Allara A, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P261, DOI 10.1109/ASPDAC.1998.669461
   Alur R., 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium, P304, DOI 10.1109/ICSE.2000.870421
   Alur R, 1999, LECT NOTES COMPUT SC, V1664, P114
   Amla N, 2002, LECT NOTES COMPUT SC, V2529, P226
   Amla N, 2001, LECT NOTES COMPUT SC, V2102, P387
   Amla N, 2000, LECT NOTES COMPUT SC, V1954, P283
   AMLA N, 2001, LNCS, V2031, P465
   AMLA N, 1999, LECT NOTES COMPUTER, V1703, P465
   Amon T, 1997, DES AUT CON, P226, DOI 10.1145/266021.266071
   Andre Ch., 1996, CESA
   [Anonymous], SPECC LANGUAGE REFER
   [Anonymous], P INT C AUT SOFTW EN
   [Anonymous], 2003, PROP SPEC LANG REF M
   [Anonymous], 1974, PROC IFIP C 74
   [Anonymous], OMG UN MOD LANG SPEC
   Armoni R, 2002, LECT NOTES COMPUT SC, V2280, P296
   ASHENDEN PJ, 1997, VHDL INT US FOR C P
   BARESI L, 2002, SOC DESIGN PROCESS S, V17
   Beer I, 1996, DES AUT CON, P655, DOI 10.1109/DAC.1996.545656
   Beer I, 2001, LECT NOTES COMPUT SC, V2102, P363
   BEER I, 1997, LECT NOTES COMPUTER, V1254
   Bell R., 1998, HEALTH TECHNOL ASSES, V2, P1
   BERGERON J, 2000, P SYN US GROUP
   Berry G, 2000, FOUNDAT COMPUT, P425
   BERRY G, 2000, HARDWARE ESTEREL LAN
   Berry G., 1999, The esterel v5 language primer - version 5.21
   Bhasker J., 2002, SYSTEMC PRIMER
   BIANCO VD, 2002, SOC DESIGN PROCESS S, V16
   Bjesse P., 1998, ICFP '98
   BLANC L, 2000, P INT SUMM SCH ADV M
   BOGER E, 2000, LECT NOTES COMPUTER, V1816, P298
   BOHN J, 2002, SOC DESIGN PROCESS S, V34
   Booch Grady, 1999, UNIFIED MODELING LAN, DOI DOI 10.1007/3-540-40011-7_10
   BOZGA B, 2001, LECT NOTES COMPUTER, V2078, P223
   BOZGA M, 2000, P SAM 00 2 WORKSH SD, P108
   BRAT G, 2000, P WORKSH ADV VER
   BRICKFORD M, 1998, LIGHTWEIGHT ANAL UML
   BRUNELLI M, 2001, SYN US GROUP P
   Bunker A, 2001, SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P95, DOI 10.1109/HLDVT.2001.972814
   BUNKER A, 2002, SOC DESIGN PROCESS S, V48
   CABANIS D, 1996, VHDL US FOR SIG VHDL, P265
   CLAESSEN K, 2000, TUTORIAL LAVA HARDWA
   Clark T., 2001, P WORKSH LANG DESCR
   Damm W, 2001, FORM METHOD SYST DES, V19, P121, DOI 10.1023/A:1011279932612
   Damm W, 2001, FORM METHOD SYST DES, V19, P45, DOI 10.1023/A:1011227529550
   Domer R., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P49, DOI 10.1109/ASPDAC.2000.835069
   DOMER R, 1998, COMPARISON SCENIC DE
   Domer Rainer., 1998, The SpecC language reference manual
   Drechsler R, 2002, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P337, DOI 10.1109/DSD.2002.1115387
   Ellsberger J., 1997, SDL: formal object-oriented language for communicating systems
   FISLER K, 1996, THESIS INDIANA U BLO
   FISLER K, 1999, J LOGIC LANG INFORM, V8, P3
   *FORM METH GROUP, 2001, EDL
   *FORM METH GROUP, 2000, GUID SUG FORM SPEC L
   Fowler Martin., 1999, UML DISTILLED, V2nd
   FRANCE RB, 1997, P 2 IFIP C FORM METH, P247
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   GAJSKI DD, 1999, ICS9956 U CAL DEP IN
   Goering R., 2003, EE Times
   GORDON MJC, 2002, TRACK B P 15 INT C T, P87
   Gunter E. L., 2001, Tools and Algorithms for the Construction and Analysis of Systems. 7th International Conference, TACAS 2001. Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2001. Proceedings (Lecture Notes in Computer Science Vol.2031), P496
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Harel D, 2002, LECT NOTES COMPUT SC, V2517, P378
   Harel D, 2002, MASCOTS 2002: 10TH IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATIONS SYSTEMS, PROCEEDINGS, P193, DOI 10.1109/MASCOT.2002.1167077
   Harel D, 2001, COMPUTER, V34, P53, DOI 10.1109/2.895118
   HAREL D, 1987, IEEE LICS LOGIC COMP, P54
   Helaihel R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P690, DOI 10.1109/ICCAD.1997.643613
   Helbig J., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P142, DOI 10.1109/EDTC.1994.326884
   Henriksen JG, 2000, LECT NOTES COMPUT SC, V1853, P675
   Hollander Y, 2001, TOOLS, V38, P41, DOI 10.1109/TOOLS.2001.911754
   HUSSMANN H, 2002, SOC DESIGN PROCESS S, V15
   JAMES P, 2000, P SYN US GROUP
   Khordoc K., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P21, DOI 10.1145/270580.270582
   KHORDOC K, 1991, P IEEE INT C COMP AI, P358
   KHORDOC K, 1996, THESIS MCGILL U MONT
   Kim SK, 1999, LECT NOTES COMPUT SC, V1723, P83
   KLOSE J, 2001, LNCS, V2031, P512
   KRISHNAMOORTHY S, 2002, P SYN US GROUP
   KRUGER I, 1999, DISTRIBUTED PARALLEL
   Kuhn T, 2001, DES AUT CON, P413, DOI 10.1109/DAC.2001.935544
   Kuhn T., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P790, DOI 10.1109/DAC.1999.782130
   KUHN T, 1998, P WORKSH SYST DES AU
   Levin V, 2001, LECT NOTES COMPUT SC, V2102, P378
   Luth K, 1998, P IEEE RAP SYST PROT, P212, DOI 10.1109/IWRSP.1998.676694
   LUTTGEN G, 2000, 200012 ICASE NASA LA
   Madhusudan P, 2001, LECT NOTES COMPUT SC, V2076, P809
   Madhusudan P., 2001, Proceedings (Lecture Notes in Computer Science, V2245, P256, DOI [10.1007/3-540-45294-X22, DOI 10.1007/3-540-45294-X22]
   Monaco J, 1996, DES AUT CON, P319, DOI 10.1109/DAC.1996.545594
   MOORBY P, 2003, P DES VER C
   Mueller W, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P150, DOI 10.1109/ISSS.2002.1227168
   Mueller W, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P64, DOI 10.1109/DATE.2001.915002
   Muscholl A, 2001, LECT NOTES COMPUT SC, V2076, P720
   Muscholl A, 1998, LECT NOTES COMPUT SC, V1378, P226, DOI 10.1007/BFb0053553
   MUSCHOLL A, 2000, P SDL MSC WORKSH
   MUSCHOLL A, 1999, LNCS, V1672, P81
   PNUELI A, 1991, LECT NOTES COMPUT SC, V526, P244
   Putzke-Roming W, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P242, DOI 10.1109/DATE.1998.655863
   RADETZKI M, 1997, P WORKSH LIB COMP MO
   RICHTERS M, 1998, LNCS, V1507, P449
   RICHTERS M, 2001, LNCS, V2263, P43
   RUMBAUGH J., 1999, OBJECT TECHNOLOGY SE
   SANTARINI M, 2001, EE TIMES
   SHARYGINA N, 2001, LECT NOTES COMPUTER, V2029, P318
   Shimizu K, 2002, DES AUT CON, P801, DOI 10.1109/DAC.2002.1012732
   Shimizu K, 2000, LECT NOTES COMPUT SC, V1954, P335
   SHIMIZU K, 2001, LECT NOTES COMPUTER, V2114, P340
   SUTHERLAND S, 2002, P HDL C
   SUTHERLAND S, 2003, P DES VER C
   SWAMY S, 1995, COMPUTER, V28, P18, DOI 10.1109/2.467587
   SWAN S, 2001, INTRO SYSTEM LEVEL M
   *SYN INC, 2002, OPENVERA ASS OVA FOR
   *SYN INC, 2001, OPENVERA TECHN BACKG
   *SYN INC, 2001, OPENVERA 1 01 LANG R
   Tanenbaum Andrew S., 1998, COMPUTER NETWORKS
   THOMPSON K., 2002, P SYN US GROUP
   *VERS DES INC, 1999, SPEC BAS VER
   WALKUP EA, 1994, ACM IEEE D, P106
   WANG R, 2002, P SYN US GROUP
   WARMER J, 2000, OBJECT CONSTRAINT LA
   Young JS, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P70, DOI 10.1109/DAC.1998.724442
   ZIPPELIUS R, 1992, P VHDL FOR CAD EUR, P155
NR 123
TC 22
Z9 23
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2004
VL 9
IS 1
BP 1
EP 32
DI 10.1145/966137.966138
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 768UZ
UT WOS:000188554600001
DA 2024-07-18
ER

PT J
AU Kuchcinski, K
AF Kuchcinski, K
TI Constraints-driven scheduling and resource assignment
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; experimentation; constraint programming; high-level synthesis;
   resource assignment; scheduling; system-level synthesis
ID DISTRIBUTED EMBEDDED SYSTEMS; GRAPHS
AB This paper describes a new method for modeling and solving different scheduling and resource assignment problems that are common in high-level synthesis (HLS) and system-level synthesis. It addresses assignment of resources for operations and tasks as well as their static, off-line scheduling. Different heterogeneous constraints are considered for these problems. These constraints can be grouped into two classes: problem-specific constraints and design-oriented constraints. They are uniformly modeled, in our approach, by finite domain (FD) constraints and solved using related constrained programming (CP) techniques. This provides a way to improve quality of final solutions. We have developed in Java a constraint solver engine, JaCoP ( Java Constraint Programming), to evaluate this approach. This solver and a related framework make it possible to model different resource assignment and scheduling problems, and handle them uniformly. The JaCoP prototype system has been extensively evaluated on a number of HLS and system-level synthesis benchmarks. We have been able to obtain optimal results together with related proofs of optimality for all HLS scheduling benchmarks and for all explored design styles ( except one functional pipeline design). Many system-level benchmarks can also be solved optimally. For large randomly generated task graphs, we have used heuristic search methods and obtained results that are 1 - 3% worse than lower bounds or optimal results. These experiments have proved the feasibility of the presented approach.
C1 Lund Univ, Dept Comp Sci, S-22100 Lund, Sweden.
C3 Lund University
RP Lund Univ, Dept Comp Sci, Box 118, S-22100 Lund, Sweden.
EM krzysztof.kuchcinski@cs.lth.se
RI Kuchcinski, Krzysztof/IQT-4167-2023
OI Kuchcinski, Krzysztof/0000-0001-8941-459X; Katkoori,
   Srinivas/0000-0002-7589-5836
CR AGGOUN A, 1993, MATH COMPUT MODEL, V17, P57, DOI 10.1016/0895-7177(93)90068-A
   AMON T, 1992, 29TH ACM/IEEE DESIGN AUTOMATION CONFERENCE : PROCEEDINGS, P410
   [Anonymous], 1998, PROGRAMMING CONSTRAI
   Bakshi S, 1999, IEEE T VLSI SYST, V7, P419, DOI 10.1109/92.805749
   BELDICEANLI N, 1997, 2 MET INT C MIC 97 S
   Bender A, 1996, EUR CONF DESIG AUTOM, P275, DOI 10.1109/EDTC.1996.494313
   BIEKER U, 1995, P DES AUT C JUN, P605
   CARLIER J, 1989, MANAGE SCI, V35, P164, DOI 10.1287/mnsc.35.2.164
   CASEAU Y, 1994, P 11 INT C LOG PROGR
   CASEAU Y, 1995, 9525 LIENS
   Chaudhuri S, 1997, IEEE T VLSI SYST, V5, P69, DOI 10.1109/92.555988
   *COSYTEC, 1996, CHIP SYST DOC
   Dave BP, 1999, IEEE T VLSI SYST, V7, P92, DOI 10.1109/92.748204
   *DCDL, 2000, QUICK REF GUID DES C
   Dick R. P., 1997, P 1997 IEEE ACM INT, P522
   ELES P, 1997, SYSTEM SYNTHESIS VHD
   GIRODIAS P, 1997, P EUR DES TEST C PAR
   GRUIAN F, 1999, P 2K EUR C MIL IT
   Hwang K., 1993, Advanced Computer Architecture: Parallelism, Scalability, Programmability
   KATKOORI S, 2000, P IEEE INT S CIRC SY
   KOUNTOURIS A, 2000, P 1O INT S SYST SYNT
   Kuchcinski K, 2001, J SYST ARCHITECT, V47, P241, DOI 10.1016/S1383-7621(00)00048-5
   KUCHCINSKI K, 1998, P 24 EUR C WORKSH DI
   KUCHCINSKI K, 2001, P S DIG SYST DES
   KUCHCINSKI K, 1999, P DES AUT TEST EUR C
   KUCHCINSKI K, 1997, P 10 INT S SYST SYNT
   Kwok YK, 1996, IEEE T PARALL DISTR, V7, P506, DOI 10.1109/71.503776
   Lakshminarayana G, 2000, IEEE T COMPUT AID D, V19, P308, DOI 10.1109/43.833200
   Li J, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P457, DOI 10.1109/DATE.1998.655898
   LIU J, 2001, P 9 INT S HARDW SOFT
   Maestre R, 2001, IEEE T VLSI SYST, V9, P173, DOI 10.1109/92.920831
   MARTIN P, 1996, P 5 INT C INT PROGR, P389
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   PRAKASH S, 1992, J PARALLEL DISTR COM, V16, P338, DOI 10.1016/0743-7315(92)90017-H
   Purna KMG, 1999, IEEE T COMPUT, V48, P579, DOI 10.1109/12.773795
   SCHULTE C, 2001, FINITE DOMAIN CONSTR
   *SICS, 2002, SICSTUS PROL US MAN
   SZYMANEK R, 2000, P 2 INT C PRACT APPL
   SZYMANEK R, 2001, P 9 INT S HARDW SOFT
   Verhaegh WFJ, 2001, IEEE T COMPUT AID D, V20, P1185, DOI 10.1109/43.952736
   Wurtz J., 1997, Operations Research Proceedings 1996. Selected Papers of the Symposium on Operations Research (SOR 96), P218
   Yang P, 2001, IEEE DES TEST COMPUT, V18, P46, DOI 10.1109/54.953271
NR 42
TC 85
Z9 93
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2003
VL 8
IS 3
BP 355
EP 383
DI 10.1145/785411.785416
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 696JX
UT WOS:000183884800005
DA 2024-07-18
ER

PT J
AU Lu, HX
   Xing, Y
   Gupta, A
   Malik, S
AF Lu, Huaixi
   Xing, Yue
   Gupta, Aarti
   Malik, Sharad
TI SoC Protocol Implementation Verification Using Instruction-Level
   Abstraction Specifications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE System-on-chip; hardware protocol specification; instruction-level
   abstraction; formal verification; sequential equivalence checking;
   refinement checking
ID CHECKING
AB In modern systems-on-chips, several hardware protocols are used for communication and interaction among different modules. These protocols are complex and need to be implemented correctly for correct operation of the system-on-chip. Therefore, protocol verification has received significant attention. However, this verification is often limited to checking high-level properties on a protocol specification or an implementation. Verifying these properties directly on an implementation faces scalability challenges due to its size and design complexity. Further, even after some high-level properties are verified, there is no guarantee that an implementation fully complies with a given specification, even if the same properties have also been checked on the specification. We address these challenges and gaps by adding a layer of component specifications, one for each component in the protocol implementation, and specifying and verifying the interactions at the interfaces between each pair of communicating components. We use the recently proposed formal model termed Instruction-Level Abstraction (ILA) as a component specification, which includes an interface specification for the interactions in composing different components. The use of ILA models as component specifications allows us to decompose the complete verification task into two sub-tasks: checking that the composition of ILAs is sequentially equivalent to a verified formal protocol specification, and checking that the protocol implementation is a refinement of the ILA composition. This check requires that each component implementation is a refinement of its ILA specification and includes interface checks guaranteeing that components interact with each other as specified. We have applied the proposed ILA-based methodology for protocol verification to several third-party design case studies. These include an AXI on-chip communication protocol, an off-chip communication protocol, and a cache coherence protocol. For each system, we successfully detected bugs in the implementation, and show that the full formal verification can be completed in reasonable time and effort.
C1 [Lu, Huaixi; Xing, Yue; Gupta, Aarti; Malik, Sharad] Princeton Univ, 1 Nassau Hall, Princeton, NJ 08544 USA.
C3 Princeton University
RP Lu, HX (corresponding author), Princeton Univ, 1 Nassau Hall, Princeton, NJ 08544 USA.
EM huaixil@princeton.edu; yuex@princeton.edu; aarti@cs.princeton.edu;
   sharad@princeton.edu
OI Lu, Huaixi/0000-0002-3875-1761; Malik, Sharad/0000-0002-0837-5443
FU Applications Driving Architectures (ADA) Research Center, a JUMP Center
   - SRC; DARPA; NSF [1628926]; DARPA POSH Program Project: Upscale:
   Scaling up formal tools for POSH Open Source Hardware
FX This work was supported by the Applications Driving Architectures (ADA)
   Research Center, a JUMP Center co-sponsored by SRC and DARPA. This
   research is also funded in part by NSF award number 1628926, XPS: FULL:
   Hardware Software Abstractions: Addressing Specification and
   Verification Gaps in Accelerator-Oriented Parallelism, and the DARPA
   POSH Program Project: Upscale: Scaling up formal tools for POSH Open
   Source Hardware.
CR Agha Gul, 2005, P INT WORKSH FDN COM
   Alur R, 1998, LECT NOTES COMPUT SC, V1427, P521, DOI 10.1007/BFb0028774
   Balkind J, 2016, ACM SIGPLAN NOTICES, V51, P217, DOI 10.1145/2954679.2872414
   Blanchet B, 2012, LECT NOTES COMPUT SC, V7215, P3, DOI 10.1007/978-3-642-28641-4_2
   Boulé M, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297670
   Burch J. R., 1994, Computer Aided Verification. 6th International Conference, CAV '94. Proceedings, P68
   Cadence Design Systems Inc, 2018, JasperGold: Formal Property Verification App
   Cerny E., 2015, SVA: The Power of Assertions in SystemVerilog
   Choi J, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3110268
   Chou CT, 2004, LECT NOTES COMPUT SC, V3312, P382
   Christensen M, 2021, PROCEEDINGS OF THE 42ND ACM SIGPLAN INTERNATIONAL CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '21), P175, DOI 10.1145/3453483.3454037
   DILL DL, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P522, DOI 10.1109/ICCD.1992.276232
   Dutertre B, 2008, INT FED INFO PROC, V253, P189
   Eisner C, 2000, DES AUT CON, P724, DOI 10.1145/337292.337757
   Evrard H, 2020, ELECTRON P THEOR COM, P15, DOI 10.4204/EPTCS.316.2
   Gerard J.H., 2003, The spin model checker: Primer and reference manual
   Giannakopoulou Dimitra, 2018, Handbook of Model Checking, P345, DOI DOI 10.1007/978-3-319-10575-8_12
   Giridhar Perumalla, 2019, 2019 1st International Conference on Advanced Technologies in Intelligent Control, Environment, Computing & Communication Engineering (ICATIECE), P310, DOI 10.1109/ICATIECE45860.2019.9063856
   Henzinger T. A., 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P494, DOI 10.1109/ICCAD.1999.810700
   Herdt V, 2018, DES AUT TEST EUROPE, P1508, DOI 10.23919/DATE.2018.8342253
   Hofer Birgit, 2018, P 29 INT WORKSHOP PR, P1
   Huang BY, 2019, LECT NOTES COMPUT SC, V11427, P351, DOI 10.1007/978-3-030-17462-0_21
   Huang BY, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3282444
   IEEE, 2005, IEEE Standard 1850-2005
   Jhala R, 2001, LECT NOTES COMPUT SC, V2102, P396
   Joshi R, 2003, FORM METHOD SYST DES, V22, P125, DOI 10.1023/A:1022969405325
   Khasidashvili Z, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P58, DOI 10.1109/ICCAD.2004.1382543
   Knodel Mallory, 2020, Terminology, Power and Inclusive Language
   Lamport L., 2002, SPECIFYING SYSTEMS T
   Li YJ, 2016, PR IEEE COMP DESIGN, P560, DOI 10.1109/ICCD.2016.7753341
   Mann Makai, 2019, AXI Protocol Checker for the OH! Implementation of the AXI Protocol
   Manolios P, 2005, IEEE IC CAD, P863, DOI 10.1109/ICCAD.2005.1560183
   Manolios P, 2008, IEEE T VLSI SYST, V16, P353, DOI 10.1109/TVLSI.2008.918120
   Mattarei C, 2018, PROCEEDINGS OF THE 2018 18TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD), P7
   McMillan KL, 1997, LECT NOTES COMPUT SC, V1254, P24
   Mneimneh MN, 2005, IEEE DES TEST COMPUT, V22, P248, DOI 10.1109/MDT.2005.68
   Namjoshi KS, 2016, LECT NOTES COMPUT SC, V9636, P589, DOI 10.1007/978-3-662-49674-9_39
   Nguyen MD, 2008, IEEE T COMPUT AID D, V27, P2068, DOI 10.1109/TCAD.2008.2006092
   Nguyen Minh D., 2009, P 2009 FOR SPEC DES, P1
   Nikhil R, 2004, Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P69
   O'Leary John, 2009, Proceedings of the 2009 9th International Conference Formal Methods in Computer-Aided Design (FMCAD), P172, DOI 10.1109/FMCAD.2009.5351126
   Olofsson Andreas., 2016, Epiphany eLink AXI
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P75, DOI 10.1109/ISSS.2001.957916
   Pierre L, 2021, INTEGRATION, V76, P190, DOI 10.1016/j.vlsi.2020.06.003
   Regnier P, 2009, ELECTRON NOTES THEOR, V240, P221, DOI 10.1016/j.entcs.2009.05.054
   Rogin F, 2008, DES AUT TEST EUROPE, P1394
   Rose Adam, 2005, Open SystemC Initiative, V1, P1
   Roychoudhury A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P828
   Talupur M, 2008, 2008 FORMAL METHODS IN COMPUTER-AIDED DESIGN, P69
   Taylor MB, 2018, DES AUT CON, DOI 10.1145/3195970.3199848
   van Eijk CAJ, 2000, IEEE T COMPUT AID D, V19, P814, DOI 10.1109/43.851997
   Vasudevan S, 2010, DES AUT TEST EUROPE, P626
   Vijayaraghavan M, 2015, LECT NOTES COMPUT SC, V9207, P109, DOI 10.1007/978-3-319-21668-3_7
   Vu TD, 2008, LECT NOTES COMPUT SC, V5140, P413
   WINDLEY PJ, 1995, IEEE T COMPUT, V44, P54, DOI 10.1109/12.368009
   Xing Y, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1130, DOI 10.23919/DATE51398.2021.9474194
   Xing Y, 2022, ICCAD-IEEE ACM INT, DOI 10.1145/3508352.3549341
   Yean-Ru Chen, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P299, DOI 10.1109/ICGCS.2010.5543050
NR 58
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 89
DI 10.1145/3610292
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600002
OA hybrid
DA 2024-07-18
ER

PT J
AU Utyamishev, D
   Partin-Vaisband, I
AF Utyamishev, Dmitry
   Partin-Vaisband, Inna
TI Multiterminal Pathfinding in Practical VLSI Systems with Deep Neural
   Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Computer-aided design; CAD; electronic design automation; EDA;
   pathfinding; global routing; machine learning; deep learning; deep
   neural networks; DeconvNets; convolutional neural networks; ConvNets;
   generative adversarial networks; GANs; variational autoencoders; VAEs
ID STEINER TREE CONSTRUCTION
AB A multiterminal obstacle-avoiding pathfinding approach is proposed. The approach is inspired by deep image learning. The key idea is based on training a conditional generative adversarial network (cGAN) to interpret a pathfinding task as a graphical bitmap and consequently map a pathfinding task onto a pathfinding solution represented by another bitmap. To enable the proposed cGAN pathfinding, a methodology for generating synthetic dataset is also proposed. The cGAN model is implemented in Python/Keras, trained on synthetically generated data, evaluated on practical VLSI benchmarks, and compared with state-of-the-art. Due to effective parallelization on GPU hardware, the proposed approach yields a state-of-the-art-like wirelength and a better runtime and throughput for moderately complex pathfinding tasks. However, the runtime and throughput with the proposed approach remain constant with an increasing task complexity, promising orders of magnitude improvement over state-of-the-art in complex pathfinding tasks. The cGAN pathfinder can be exploited in numerous high throughput applications, such as, navigation, tracking, and routing in complex VLSI systems. The last is of particular interest to this work.
C1 [Utyamishev, Dmitry; Partin-Vaisband, Inna] Univ Illinois, 851 S Morgan St, Chicago, IL 60607 USA.
C3 University of Illinois System; University of Illinois Chicago;
   University of Illinois Chicago Hospital
RP Utyamishev, D (corresponding author), Univ Illinois, 851 S Morgan St, Chicago, IL 60607 USA.
EM dutyam2@uic.edu; vaisband@uic.edu
RI Partin-Vaisband, Inna/AAX-7721-2021
OI Partin-Vaisband, Inna/0000-0002-6399-6672; Utyamishev,
   Dmitry/0000-0002-9027-8190
CR Ajwani G, 2011, IEEE T COMPUT AID D, V30, P194, DOI 10.1109/TCAD.2010.2096571
   Chan WTJ, 2017, ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P15, DOI 10.1145/3036669.3036681
   Chan WTJ, 2016, PR IEEE COMP DESIGN, P41, DOI 10.1109/ICCD.2016.7753259
   Chen HY, 2009, ASIA S PACIF DES AUT, P582, DOI 10.1109/ASPDAC.2009.4796543
   Chen R., 2021, Advances in Neural Information Processing Systems, P16508
   Chu C, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P696, DOI 10.1109/ICCAD.2004.1382665
   Deshpande A, 2017, PROC CVPR IEEE, P2877, DOI 10.1109/CVPR.2017.307
   Dolgov S, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942107
   Hu Jie, 2010, Proceedings of the 2010 International Conference of Information Science and Management Engineering, P35, DOI 10.1109/ISME.2010.191
   Juhl D, 2018, MATH PROGRAM COMPUT, V10, P487, DOI 10.1007/s12532-018-0135-8
   Kahng AB, 2011, VLSI PHYSICAL DESIGN: FROM GRAPH PARTITIONING TO TIMING CLOSURE, P1, DOI 10.1007/978-90-481-9591-6
   Kang I, 2018, 2018 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), DOI 10.1145/3225209.3225210
   Lerer A, 2019, Arxiv, DOI arXiv:1903.12287
   Liao HG, 2020, J MECH DESIGN, V142, DOI 10.1115/1.4045044
   Lin CW, 2008, IEEE T COMPUT AID D, V27, P2007, DOI 10.1109/TCAD.2008.2006095
   Liu ST, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1821, DOI 10.23919/DATE51398.2021.9473959
   Maarouf D, 2018, I C FIELD PROG LOGIC, P427, DOI 10.1109/FPL.2018.00079
   Mantik S, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P140, DOI 10.1145/3177540.3177562
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Olston C, 2017, Arxiv, DOI arXiv:1712.06139
   Pui CW, 2017, ICCAD-IEEE ACM INT, P929, DOI 10.1109/ICCAD.2017.8203880
   Jain SR, 2017, Arxiv, DOI arXiv:1706.08948
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Tabrizi AF, 2018, DES AUT CON, DOI 10.1145/3195970.3195975
   Tang H, 2020, IEEE ACCESS, V8, P68593, DOI 10.1109/ACCESS.2020.2986138
   Utyamishev D., 2020, Proceedings of the 57th ACM/IEEE Design Automation Conference, Virtual, P1
   Wang RX, 2016, IEEE T IMAGE PROCESS, V25, P2117, DOI 10.1109/TIP.2016.2541318
   Xie ZY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240843
   Yu CX, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317876
   Zhou ZH, 2019, 2019 ACM/IEEE 1ST WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), DOI 10.1109/mlcad48534.2019.9142082
   Zhu KR, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942164
NR 31
TC 1
Z9 1
U1 5
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 51
DI 10.1145/3564930
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU De Oliveira, RG
   Navet, N
   Henkel, A
AF De Oliveira, Ricardo Gonzalez
   Navet, Nicolas
   Henkel, Achim
TI Multi-Objective Optimization for Safety-Related Available E/E
   Architectures Scoping Highly Automated Driving Vehicles
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Automated driving; model based systems engineering; design patterns;
   automotive; E/E architecture; safety; availability; time-sensitive
   networking; design space exploration
ID STANDARDS
AB Megatrends such as Highly Automated Driving (HAD) (SAE >= Level 3), electrification, and connectivity are reshaping the automotive industry. Together with the new technologies, the business models will also evolve, opening up new possibilities and new fields of competition. To cope with the ongoing advances, new Electric/Electronic (E/E) architecture patterns are emerging in the sector, distributing the vehicle functions across several processing devices and enhancing the connectivity between them via Ethernet-based networks. Upcoming systems will demand Safety-Related Availability (SaRA) requirements in mixed-critical E/E architectures that challenge the concept of freedom from interference defined in ISO 26262. This work explores the concepts of SaRA system development according to ISO 26262, building a framework based on model-based systems engineering to evaluate feasible next-generation automotive E/E architecture designs with a multiobjective analysis. Additionally, we propose a pattern template for SaRA systems to automate the architecture synthesis. To illustrate the framework created, we evaluate a set of automotive E/E architectures synthesized to support mixed-critical vehicle features, including SaRA SAE Level-3 functions, considering the communication networks' performance as well as hardware and safety-related development costs. This work presents a methodology for original equipment manufacturers and Tier-1 suppliers that enables them to make the trade-offs arising in the design of E/E architectures based on quantified information.
C1 [De Oliveira, Ricardo Gonzalez; Navet, Nicolas] Univ Luxembourg, Ave Univ 2, Esch Sur Alzette, Luxembourg.
   [De Oliveira, Ricardo Gonzalez] Wilhelm Fein Str 6, Ludwigsburg, Germany.
   [Navet, Nicolas] Cognifyer SaRL, Esch Sur Alzette, Luxembourg.
   [Henkel, Achim] Robert Bosch GmbH, Ludwigsburg, Germany.
C3 University of Luxembourg; Bosch
RP De Oliveira, RG (corresponding author), Univ Luxembourg, Ave Univ 2, Esch Sur Alzette, Luxembourg.; De Oliveira, RG (corresponding author), Wilhelm Fein Str 6, Ludwigsburg, Germany.
EM ricardo.gonzalezdeoliveira@de.bosch.com; nicolas.navet@uni.lu;
   achim.henkel@de.bosch.com
OI Navet, Nicolas/0000-0002-6417-358X; Henkel, Achim/0000-0003-0144-5215
CR [Anonymous], 2016, 8021QBU2016 IEEE
   [Anonymous], 1999, DOING HARD TIME DEV
   [Anonymous], 2016, P 2016 IEEE S SER
   [Anonymous], 2012, MODEL BASED ENG EMBE, DOI DOI 10.1007/978-3-642-34614-9
   Armoush A., 2010, Design patterns for safety-critical embedded systems
   Avizienis A, 2004, IEEE T DEPEND SECURE, V1, P11, DOI 10.1109/TDSC.2004.2
   Bajaj N, 2015, DES AUT TEST EUROPE, P561
   Becker C., 2018, FUNCTIONAL SAFETY AS
   Blair-Smith Hugh, 2009, P 2009 IEEEAIAA 28 D, DOI [10.1109/DASC.2009.5347450, DOI 10.1109/DASC.2009.5347450]
   Branke J, 2015, IEEE T EVOLUT COMPUT, V19, P88, DOI 10.1109/TEVC.2014.2303783
   Caesar Holger, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P11618, DOI 10.1109/CVPR42600.2020.01164
   Chiesa M, 2021, IEEE COMMUN SURV TUT, V23, P1253, DOI 10.1109/COMST.2021.3063980
   Creighton Oliver, 2020, 2020 IEEE STANDARDS
   DAmbrosio Joseph, 2013, ASIL DECOMPOSITION G, DOI [10.4271/2013-01-0195, DOI 10.4271/2013-01-0195]
   De Matos H. L. V., 2014, DASC, DOI [10.1109/DASC.2014.6979473, DOI 10.1109/DASC.2014.6979473]
   de Oliveira Ricardo Gonzalez, 2021, VIRTUAL VERIFICATION, P279, DOI [10.1007/978-3-658-33521-2_21, DOI 10.1007/978-3-658-33521-2_21]
   de Oliveira Ricardo Gonzalez, 2021, AUTOMOTIVE ETHERNET
   Di Natale M, 2010, P IEEE, V98, P603, DOI 10.1109/JPROC.2009.2039550
   Eder J, 2020, SOFTW SYST MODEL, V19, P911, DOI 10.1007/s10270-020-00786-6
   Eibl M, 2017, INFORM 2017, P1463, DOI DOI 10.18420/IN2017_146
   Emmerich MTM, 2018, NAT COMPUT, V17, P585, DOI 10.1007/s11047-018-9685-y
   Fluhr H., 2012, AVIONIK FLUGSICHERUN, DOI [10.1007/978-3-642-33576-1_11, DOI 10.1007/978-3-642-33576-1_11]
   Frigerio A, 2021, IEEE ACCESS, V9, P62837, DOI 10.1109/ACCESS.2021.3074813
   Gamma E., 1994, Design patterns: Elements of reusable object-oriented software
   Glass M, 2008, 2008 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P74, DOI 10.1109/ICSAMOS.2008.4664849
   Grodzevich O.Romanko., 2006, NORMALIZATION OTHER
   IEEE, 2009, Std 802.1Qav- 2009
   International Organization for Standardization (ISO), 2019, 214482019 ISO PAS
   International Organization for Standardization (ISO), 2018, 26262018 ISO
   International Organization for Standardization (ISO), 2020, 48042020 ISO TR
   Kampmann A, 2019, IEEE INT C INTELL TR, P2101, DOI 10.1109/ITSC.2019.8916841
   Kanajan S, 2006, DES AUT TEST EUROPE, P546
   Khalil M, 2019, 2019 ACM/IEEE 22ND INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS COMPANION (MODELS-C 2019), P653, DOI 10.1109/MODELS-C.2019.00100
   Kugele S, 2018, 2018 IEEE 15TH INTERNATIONAL CONFERENCE ON SOFTWARE ARCHITECTURE (ICSA), P65, DOI 10.1109/ICSA.2018.00016
   Lock Andreas, 2020, REALTIMES 20192020, P6
   Longmei Li, 2017, Evolutionary Multi-Criterion Optimization. 9th International Conference, EMO 2017. Proceedings: LNCS 10173, P406, DOI 10.1007/978-3-319-54157-0_28
   Miettinen K., 2012, Nonlinear multiobjective optimization
   Moller T, 2019, The future of mobility is at our doorstep
   Nasrallah A, 2019, IEEE COMMUN SURV TUT, V21, P88, DOI 10.1109/COMST.2018.2869350
   Navale VM, 2015, SAE INT J PASSENG CA, V8, P282, DOI 10.4271/2015-01-0196
   NAVET Nicolas, 2019, Tech. rep.
   Nuzzo P, 2020, IEEE T COMPUT AID D, V39, P2109, DOI 10.1109/TCAD.2019.2963255
   Pinto A, 2006, ACM T DES AUTOMAT EL, V11, P537, DOI 10.1145/1142980.1142982
   RealTime at Work, 2019, RTAW PEG MOD SIM AUT
   Rupanov V, 2014, SCI COMPUT PROGRAM, V90, P161, DOI 10.1016/j.scico.2013.10.005
   SAE, 2021, SAEJ3016202104
   Schätz B, 2015, DES AUT CON, DOI 10.1145/2744769.2747912
   Schatz Bernhard, 2015, AUTOFOCUS 3 TOOLING
   Schnellbach Adam, 2016, THESIS TU GRAZ AUSTR
   Sommer Stephan., 2013, 2013 IEEE INT ELECT, P1
   Mai TL, 2021, 29TH INTERNATIONAL CONFERENCE ON REAL TIME NETWORKS AND SYSTEMS (RTNS 2021), P89, DOI 10.1145/3453417.3453429
   Mai TL, 2021, ACM TRANS CYBER-PHYS, V5, DOI 10.1145/3468890
   Traub M, 2017, IEEE SOFTWARE, V34, P27, DOI 10.1109/MS.2017.69
   Underwriters Laboratories (UL), 2020, UL4600
   Villanueva Josetxo, 2021, AUTOMOTIVE ETHERNET
   Watkins CB, 2007, DIGIT AVION SYST CON, P241
   Yeh YC, 1996, 1996 IEEE AEROSPACE APPLICATIONS CONFERENCE, PROCEEDINGS, VOL 1, P293, DOI 10.1109/AERO.1996.495891
   Zverlov S, 2014, 2014 38TH ANNUAL IEEE INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE WORKSHOPS (COMPSACW 2014), P366, DOI 10.1109/COMPSACW.2014.63
   Zverlov Sergey, 2016, P 8 EUROPEAN C EMBED
NR 59
TC 2
Z9 2
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 41
DI 10.1145/3582004
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800012
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Brunner, M
   Hepp, A
   Baehr, J
   Sigl, G
AF Brunner, Michaela
   Hepp, Alexander
   Baehr, Johanna
   Sigl, Georg
TI Toward a Human-Readable State Machine Extraction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE State flip-flop; sequential reverse engineering; state flip-flop
   identification; flip-flop classification; control logic extraction;
   gate-level netlist; human-readable state machine; IC trust
AB The target of sequential reverse engineering is to extract the state machine of a design. Sequential reverse engineering of a gate-level netlist consists of the identification of so-called state flip-flops (sFFs), as well as the extraction of the state machine. The second step can be solved with an exact approach if the correct sFFs and the correct reset state are provided. For the first step, several more or less heuristic approaches exist.
   This work investigates sequential reverse engineering with the objective of a human-readable state machine extraction. A human-readable state machine reflects the original state machine and is not overloaded by additional design information. For this purpose, the work derives a systematic categorization of sFF sets, based on properties of single sFFs and their sets. These properties are determined by analyzing the degrees of freedom in describing state machines as the well-known Moore and Mealy machines. Based on the systematic categorization, this work presents an sFF set definition for a human-readable state machine, categorizes existing sFF identification strategies, and develops four post-processing methods. The results show that post-processing predominantly improves the outcome of several existing sFF identification algorithms.
C1 [Brunner, Michaela; Hepp, Alexander; Baehr, Johanna; Sigl, Georg] Tech Univ Munich, TUM Dept Elect & Comp Engn, Chair Secur Informat Technol, Arcisstr 21, D-80333 Munich, Germany.
   [Sigl, Georg] Fraunhofer Inst Appl & Integrated Secur, Lichtenbergstr 11, D-85748 Munich, Germany.
C3 Technical University of Munich; Fraunhofer Gesellschaft
RP Brunner, M (corresponding author), Tech Univ Munich, TUM Dept Elect & Comp Engn, Chair Secur Informat Technol, Arcisstr 21, D-80333 Munich, Germany.
EM michaela.brunner@tum.de; alex.hepp@tum.de; johanna.baehr@tum.de;
   sigl@tum.de
RI Baehr, Johanna/AAY-7583-2020
OI Baehr, Johanna/0000-0002-3264-907X
FU Fraunhofer High Performance Center Secure Intelligent Systems
FX This work was supported as Fraunhofer High Performance Center Secure
   Intelligent Systems.
CR Albartus Nils, 2020, IACR Trans. Cryptogr. Hardw. Embed. Syst., V4, P309
   [Anonymous], OPENCORES
   ASHAR P, 1991, IEEE T COMPUT AID D, V10, P296, DOI 10.1109/43.67784
   Bastian M., 2009, P 3 INT C WEBL SOC M
   Brunner M, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P151, DOI 10.1109/HST.2019.8740844
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Devadas S., 1988, IEEE International Conference on Computer-Aided Design, ICCAD-88. Digest of Technical Papers (IEEE Cat. No.88CH2657-5), P148, DOI 10.1109/ICCAD.1988.122482
   Fyrbiak Marc, 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P293
   Geist J, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218616
   Hartmanis J., 1960, INFORM CONTROL, V3, P154
   Li WC, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P67, DOI 10.1109/HST.2013.6581568
   McElvain K. S., 2001, US Patent, Patent No. [US6,182,268B1, 6182268]
   Meade T., 2019, NetA
   Meade T, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P90, DOI 10.1145/3287624.3288739
   Meade T, 2016, IEEE INT SYMP CIRC S, P1334, DOI 10.1109/ISCAS.2016.7527495
   Meade T, 2016, ASIA S PACIF DES AUT, P655, DOI 10.1109/ASPDAC.2016.7428086
   Meade Travis, 2018, J. Hardware and Systems Security, V2, P201
   MEALY GH, 1955, AT&T TECH J, V34, P1045, DOI 10.1002/j.1538-7305.1955.tb03788.x
   Monteiro JC, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P758, DOI 10.1109/DAC.1998.724573
   Moore E.F., 1956, Automata studies, P129
   Oklahoma State University, 2015, FLOWS FREEPDK45
   OnchipUIS, 2017, MRISCV
   OnchipUIS, 2017, mriscvcore
   Opencircuitdesign, 2019, qflow
   Quadir SE, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2755563
   Shi YQ, 2010, IEEE INT SYMP CIRC S, P2610, DOI 10.1109/ISCAS.2010.5537093
   Strombergson Joachim, 2018, SECW
   Subramanyan P, 2013, DES AUT TEST EUROPE, P1277
   Tarjan R., 1971, P 12 ANN S SWITCH AU, P114, DOI DOI 10.1109/SWAT.1971.10
   Torrance R, 2011, DES AUT CON, P333
   Wolf C., Yosys open synthesis suite
NR 31
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 58
DI 10.1145/3513086
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700005
DA 2024-07-18
ER

PT J
AU Cicek, NM
   Shen, XP
   Ozturk, O
AF Cicek, Nihat Mert
   Shen, Xipeng
   Ozturk, Ozcan
TI Energy Efficient Boosting of GEMM Accelerators for DNN via Reuse
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reuse; deep neural networks; gemm; accelerator
ID APPROXIMATE NEAREST-NEIGHBOR
AB Reuse-centric convolutional neural networks (CNN) acceleration speeds up CNN inference by reusing computations for similar neuron vectors in CNN's input layer or activation maps. This new paradigm of optimizations is, however, largely limited by the overheads in neuron vector similarity detection, an important step in reuse-centric CNN. This article presents an in-depth exploration of architectural support for reuse-centric CNN. It addresses some major limitations of the state-of-the-art design and proposes a novel hardware accelerator that improves neuron vector similarity detection and reduces the energy consumption of reuse-centric CNN inference. The accelerator is implemented to support a wide variety of neural network settings with a banked memory subsystem. Design exploration is performed through RTL simulation and synthesis on an FPGA platform. When integrated into Eyeriss, the accelerator can potentially provide improvements up to 7.75x in performance. Furthermore, it can reduce the energy used for similarity detection up to 95.46%, and it can accelerate the convolutional layer up to 3.63x compared to the software-based implementation running on the CPU.
C1 [Cicek, Nihat Mert] Aselsan Corp, Mehmet Akif Ersoy Mahallesi Istiklal Marsi Caddes, TR-06200 Ankara, Turkey.
   [Shen, Xipeng] North Carolina State Univ, Dept Comp Sci, Coll Engn, 890 Oval Dr,Engn Bldg 2, Raleigh, NC 27695 USA.
   [Ozturk, Ozcan] Bilkent Univ, Comp Engn Dept, Ankara, Turkey.
C3 Aselsan; North Carolina State University; Ihsan Dogramaci Bilkent
   University
RP Cicek, NM (corresponding author), Aselsan Corp, Mehmet Akif Ersoy Mahallesi Istiklal Marsi Caddes, TR-06200 Ankara, Turkey.
EM nmcicek@aselsan.com.tr; xshen5@ncsu.edu; orturk@cs.bilkent.edu.tr
RI Ozturk, Ozcan/G-5184-2011
OI Shen, Xipeng/0000-0003-3599-8010
FU Presidency of the Republic of Turkey Presidency of Defence Industries
   (SSB); Aselsan A.S.; Technological Research Council of Turkey (TUBITAK)
   1001 program [EEEAG 119E559]
FX This work has been supported in part by a grant by a grant from the
   Presidency of the Republic of Turkey Presidency of Defence Industries
   (SSB) and Aselsan A.S., with the researcher training program for defence
   industry (SAYP), and a grant from Technological Research Council of
   Turkey (TUBITAK) 1001 program through the EEEAG 119E559 project.
CR Andoni A, 2006, ANN IEEE SYMP FOUND, P459
   Andoni A, 2015, ADV NEUR IN, V28
   Andri R, 2018, IEEE T COMPUT AID D, V37, P48, DOI 10.1109/TCAD.2017.2682138
   [Anonymous], XILINX VCU118 FPGA B
   [Anonymous], ARE CONVOLUTIONS ACT
   [Anonymous], XILINX VIVADO
   Buckler M, 2018, CONF PROC INT SYMP C, P533, DOI 10.1109/ISCA.2018.00051
   Cavigelli L, 2017, IEEE T CIRC SYST VID, V27, P2461, DOI 10.1109/TCSVT.2016.2592330
   Chen YH, 2019, Arxiv, DOI arXiv:1807.07928
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cicek NM, 2022, IEEE T COMPUT, V71, P880, DOI 10.1109/TC.2021.3064608
   Cong Jason, 2014, Artificial Neural Networks and Machine Learning - ICANN 2014. 24th International Conference on Artificial Neural Networks. Proceedings: LNCS 8681, P281, DOI 10.1007/978-3-319-11179-7_36
   Dalal N, 2005, PROC CVPR IEEE, P886, DOI 10.1109/cvpr.2005.177
   Deng CH, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P264, DOI 10.1145/3307650.3322258
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao M, 2017, OPER SYST REV, V51, P751, DOI 10.1145/3037697.3037702
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   Gysel P., 2016, Hardware-oriented approximation of convolutional neural networks
   Han S., 2016, P 4 INT C LEARNING R
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hegde K, 2018, CONF PROC INT SYMP C, P674, DOI 10.1109/ISCA.2018.00062
   Indyk P., 1998, Proceedings of the Thirtieth Annual ACM Symposium on Theory of Computing, P604, DOI 10.1145/276698.276876
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Krizhevsky A., 2009, Tech. Rep.
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   Lavin A, 2016, PROC CVPR IEEE, P4013, DOI 10.1109/CVPR.2016.435
   Lu LQ, 2021, CONF PROC INT SYMP C, P720, DOI 10.1109/ISCA52012.2021.00062
   Mathieu Michael., 2014, FAST TRAINING CONVOL
   Ning L, 2019, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2019), P438, DOI 10.1145/3330345.3330384
   Ning L, 2019, PROC INT CONF DATA, P1538, DOI 10.1109/ICDE.2019.00138
   Ning Lin, 2020, THESIS N CAROLINA ST
   Pagh R, 2004, J ALGORITHMS, V51, P122, DOI 10.1016/j.jalgor.2003.12.002
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Rastegari M, 2016, Arxiv, DOI arXiv:1603.05279
   Riera M, 2018, CONF PROC INT SYMP C, P57, DOI 10.1109/ISCA.2018.00016
   Samajdar Ananda, 2018, arXiv, DOI DOI 10.48550/ARXIV.1811.02883
   Samajdar Ananda, 2018, SCALE SIM
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Sharma H, 2016, INT SYMP MICROARCH
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Simonyan K, 2015, IEEE INT C ICLR
   Sze V, 2017, IEEE CUST INTEGR CIR
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Terasawa K, 2007, LECT NOTES COMPUT SC, V4619, P27
   The Chisel/FIRRTL Developers, CHIS FIRRTL HOM
   verifiedmarketreports, ABOUT US
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
NR 52
TC 2
Z9 2
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 43
DI 10.1145/3503469
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500003
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Liu, MY
   Pan, RJ
   Ye, FM
   Li, X
   Chakrabarty, K
   Gu, XL
AF Liu, Mengyun
   Pan, Renjian
   Ye, Fangming
   Li, Xin
   Chakrabarty, Krishnendu
   Gu, Xinli
TI Fine-grained Adaptive Testing Based on Quality Prediction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Adaptive testing; quality prediction; test selection
ID RELIABILITY
AB The ever-increasing complexity of integrated circuits inevitably leads to high test cost. Adaptive testing provides an effective solution for test-cost reduction; this testing framework selects the important test items for each set of chips. However, adaptive testing methods designed for digital circuits are coarse-grained, and they are targeted only at systematic defects. To incorporate fabrication variations and random defects in the testing framework, we propose a fine-grained adaptive testing method based on machine learning. We use the parametric test results from the previous stages of test to train a quality-prediction model for use in subsequent test stages. Next, we partition a given lot of chips into two groups based on their predicted quality. A test-selection method based on statistical learning is applied to the chips with high predicted quality. An ad hoc test-selection method is proposed and applied to the chips with low predicted quality. Experimental results using a large number of fabricated chips and the associated test data show that to achieve the same defect level as in prior work on adaptive testing, the fine-grained adaptive testing method reduces test cost by 90% for low-quality chips and up to 7% for all the chips in a lot.
C1 [Liu, Mengyun; Pan, Renjian; Li, Xin; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Ye, Fangming; Gu, Xinli] Futurwei Technol, 2330 Cent Expy, Santa Clara, CA 95050 USA.
C3 Duke University
RP Liu, MY (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM mengyun.liu@duke.edu; renjian.pan@duke.edu; yefangming.chris@gmail.com;
   xinli.ece@duke.edu; krish@duke.edu; xgu@futurewei.com
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR [Anonymous], 2012, PROC 17 IEEE EUR TES, DOI DOI 10.1109/ETS.2012.6233045
   [Anonymous], 2017, 35 IEEE VLSI TEST S
   Automotive Electronic Council, 2003, GUID PART AV TEST
   Barnett TS, 2002, IEEE VLSI TEST SYMP, P75, DOI 10.1109/VTS.2002.1011114
   Benner S, 2001, INT TEST CONF P, P908, DOI 10.1109/TEST.2001.966714
   Bossers H. C. M., 2011, P IEEE DEF AD TEST A, P1
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Breiman L., 2017, Classification and Regression Trees, DOI [10.1201/9781315139470-8, DOI 10.1201/9781315139470-8, DOI 10.1201/9781315139470]
   Chawla NV, 2002, J ARTIF INTELL RES, V16, P321, DOI 10.1613/jair.953
   Chen MJ, 2008, PR IEEE COMP DESIGN, P234, DOI 10.1109/ICCD.2008.4751867
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chih-Ying Tsai, 2016, 2016 IEEE 34th VLSI Test Symposium (VTS), P1, DOI 10.1109/VTS.2016.7477268
   Cohen J., 2013, APPL MULTIPLE REGRES
   Fangming Ye, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P202, DOI 10.1109/ATS.2012.48
   Flouris TG, 2011, RISK MANAGEMENT AND CORPORATE SUSTAINABILITY IN AVIATION, P1
   Harry MJ, 1998, QUAL PROG, V31, P60
   James G, 2013, SPRINGER TEXTS STAT, V103, P1, DOI [10.1007/978-1-4614-7138-7, 10.1007/978-1-4614-7138-7_1]
   Lin A. Z., 2013, P SAS GLOB FOR
   LLOYD SP, 1982, IEEE T INFORM THEORY, V28, P129, DOI 10.1109/TIT.1982.1056489
   Madge R, 2004, INT TEST CONF P, P203
   Moon TK, 1996, IEEE SIGNAL PROC MAG, V13, P47, DOI 10.1109/79.543975
   Moreno-Lizaranzu MJ, 2013, SENSORS-BASEL, V13, P13521, DOI 10.3390/s131013521
   Mukherjee Nilanjan, 2008, 2008 23rd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DOI 10.1109/DFT.2008.67
   Quirk M., 2001, Semiconductor manufacturing technology
   Semiconductor Industry Association, 2012, ITRS INT TECHNOLOGY
   Semiconductor Industry Association, 2015, ITRS INT TECHNOLOGY
   Sumikawa N., 2012, 2012 IEEE INT TEST C, P1, DOI DOI 10.1109/TEST.2012.6401595
   Sumikawa N, 2011, IEEE VLSI TEST SYMP, P2, DOI 10.1109/VTS.2011.5783746
   Tikkanen J, 2014, IEEE INT ON LINE, P164, DOI 10.1109/IOLTS.2014.6873663
   Wu SG, 2007, 2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, P120
   Yilmaz E., 2010, IEEE International Test Conference, P1
NR 31
TC 2
Z9 3
U1 4
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 38
DI 10.1145/3385261
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200003
DA 2024-07-18
ER

PT J
AU Bonna, R
   Loubach, DS
   Ungureanu, G
   Sander, I
AF Bonna, Ricardo
   Loubach, Denis S.
   Ungureanu, George
   Sander, Ingo
TI Modeling and Simulation of Dynamic Applications Using Scenario-Aware
   Dataflow
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Scenario-aware dataflow (SADF); modeling; simulation
ID DESIGN
AB The tradeoff between analyzability and expressiveness is a key factor when choosing a suitable dataflow model of computation (MoC) for designing, modeling, and simulating applications considering a formal base. A large number of techniques and analysis tools exist for static dataflow models, such as synchronous dataflow. However, they cannot express the dynamic behavior required for more dynamic applications in signal streaming or to model runtime reconfigurable systems. On the other hand, dynamic dataflow models like Kahn process networks sacrifice analyzability for expressiveness. Scenario-aware dataflow (SADF) is an excellent tradeoff providing sufficient expressiveness for dynamic systems, while still giving access to powerful analysis methods. In spite of an increasing interest in SADF methods, there is a lack of formally-defined functional models for describing and simulating SADF systems. This article overcomes the current situation by introducing a functional model for the SADF MoC, as well as a set of abstract operations for simulating it. We present the first modeling and simulation tool for SADF so far, implemented as an open source library in the functional framework ForSyDe. We demonstrate the capabilities of the functional model through a comprehensive tutorial-style example of a RISC processor described as an SADF application, and a traditional streaming application where we model an MPEG-4 simple profile decoder. We also present a couple of alternative approaches for functionally modeling SADF on different languages and paradigms. One of such approaches is used in a performance comparison with our functional model using the MPEG-4 simple profile decoder as a test case. As a result, our proposed model presented a good tradeoff between execution time and implementation succinctness. Finally, we discuss the potential of our formal model as a frontend for formal system design flows regarding dynamic applications.
C1 [Bonna, Ricardo] Univ Estadual Campinas, UNICAMP, Adv Comp Control & Embedded Syst Lab FEM, BR-13083860 Campinas, SP, Brazil.
   [Loubach, Denis S.] Aeronaut Inst Technol ITA, Dept Comp Syst, BR-12228900 Sao Jose Dos Campos, SP, Brazil.
   [Ungureanu, George; Sander, Ingo] KTH Royal Inst Techol, Sch EECS, Dept Elect, SE-16440 Kista, Sweden.
C3 Universidade Estadual de Campinas; Royal Institute of Technology
RP Bonna, R (corresponding author), Univ Estadual Campinas, UNICAMP, Adv Comp Control & Embedded Syst Lab FEM, BR-13083860 Campinas, SP, Brazil.
EM rbonna@fem.unicamp.br; dloubach@ita.br; ugeorge@kth.se; ingo@kth.se
RI Loubach, Denis S./J-8337-2014; Ungureanu, George/KIJ-9307-2024;
   UNGUREANU, George/JEP-3348-2023
OI Loubach, Denis S./0000-0003-1595-3448; Ungureanu,
   George/0000-0003-1666-1316; Sander, Ingo/0000-0003-4859-3100
FU Swedish-Brazilian Research and Innovation Centre (CISB); Saab AB through
   the Call of Projects CISB Saab [04/2016]
FX This research work was supported by the Swedish-Brazilian Research and
   Innovation Centre (CISB) and by Saab AB through the Call of Projects
   CISB Saab 04/2016.
CR [Anonymous], 1974, PROC IFIP C 74
   Aronsson M, 2017, ACM SIGPLAN NOTICES, V52, P162, DOI 10.1145/3156695.3122970
   Baaij C, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P714, DOI 10.1109/DSD.2010.21
   Benveniste A, 2017, NONLINEAR ANAL-HYBRI, V26, P168, DOI 10.1016/j.nahs.2017.04.004
   Bird R. S., 1987, INTRO THEORY LISTS
   Bonna Ricardo, 2018, FORSYDE SADF EXAMPLE
   Buck J. T., 1993, ICASSP-93. 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing (Cat. No.92CH3252-4), P429, DOI 10.1109/ICASSP.1993.319147
   Damavandpeyma Morteza, 2012, 2012 IEEE 30 INT C C, DOI [10.1109/iccd.2012.6378644, DOI 10.1109/ICCD.2012.6378644]
   Geilen Marc, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P125
   Geilen M, 2017, J SIGNAL PROCESS SYS, V87, P157, DOI 10.1007/s11265-016-1193-7
   Geilen Marc, 2014, 48 AS C SIGN SYST CO, DOI [10.1109/acssc.2014.7094470, DOI 10.1109/ACSSC.2014.7094470]
   Gill A, 2009, HASKELL'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN HASKELL SYMPOSIUM, P117
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Ptolemaeus C., 2014, System Design, Modeling, and Simulation using Ptolemy II
   Sander I., 2017, HDB HARDWARESOFTWARE, P99, DOI [10.1007/978-94-017-7267-9_5, DOI 10.1007/978-94-017-7267-9_5]
   Sifakis J, 2015, P IEEE, V103, P2093, DOI 10.1109/JPROC.2015.2484060
   Simon L. Peyton, 1987, IMPLEMENTATION FUNCT
   Skelin M, 2017, IEEE T COMPUT AID D, V36, P669, DOI 10.1109/TCAD.2016.2597223
   Stuijk S., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P404, DOI 10.1109/SAMOS.2011.6045491
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Theelen BD, 2007, INT CONF QUANT EVAL, P269, DOI 10.1109/QEST.2007.7
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Tripakis S, 2016, P IEEE, V104, P960, DOI 10.1109/JPROC.2015.2510366
   Uchevler BN, 2013, IEEE INT SYMP DESIGN, P254, DOI 10.1109/DDECS.2013.6549828
   Uchevler BN, 2018, INT J RECONFIGURABLE, V2018, DOI 10.1155/2018/3276159
   van Kampenhout R, 2017, DES AUT TEST EUROPE, P876, DOI 10.23919/DATE.2017.7927110
   van Kampenhout R, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P25, DOI 10.1109/DSD.2015.28
NR 28
TC 5
Z9 5
U1 3
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 58
DI 10.1145/3342997
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600011
DA 2024-07-18
ER

PT J
AU Xu, XL
   Rahman, F
   Shakya, B
   Vassilev, P
   Forte, D
   Tehranipoor, M
AF Xu, Xiaolin
   Rahman, Fahim
   Shakya, Bicky
   Vassilev, Postol
   Forte, Domenic
   Tehranipoor, Mark
TI Electronics Supply Chain Integrity Enabled by Blockchain
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Blockchain; electronics supply chain; trust; integrity
ID INTEGRATED-CIRCUITS; PIRACY; DESIGN
AB Electronic systems are ubiquitous today, playing an irreplaceable role in our personal lives, as well as in critical infrastructures such as power grids, satellite communications, and public transportation. In the past few decades, the security of software running on these systems has received significant attention. However, hardware has been assumed to be trustworthy and reliable "by default" without really analyzing the vulnerabilities in the electronics supply chain. With the rapid globalization of the semiconductor industry, it has become challenging to ensure the integrity and security of hardware. In this article, we discuss the integrity concerns associated with a globalized electronics supply chain. More specifically, we divide the supply chain into six distinct entities: IP owner/foundry (OCM), distributor, assembler, integrator, end user, and electronics recycler, and analyze the vulnerabilities and threats associated with each stage. To address the concerns of the supply chain integrity, we propose a blockchain-based certificate authority framework that can be used to manage critical chip information such as electronic chip identification, chip grade, and transaction time. The decentralized nature of the proposed framework can mitigate most threats of the electronics supply chain, such as recycling, remarking, cloning, and overproduction.
C1 [Xu, Xiaolin] Univ Illinois, 851 S Morgan St, Chicago, IL 60607 USA.
   [Rahman, Fahim; Shakya, Bicky; Forte, Domenic; Tehranipoor, Mark] Univ Florida, 601 Gale Lemerand Dr, Gainesville, FL 32611 USA.
   [Vassilev, Postol] NIST, Gaithersburg, MD 20899 USA.
C3 University of Illinois System; University of Illinois Chicago;
   University of Illinois Chicago Hospital; State University System of
   Florida; University of Florida; National Institute of Standards &
   Technology (NIST) - USA
RP Xu, XL (corresponding author), Univ Illinois, 851 S Morgan St, Chicago, IL 60607 USA.
EM xiaolin8@uic.edu; fahim034@ufl.edu; bshakya@ufl.edu;
   apostol.vassilev@nist.gov; dforte@ece.ufl.edu; tehranipoor@ece.ufl.edu
RI Xu, Xiaolin/S-4656-2017
OI Xu, Xiaolin/0000-0001-8393-2783; Forte, Domenic/0000-0002-2794-7320
CR [Anonymous], 2009, ESCS 9120 INFORM SOU
   [Anonymous], ACM T DESIGN AUTOMAT, V24
   [Anonymous], 2005, Defense Science Board Task Force on High Performance Microchip Supply
   [Anonymous], 2016, The Economist
   Antonopoulos A. M., 2014, Mastering Bitcoin: Unlocking Digital Cryptocurrencies
   Asadizanjani N, 2017, IEEE T COMP PACK MAN, V7, P292, DOI 10.1109/TCPMT.2016.2642824
   Asadizanjani N, 2017, J PHYS CONF SER, V787, DOI 10.1088/1742-6596/787/1/012023
   Bernstein Kerry, 2014, SUPPLY CHAIN HARDWAR
   Bushnell M., 2004, Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits, V17
   Castillo E, 2007, IEEE T VLSI SYST, V15, P578, DOI 10.1109/TVLSI.2007.896914
   Charbon E, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P295, DOI 10.1109/CICC.1998.694985
   Contreras GK, 2013, INT SYM DEFEC FAU TO, P196, DOI 10.1109/DFT.2013.6653606
   Delvaux J., 2014, P C DES AUT TEST EUR, P1
   Ghosh S, 2015, IEEE DES TEST, V32, P7, DOI 10.1109/MDAT.2014.2347918
   Guardtime,, 2017, INT THINGS AUTH BLOC
   Guin U, 2014, P IEEE, V102, P1207, DOI 10.1109/JPROC.2014.2332291
   Guin Ujjwal, 2018, P 2018 IEEE INT C BL
   Guo ZM, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P191, DOI 10.1109/HST.2016.7495581
   Holcomb D. E., 2007, P C RFID SEC, V7, P01
   Islam MN, 2018, INT SYMPOS VLSI DES
   James Huckabee, 2002, STANDARD LINEAR LOGI
   Kae-Nune N, 2013, DES AUT TEST EUROPE, P1131
   Kahng AB, 2001, IEEE T COMPUT AID D, V20, P1236, DOI 10.1109/43.952740
   Kirovski D, 2006, IEEE T COMPUT AID D, V25, P2687, DOI 10.1109/TCAD.2006.882490
   Koushanfar F, 2001, DES AUT CON, P490, DOI 10.1109/DAC.2001.935558
   Koushanfar Farinaz., 2001, Proceedings of the 4th International Workshop on Information Hiding, IHW '01, P81, DOI DOI 10.1007/3-540-45496-9_7
   Kuemin C, 2012, ADV FUNCT MATER, V22, P702, DOI 10.1002/adfm.201101760
   Lach J, 2001, IEEE T COMPUT AID D, V20, P1253, DOI 10.1109/43.952741
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   MERKLE R C, 1982, U.S.Patent, Patent No. [4309569P, 4309569, 4,309,569]
   Miller Mitchell, 2012, TECHNICAL REPORT
   Moore GE, 1998, P IEEE, V86, P82, DOI 10.1109/JPROC.1998.658762
   Morris DZ, 2016, FORTUNE MAGAZINE
   Nakamoto S, 2008, BITCOIN PEER TO PEER, DOI DOI 10.1007/S10838-008-9062-0
   Nash K.S., 2016, The Wall Street Journal
   NELSON GF, 1975, ELECTRONICS, V48, P108
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Pilkington M, 2016, RESEARCH HANDBOOK ON DIGITAL TRANSFORMATIONS, P225
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2013, DES AUT TEST EUROPE, P1259
   Raval S., 2016, Decentralized applications: Harnessing Bitcoin's Blockchain technology
   Roy JA, 2010, COMPUTER, V43, P30, DOI 10.1109/MC.2010.284
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tapscott D., 2018, Blockchain Revolution: how the technology behind bitcoin is changing money, business, and the world
   Tehranipoor M, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P1, DOI 10.1007/978-1-4419-8080-9
   Tehranipoor U. Guin, 2015, COUNTERFEIT INTEGRAT, P15
   Wang JW, 2017, 2017 INTERNATIONAL CONFERENCE ON CYBER-ENABLED DISTRIBUTED COMPUTING AND KNOWLEDGE DISCOVERY (CYBERC), P54, DOI 10.1109/CyberC.2017.11
   Wei LX, 2015, ICCAD-IEEE ACM INT, P152, DOI 10.1109/ICCAD.2015.7372563
   Xu XL, 2016, IEEE COMP SOC ANN, P547, DOI 10.1109/ISVLSI.2016.125
   Zhang XH, 2014, IEEE T VLSI SYST, V22, P1016, DOI 10.1109/TVLSI.2013.2264063
   Zhang XH, 2012, DES AUT CON, P703
NR 52
TC 44
Z9 50
U1 2
U2 97
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 31
DI 10.1145/3315571
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700005
PM 32116465
OA Green Accepted, Bronze
DA 2024-07-18
ER

PT J
AU Gong, YP
   Qian, FY
   Wang, L
AF Gong, Yanping
   Qian, Fengyu
   Wang, Lei
TI Probabilistic Evaluation of Hardware Security Vulnerabilities
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Transition probability; fault injection; fault tolerant system;
   re-encoding
ID ATTACKS
AB Various design techniques can be applied to implement the finite state machine (FSM) functions in order to optimize timing, performance, power, and to reduce overhead. Recently, malicious attacks to hardware systems have emerged as a critical problem. Fault injection attacks, in particular, alter the function or reveal the critical information of a hardware system through precisely controlled fault injection processes. Attackers can utilize the loopholes and vulnerabilities of FSM functions to access the states that are under protection. A probabilistic model is developed in this article to evaluate the potential vulnerabilities of FSM circuits at the design stage. Analysis based on the statistical behaviors of FSM also shows that the induced circuit errors can be exploited to access the protected states. An effective solution based on state re-encoding is proposed to minimize the risk of unauthorized transitions. Simulation results demonstrate that vulnerable transition paths can be protected with small hardware overheads.
C1 [Gong, Yanping; Qian, Fengyu; Wang, Lei] Univ Connecticut, 368 Fairfield Way, Storrs, CT 06269 USA.
C3 University of Connecticut
RP Gong, YP (corresponding author), Univ Connecticut, 368 Fairfield Way, Storrs, CT 06269 USA.
EM yanping.gong@uconn.edu; fengyu.qian@uconn.edu; lei.3.wang@uconn.edu
CR [Anonymous], 1987, P 19 ANN ACM S THEOR
   Arai H, 2014, GERIATR GERONTOL INT, V14, P1, DOI 10.1111/ggi.12236
   Asadi G, 2005, DES AUT TEST EUROPE, P306, DOI 10.1109/DATE.2005.49
   Asadi H., 2006, ICCAD '06, P497
   Barenghi A, 2012, P IEEE, V100, P3056, DOI 10.1109/JPROC.2012.2188769
   Barenghi A, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P23, DOI 10.1109/FDTC.2009.30
   Chen L., 2013, MEDIAN
   Coudert O., 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.90CH2924-9), P126, DOI 10.1109/ICCAD.1990.129859
   Debraize B, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P103, DOI 10.1109/FDTC.2009.33
   Dehbaoui A, 2012, 2012 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P7, DOI 10.1109/FDTC.2012.15
   Delvaux J, 2014, IEEE T CIRCUITS-I, V61, P1701, DOI 10.1109/TCSI.2013.2290845
   Dunbar C, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2638555
   Ebrahimi M, 2013, ASIA S PACIF DES AUT, P601, DOI 10.1109/ASPDAC.2013.6509664
   Fazeli M, 2011, DES AUT TEST EUROPE, P70
   Gong Y., 2017, International Journal of Antennas and Propagation, V2017, P1
   Gray Jan, 2000, CIRCUIT CELLAR MAGAZ, V116, P117
   Monteiro JC, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P758, DOI 10.1109/DAC.1998.724573
   Moro N, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P77, DOI 10.1109/FDTC.2013.9
   NAHIYAN A, 2016, DES AUT C DAC 2016 5, P1
   Robache R., 2013, New Circuits and Systems Conference (NEWCAS), 2013 IEEE 11th International, P1
   Schmidt JM, 2008, FDTC 2008: FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, P53, DOI 10.1109/FDTC.2008.10
   Selmane N, 2008, EDCC-7: SEVENTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE, PROCEEDINGS, P91, DOI 10.1109/EDCC-7.2008.11
   Seshia SA, 2007, DES AUT TEST EUROPE, P1442
   Silva Nuno, 2013, P 2013 43 ANN IEEE I
   WANG GX, 1984, IEEE T COMPUT, V33, P269, DOI 10.1109/TC.1984.1676424
   Wei Sheng., 2013, P 50 ANN DESIGN AUTO, P144
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Zhen Wang, 2010, 2010 IEEE 16th International On-Line Testing Symposium (IOLTS 2010), P240, DOI 10.1109/IOLTS.2010.5560195
NR 28
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 14
DI 10.1145/3290405
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300001
DA 2024-07-18
ER

PT J
AU Daboul, S
   Held, S
   Vygen, J
   Wittke, S
AF Daboul, Siad
   Held, Stephan
   Vygen, Jens
   Wittke, Sonja
TI An Approximation Algorithm for Threshold Voltage Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE V-t optimization; leakage power; time-cost tradeoff; set cover
ID GATE; ASSIGNMENT
AB We present a primal-dual approximation algorithm for minimizing the leakage power of an integrated circuit by assigning gate threshold voltages. While most existing techniques do not provide a performance guarantee, we prove an upper bound on the power consumption.
   The algorithm is practical and works with an industrial sign-off timer. It can be used for post-routing power reduction or for optimizing leakage power throughout the design flow.
   We demonstrate the practical performance on recent microprocessor units. Our implementation obtains significant leakage power reductions of up to 8% on top of one of the most successful algorithms for gate sizing and threshold voltage optimization. After timing-aware global routing, we achieve leakage power reductions of up to 34%.
C1 [Daboul, Siad; Held, Stephan; Vygen, Jens; Wittke, Sonja] Univ Bonn, Res Inst Discrete Math, Lennestr 2, D-53113 Bonn, Germany.
C3 University of Bonn
RP Daboul, S (corresponding author), Univ Bonn, Res Inst Discrete Math, Lennestr 2, D-53113 Bonn, Germany.
EM daboul@dm.uni-bonn.de; held@dm.uni-bonn.de; vygen@dm.uni-bonn.de;
   wittke@dm.uni-bonn.de
CR Abrishami H, 2011, DES AUT CON, P453
   BARYEHUDA R, 1981, J ALGORITHM, V2, P198, DOI 10.1016/0196-6774(81)90020-1
   Dinur I, 2005, ANN MATH, V162, P439, DOI 10.4007/annals.2005.162.439
   Fishburn J. P., 1985, IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers (Cat. No.85CH2233-5), P326
   Flach G, 2014, IEEE T COMPUT AID D, V33, P546, DOI 10.1109/TCAD.2014.2305847
   Goemans M. X., 1997, APPROXIMATION ALGORI, P144
   Grigoriev A, 2004, ACTA INFORM, V41, P83, DOI 10.1007/s00236-004-0150-2
   Hu J, 2012, ICCAD-IEEE ACM INT, P233
   Kahng AB, 2013, ICCAD-IEEE ACM INT, P450, DOI 10.1109/ICCAD.2013.6691156
   Liu F, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P621, DOI 10.1109/ISQED.2008.154
   Liu YF, 2010, IEEE T COMPUT AID D, V29, P223, DOI 10.1109/TCAD.2009.2035575
   Ozdal MM, 2012, IEEE T COMPUT AID D, V31, P1558, DOI 10.1109/TCAD.2012.2196279
   Rahman M, 2012, DES AUT TEST EUROPE, P99
   Reimann T, 2016, INTEGRATION, V52, P347, DOI 10.1016/j.vlsi.2015.09.001
   Reimann TJ, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P65, DOI 10.1145/2872334.2872358
   Shah S, 2005, IEEE IC CAD, P705
   Skutella M, 1998, MATH OPER RES, V23, P909, DOI 10.1287/moor.23.4.909
   Svensson Ola, 2012, Approximation, Randomization, and Combinatorial Optimization. Algorithms and Techniques. Proceedings 15th International Workshop, APPROX 2012 and 16th International Workshop, RANDOM 2012, P301, DOI 10.1007/978-3-642-32512-0_26
NR 18
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 68
DI 10.1145/3232538
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200001
DA 2024-07-18
ER

PT J
AU Yang, K
   Botero, U
   Shen, HT
   Woodard, DL
   Forte, D
   Tehranipoor, MM
AF Yang, Kun
   Botero, Ulbert
   Shen, Haoting
   Woodard, Damon L.
   Forte, Domenic
   Tehranipoor, Mark M.
TI UCR: An Unclonable Environmentally Sensitive Chipless RFID Tag For
   Protecting Supply Chain
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Chipless RFID tag; cold chain; irreversible temperature tracking;
   uniqueness; unclonability
ID CODE
AB Chipless Radio Frequency Identification (RFID) tags that do not include an integrated circuit (IC) in the transponder are more appropriate for supply-chain management of low-cost commodities and have been gaining extensive attention due to their relatively lower price. However, existing chipless RFID tags consume considerable tag area and manufacturing time/cost because of complex fabrication process (e.g., requiring removing or shorting some resonators on the tag substrate to encode data). Worse still, their identifiers (IDs) are deterministic, clonable, and small in terms of bitwidth. To address these shortcomings and help preserve the cold chain for commodities (e.g., vaccines, pharmaceuticals, etc.) sensitive to temperature, we develop a novel unclonable environmentally sensitive chipless RFID (UCR) tag that intrinsically generates a unique ID from both manufacturing variations and ambient temperature variation. A UCR tag consists of two parts: (i) a certain number of concentric ring slot resonators integrated on a certain laminate (e.g., TACONIC TLX-0), whose resonance frequencies rely on geometric parameters of slot resonators and dielectric constant of substrate material that are sensitive to manufacturing variations, and (ii) a stand-alone circular ring slot resonator integrated on a particular substrate (e.g., grease) that will be melted at a high temperature, whose resonance frequency relies on geometric parameters of slot resonator, dielectric constant of substrate material, and ambient temperature. UCR tags have the capability to track commodities and their temperatures in the supply chain. The area of UCR tag is comparable to regular quick response (QR) code. Experimental results based on UCR tag prototypes have verified their uniqueness and reliability.
C1 [Yang, Kun; Botero, Ulbert; Shen, Haoting; Woodard, Damon L.; Forte, Domenic; Tehranipoor, Mark M.] Univ Florida, Florida Inst Cybersecur Res, 601 Gale Lemerand Dr,POB 116550, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Yang, K (corresponding author), Univ Florida, Florida Inst Cybersecur Res, 601 Gale Lemerand Dr,POB 116550, Gainesville, FL 32611 USA.
EM k.yang@ufl.edu; jbot2016@ufl.edu; htshen@ufl.edu; dwoodard@ufl.edu;
   dforte@ufl.edu; tehranipoor@ufl.edu
RI Shen, Haoting/ABA-3205-2021
OI Forte, Domenic/0000-0002-2794-7320; Woodard, Damon/0000-0002-0471-177X
CR Ahmed J, 2007, J FOOD ENG, V82, P351, DOI 10.1016/j.jfoodeng.2007.02.049
   Akansu A.N., 2010, Phys. Commun., V3, P1, DOI [DOI 10.1016/J.PHYCOM.2009.07.001, 10.1016/j.phycom.2009.07.001]
   Amin EmranMd., 2011, 2011 IEEE SENSORS Proceedings, P554, DOI DOI 10.1109/ICSENS.2011.6127344
   [Anonymous], INTERNET OF THINGS
   Cole Matt, 2016, CARGO THEFT NUMBERS
   Devadas S, 2008, 2008 IEEE INTERNATIONAL CONFERENCE ON RFID, P58, DOI 10.1109/RFID.2008.4519377
   Djigbenou JD, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, P27, DOI 10.1109/MSE.2007.34
   Feldhofer M, 2004, LECT NOTES COMPUT SC, V3156, P357
   Barrera JF, 2014, OPT LETT, V39, P3074, DOI 10.1364/OL.39.003074
   Girbau D, 2012, IEEE T MICROW THEORY, V60, P3623, DOI 10.1109/TMTT.2012.2213838
   Hara M., 1998, US Patent, Patent No. 5726435
   Härmä S, 2006, ULTRASON, P2389
   Hartmann CS, 2002, ULTRASON, P65, DOI 10.1109/ULTSYM.2002.1193354
   Hein D.M., 2008, LNCS, P401
   Herder C, 2014, P IEEE, V102, P1126, DOI 10.1109/JPROC.2014.2320516
   Islam MA, 2012, IEEE T MICROW THEORY, V60, P2142, DOI 10.1109/TMTT.2012.2195021
   Izenman AJ, 2008, SPRINGER TEXTS STAT, P237, DOI 10.1007/978-0-387-78189-1_8
   Kanuparthi A., 2013, CYCAR 13 P 2013 ACM, P61
   Preradovic S, 2012, MULTIRESONATOR-BASED CHIPLESS RFID: BARCODE OF THE FUTURE, P77, DOI 10.1007/978-1-4614-2095-8_5
   Preradovic S, 2010, IEEE MICROW MAG, V11, P87, DOI 10.1109/MMM.2010.938571
   Preradovic S, 2009, 2009 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, P13
   Preradovic S, 2009, IEEE T MICROW THEORY, V57, P1411, DOI 10.1109/TMTT.2009.2017323
   Ramzy Austin, 2016, CHINA SAYS IT FOUND
   Rührmair U, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P65, DOI 10.1007/978-1-4419-8080-9_4
   Sareni B, 1997, J APPL PHYS, V81, P2375, DOI 10.1063/1.364276
   Shlens J., 2014, A tutorial on principal component analysis
   Silva D. F., 2016, Proceedings of the 2016 SIAM International Conference on Data Mining, P837, DOI [10.1137/1.9781611974348.94, DOI 10.1137/1.9781611974348.94]
   U. S. Customs and Border Protection, 2015, CBP ICE HSI REP 1 2
   Vena A., 2012, 2012 IEEE/MTT-S International Microwave Symposium Digest, P1, DOI DOI 10.1109/MWSYM.2012.6258420
   Wankel C., 2007, 21st Century Management: A Reference Handbook
   Woodland, 1952, U.S. Patent, Patent No. [US2612994, 2612994]
   Yang K, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P7, DOI 10.1109/HST.2016.7495548
   Yang K, 2015, ICCAD-IEEE ACM INT, P351, DOI 10.1109/ICCAD.2015.7372591
NR 33
TC 4
Z9 4
U1 1
U2 26
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 74
DI 10.1145/3264658
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200008
DA 2024-07-18
ER

PT J
AU Fallahzadeh, R
   Ghasemzadeh, H
AF Fallahzadeh, Ramin
   Ghasemzadeh, Hassan
TI Trading Off Power Consumption and Prediction Performance in Wearable
   Motion Sensors: An Optimal and Real-Time Approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Embedded systems; body sensor networks; activity recognition; wearable
   monitoring systems; energy optimization
ID EFFICIENT; MANAGEMENT; FRAMEWORK; NETWORKS
AB Power consumption is identified as one of the main complications in designing practical wearable systems, mainly due to their stringent resource limitations. When designing wearable technologies, several system-level design choices, which directly contribute to the energy consumption of these systems, must be considered. In this article, we propose a computationally lightweight system optimization framework that trades off power consumption and performance in connected wearable motion sensors. While existing approaches exclusively focus on one or a few hand-picked design variables, our framework holistically finds the optimal power-performance solution with respect to the specified application need. Our design tackles a multi-variant non-convex optimization problem that is theoretically hard to solve. To decrease the complexity, we propose a smoothing function that reduces this optimization to a convex problem. The reduced optimization is then solved in linear time using a devised derivative-free optimization approach, namely cyclic coordinate search. We evaluate our framework against several holistic optimization baselines using a real-world wearable activity recognition dataset. We minimize the energy consumption for various activity-recognition performance thresholds ranging from 40% to 80% and demonstrate up to 64% energy savings.
C1 [Fallahzadeh, Ramin; Ghasemzadeh, Hassan] Washington State Univ, 355 Spokane St, Pullman, WA 99164 USA.
C3 Washington State University
RP Fallahzadeh, R (corresponding author), Washington State Univ, 355 Spokane St, Pullman, WA 99164 USA.
EM rfallahz@eecs.wsu.edu; hassan@eecs.wsu.edu
FU National Science Foundation [CNS-1566359]
FX This work was supported in part by the National Science Foundation under
   grant CNS-1566359. Any opinions, findings, conclusions, or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the funding organizations.
CR Aldeer MMN, 2017, 2017 IEEE/ACM SECOND INTERNATIONAL CONFERENCE ON CONNECTED HEALTH - APPLICATIONS, SYSTEMS AND ENGINEERING TECHNOLOGIES (CHASE), P7, DOI 10.1109/CHASE.2017.52
   [Anonymous], P 4 INT S INF PROC S
   [Anonymous], 2013, ARXIV13032072
   Aosen Wang, 2015, 2015 IEEE Biomedical Circuits and Systems Conference (BioCAS), P1, DOI 10.1109/BioCAS.2015.7348375
   Baviskar Jaypal, 2015, 2015 International Conference on Communication, Information & Computing Technology (ICCICT), P1, DOI 10.1109/ICCICT.2015.7045685
   Berchtold Martin, 2011, P 24 INT C ARCH COMP, P1
   Braojos R, 2014, 2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), P265, DOI 10.1109/EUC.2014.46
   Chi-Yuan Ha, 2017, 2017 International Conference on Applied System Innovation (ICASI). Proceedings, P37, DOI 10.1109/ICASI.2017.7988339
   Chowdhury Atanu Roy, 2010, 2010 IEEE International Conference on Pervasive Computing and Communications (PerCom 2010), P125, DOI 10.1109/PERCOM.2010.5466985
   Chung CC, 2016, IEEE T VLSI SYST, V24, P408, DOI 10.1109/TVLSI.2015.2407370
   Dabiri F, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P780, DOI 10.1109/ISQED.2008.161
   Desai AS, 2010, NEW ENGL J MED, V363, P2364, DOI 10.1056/NEJMe1011769
   Fallahzadeh R, 2017, DES AUT TEST EUROPE, P996, DOI 10.23919/DATE.2017.7927136
   Feng-Tso Sun, 2011, 2011 5th International Conference on Pervasive Computing Technologies for Healthcare (PervasiveHealth 2011), P115, DOI 10.4108/icst.pervasivehealth.2011.246037
   Fortino G, 2015, INFORM FUSION, V22, P50, DOI 10.1016/j.inffus.2014.03.005
   Fortino G, 2013, IEEE T HUM-MACH SYST, V43, P115, DOI 10.1109/TSMCC.2012.2215852
   French B, 2007, ELEVENTH IEEE INTERNATIONAL SYMPOSIUM ON WEARABLE COMPUTERS, PROCEEDINGS, P77
   Garcia-Perez C, 2017, PERVASIVE MOB COMPUT, V40, P674, DOI 10.1016/j.pmcj.2017.06.021
   Ghasemzadeh H, 2015, IEEE T MOBILE COMPUT, V14, P800, DOI 10.1109/TMC.2014.2331969
   Ghasemzadeh H, 2011, IEEE REAL TIME, P137, DOI 10.1109/RTAS.2011.21
   Hong Lu, 2010, Proc. of the 8th ACM Conference on Embedded Networked Sensor Systems, P71, DOI DOI 10.1145/1869983.1869992
   Hossain HMS, 2017, PERVASIVE MOB COMPUT, V38, P312, DOI 10.1016/j.pmcj.2016.08.017
   Jin YL, 2015, SOFT COMPUT, V19, P1427, DOI 10.1007/s00500-014-1352-3
   Kelly CM, 2017, CLIN COLORECTAL CANC, V16, pE115, DOI 10.1016/j.clcc.2016.11.002
   Kilani D, 2016, IEEE T CIRCUITS-I, V63, P1557, DOI 10.1109/TCSI.2016.2586117
   Kim B, 2014, IEEE T IND INFORM, V10, P714, DOI 10.1109/TII.2013.2273307
   Kim DonnieH., 2010, Proceedings of the 8th ACM Conference on Embedded Networked Sensor Systems (SenSys '10), P43, DOI DOI 10.1145/1869983.1869989
   Majumdar A, 2015, BIOMED SIGNAL PROCES, V20, P1, DOI 10.1016/j.bspc.2015.03.002
   Marcelloni F, 2009, COMPUT J, V52, P969, DOI 10.1093/comjnl/bxp035
   MURTY KG, 1987, MATH PROGRAM, V39, P117, DOI 10.1007/BF02592948
   Nath Suman., 2012, P 10 INT C MOBILE SY, P29, DOI DOI 10.1145/2307636.2307640
   Noshadi H., 2010, Wireless Health, P128
   Park T., 2011, P 9 ACM C EMBEDDED N, P260
   Rault T, 2017, PERVASIVE MOB COMPUT, V37, P23, DOI 10.1016/j.pmcj.2016.08.003
   Saeedi R, 2014, PROCEEDINGS OF THE 2014 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING (UBICOMP'14 ADJUNCT), P833, DOI 10.1145/2638728.2641313
   Shahmohammadi F, 2017, 2017 IEEE/ACM SECOND INTERNATIONAL CONFERENCE ON CONNECTED HEALTH - APPLICATIONS, SYSTEMS AND ENGINEERING TECHNOLOGIES (CHASE), P321, DOI 10.1109/CHASE.2017.115
   Shim H, 2004, IEEE DES TEST COMPUT, V21, P388, DOI 10.1109/MDT.2004.43
   Suh MK, 2011, J MED SYST, V35, P1165, DOI 10.1007/s10916-011-9733-y
   Synopsys, 2010, MEDICI US MAN
   Texas Instruments, 2010, MSP430X2XX FAM US GU
   Wale J, 2017, INT J TECHNOL ASSESS, V33, P1, DOI 10.1017/S0266462317000241
   Wang AS, 2016, IEEE T BIOMED CIRC S, V10, P579, DOI 10.1109/TBCAS.2015.2497304
   Wang N, 2013, P ADV NEURAL INFORM
   Weiss Y., 2010, MOBILE COMPUTING APP, P382
   Williamson J, 2015, ASIA S PACIF DES AUT, P136, DOI 10.1109/ASPDAC.2015.7058994
   Worringham C, 2011, PLOS ONE, V6, DOI 10.1371/journal.pone.0014669
   Yüceer Ü, 2002, DISCRETE APPL MATH, V119, P297, DOI 10.1016/S0166-218X(01)00191-3
NR 47
TC 8
Z9 9
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 67
DI 10.1145/3198457
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900012
OA Bronze
DA 2024-07-18
ER

PT J
AU Han, I
   Shin, Y
AF Han, Inhak
   Shin, Youngsoon
TI Folded Circuit Synthesis: Min-Area Logic Synthesis Using
   Dual-Edge-Triggered Flip-Flops
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Area reduction; dual-edge-triggered flip-flop; logic synthesis
AB The area required by combinational logic of a sequential circuit based on standard flip-flops can be reduced by identifying subcircuits that are identical. Pairs of matching subcircuits can then be replaced by circuits in which dual-edge-triggered flip-flops operate on multiplexed data at the rising and falling edges of the clock signal. We show how to modify the Boolean network describing a combinational logic to increase the opportunities for folding, without affecting its function. Experiments with benchmark circuits achieved an average reduction in circuit area of 18%.
C1 [Han, Inhak; Shin, Youngsoon] Korea Adv Inst Sci & Technol, Sch Elect Engn, 291 Daehak Ro, Daejeon 34141, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Han, I (corresponding author), Korea Adv Inst Sci & Technol, Sch Elect Engn, 291 Daehak Ro, Daejeon 34141, South Korea.
EM drct1225@kaist.ac.kr; youngsoo@ee.kaist.ac.kr
FU BK21 plus program through the National Research Foundation - Ministry of
   Education of Korea
FX This work was supported by the BK21 plus program through the National
   Research Foundation funded by the Ministry of Education of Korea.
CR BRAYTON RK, 1987, IEEE T COMPUT AID D, V6, P1062, DOI 10.1109/TCAD.1987.1270347
   Chandra B, 1999, PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P169
   Chatterjee S, 2005, IEEE IC CAD, P519, DOI 10.1109/ICCAD.2005.1560122
   Devarapalli SV, 2010, INT SYM QUAL ELECT, P147, DOI 10.1109/ISQED.2010.5450403
   Een N., 2007, CDBKTR20070510 CAD R
   GAGO A, 1993, IEEE J SOLID-ST CIRC, V28, P400, DOI 10.1109/4.210012
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hossain R., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P261, DOI 10.1109/92.285754
   Huang HY, 2003, Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, P209
   Kuehlmann A, 1997, DES AUT CON, P263, DOI 10.1145/266021.266090
   Larsson PO, 1996, IEEE J SOLID-ST CIRC, V31, P744, DOI 10.1109/4.509859
   Llopis R., 2000, US patent, Patent No. [6,137,331, 6137331]
   MALIK S, 1994, IEEE T COMPUT AID D, V13, P950, DOI 10.1109/43.293952
   Mishchenko A., 2005, FRAIGs: A Unifying Representation for Logic Synthesis and Verification
   Mishchenko A, 2006, DES AUT CON, P532, DOI 10.1109/DAC.2006.229287
   Namba K., 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P187, DOI 10.1109/DFT.2012.6378222
   Oh C, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P59, DOI 10.1109/ICICDT.2009.5166265
   Phyu MW, 2011, IEEE T VLSI SYST, V19, P1, DOI 10.1109/TVLSI.2009.2029116
   Riedel M.D., 2004, THESIS
   RIVEST RL, 1977, IEEE T COMPUT, V26, P606, DOI 10.1109/TC.1977.1674886
   SENTOVICH EM, 1992, UCBERLM9241 UC BERK
   Strollo AGM, 1999, ELECTRON LETT, V35, P187, DOI 10.1049/el:19990164
   Synopsys, 2012, NANOSIM US GUID
   UNGER SH, 1981, IEEE T COMPUT, V30, P447, DOI 10.1109/TC.1981.1675811
   Wang J, 2008, DES AUT CON, P528
NR 25
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 61
DI 10.1145/3229082
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900006
DA 2024-07-18
ER

PT J
AU Gao, CM
   Shi, L
   Di, YJ
   Li, Q
   Xue, CJ
   Wu, KJ
   Sha, E
AF Gao, Congming
   Shi, Liang
   Di, Yejia
   Li, Qiao
   Xue, Chun Jason
   Wu, Kaijie
   Sha, Edwin
TI Exploiting Chip Idleness for Minimizing Garbage Collection-Induced Chip
   Access Conflict on SSDs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Garbage collection; chip idleness; access conflicts; parallelism; SSD
ID FLASH; PARALLELISM; PERFORMANCE; DISKS
AB Solid state drives (SSDs) are normally constructed with a number of parallel-accessible flash chips, where host I/O requests are processed in parallel. In addition, there are many internal activities in SSDs, such as garbage collection and wear leveling induced read, write, and erase operations, to solve the issues of inability of in-place updates and limited lifetime. When internal activities are triggered on a chip, the chip will be blocked. Our preliminary studies on several workloads show that when internal activities are frequently triggered, the host I/O performance will be significantly impacted because of the access conflict between them. In this work, in order to improve the access conflict induced performance degradation, a novel access conflict minimization scheme is proposed. The basic idea of the scheme is motivated by an interesting observation in SSDs: several chips are idle when other chips are busy with internal activities and host I/O requests. Based on this observation, we propose to schedule internal activities induced operations for minimized access conflict by exploiting the idleness of the multiple chips of SSDs. This approach is realized by two steps: First, read internal activities accessed data to the controller; second, by exploiting the idle chips during internal activities, write internal activities accessed data back to these idle chips. With this scheme, the internal activities can be processed with minimized access conflict to the host requests. Simulation results show that the proposed approach significantly reduces the access conflict, and in turn leads to a significant performance improvement of SSDs.
C1 [Gao, Congming; Shi, Liang; Di, Yejia; Li, Qiao; Wu, Kaijie; Sha, Edwin] Chongqing Univ, Coll Comp Sci, 174 Shazhengjie Rd, Chongqing 400044, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China.
C3 Chongqing University; City University of Hong Kong
RP Gao, CM (corresponding author), Chongqing Univ, Coll Comp Sci, 174 Shazhengjie Rd, Chongqing 400044, Peoples R China.
EM albertgaocm@gmail.com; shi.liang.hk@gmail.com; yejia.di.cq@gmail.com;
   qiaoli045@gmail.com; jasonxue@cityu.edu.hk; kaijie@gmail.com;
   edwinsha@gmail.com
RI Gao, Congming/W-1757-2019
OI Li, Qiao/0000-0002-4579-4268
FU Fundamental Research Funds for Graduate Scientific Research and
   Innovation Foundation of Chongqing, China [CYB14043]; Fundamental
   Research Funds for the Central Universities [106112016CDJZR185512]; NSFC
   [61402059, 61472052, 61572411]; Huawei Innovation Research Program
   (HIRP); National 863 Programs [2015AA015304]
FX This work is partially supported by the Fundamental Research Funds for
   Graduate Scientific Research and Innovation Foundation of Chongqing,
   China (Grant No. CYB14043), the Fundamental Research Funds for the
   Central Universities (106112016CDJZR185512), NSFC (61402059, 61472052,
   and 61572411), Huawei Innovation Research Program (HIRP), and National
   863 Programs 2015AA015304.
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], ASPLOS
   Bucy John S., 2008, CMUPDL08101, P26
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chang LP, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544383
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chen F, 2009, PERF E R SI, V37, P181
   Chen FH, 2015, DES AUT TEST EUROPE, P1209
   Chen ZC, 2012, BMC NEUROSCI, V13, DOI 10.1186/1471-2202-13-55
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   Feng Chen, 2011, FAST, V11
   Fusionio, 2016, NVME SSDS
   Gao CM, 2014, IEEE S MASS STOR SYS
   Gao Congming, 2017, TCAD, V99, P1
   Gupta Aayush., 2009, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, V44
   He BS, 2015, IEEE T PARALL DISTR, V26, P152, DOI 10.1109/TPDS.2014.2308199
   HU Y., 2011, P INT C SUPERCOMPUTI, P96
   Jung M, 2012, CONF PROC INT SYMP C, P404
   Jung Myoungsoo., 2012, P 4 USENIX C HOT TOP, P9
   Kang WH, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P529, DOI 10.1145/2588555.2595632
   Kim H, 2008, PROCEEDINGS OF THE 6TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '08), P239, DOI 10.1145/1378600.1378627
   Lee J, 2013, IEEE T COMPUT AID D, V32, P247, DOI 10.1109/TCAD.2012.2227479
   Li Q, 2016, 14TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST '16), P125
   Liang Shi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P339
   Mao B, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P447, DOI 10.1109/ICCD.2015.7357145
   Min Changwoo, 2012, FAST, V12, P1
   Murugan Muthukumar., 2011, P 2011 IEEE 27 S MAS, P1
   Myoungsoo Jung, 2012, Middleware 2012. ACM/IFIP/USENIX 13th International Middleware Conference. Proceedings, P164, DOI 10.1007/978-3-642-35170-9_9
   Narayanan D, 2009, EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, P145
   Pan YY, 2013, IEEE T VLSI SYST, V21, P1350, DOI 10.1109/TVLSI.2012.2210256
   Prabhakaran Vijayan, 2009, SSD EXTENSION DISKSI
   Saxena M., 2012, P 7 ACM EUR C COMP S, P267, DOI DOI 10.1145/2168836.2168863
   Shahidi N., 2016, P INT C HIGH PERF CO, P48
   Shin JY, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P338, DOI 10.1145/1542275.1542324
   Wang RJ, 2015, ACM SIGPLAN NOTICES, V50, P19, DOI 10.1145/2694344.2694352
   Wen WJ, 2014, DES AUT CON
   Zheng M., 2013, Proceedings of the 11th USENIX Conference on File and Storage Technologies (FAST '13), P271
NR 39
TC 10
Z9 10
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 15
DI 10.1145/3131850
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900003
DA 2024-07-18
ER

PT J
AU Jun, J
   Choi, KH
   Kim, H
   Yu, SH
   Kim, SW
   Han, Y
AF Jun, Jaeyung
   Choi, Kyu Hyun
   Kim, Hokwon
   Yu, Sang Ho
   Kim, Seon Wook
   Han, Youngsun
TI Recovering from Biased Distribution of Faulty Cells in Memory by
   Reorganizing Replacement Regions through Universal Hashing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE DRAM fault recovery; universal hashing; fault recovery algorithm; DRAM
   yield
ID RANDOM-ACCESS MEMORY; HIGH-DENSITY DRAMS; REDUNDANCY TECHNIQUE;
   INFRASTRUCTURE IP; REPAIR; ARCHITECTURE; SCHEME; ALGORITHM; SYSTEMS;
   SDRAM
AB Recently, scaling down dynamic random access memory (DRAM) has become more of a challenge, with more faults than before and a significant degradation in yield. To improve the yield in DRAM, a redundancy repair technique with intra-subarray replacement has been extensively employed to replace faulty elements (i.e., rows or columns with defective cells) with spare elements in each subarray. Unfortunately, such technique cannot efficiently handle a biased distribution of faulty cells because each subarray has a fixed number of spare elements. In this article, we propose a novel redundancy repair technique that uses a hashing method to solve this problem. Our hashing technique reorganizes replacement regions by changing the way in which their replacement information is referred, thus making faulty cells become evenly distributed to the regions. We also propose a fast repair algorithm to find the best hash function among all possible candidates. Even if our approach requires little hardware overhead, it significantly improves the yield when compared with conventional redundancy techniques. In particular, the results of our experiment show that our technique saves spare elements by about 57% and 55% for a yield of 99% at BER 1e-6 and 5e-7, respectively.
C1 [Jun, Jaeyung; Choi, Kyu Hyun; Kim, Hokwon; Yu, Sang Ho; Kim, Seon Wook] Korea Univ, Int Ctr Converging Technol 513, Seoul 02841, South Korea.
   [Han, Youngsun] Kyungil Univ, 202 2nd Engn Bldg, Gyongsan 38428, South Korea.
C3 Korea University; Kyungil University
RP Kim, SW (corresponding author), Korea Univ, Int Ctr Converging Technol 513, Seoul 02841, South Korea.
EM cool92-3@korea.ac.kr; nurlonn@korea.ac.kr; hrnjs@korea.ac.kr;
   neo55@korea.ac.kr; seon@korea.ac.kr; youngsun@kiu.ac.kr
OI Han, Youngsun/0000-0001-7712-2514; Kim, Seon/0000-0001-6555-1741
FU IT R&D program of MOTIE/KEIT [10052716, 10052653]
FX This work was partly supported by the IT R&D program of MOTIE/KEIT
   [10052716, Design Technology Development of Ultra-Low Voltage Operating
   Circuit and IP for Smart Sensor SoC] and the IT R&D program of
   MOTIE/KEIT [10052653, Development of Processing in Memory Architecture
   and Parallel Processing for Data Bounding Applications].
CR Agrawal A, 2014, INT S HIGH PERF COMP, P84, DOI 10.1109/HPCA.2014.6835978
   Al-Ars Z, 2003, ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P24
   ARIMOTO K, 1990, IEEE J SOLID-ST CIRC, V25, P11, DOI 10.1109/4.50277
   Asadinia M, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699867
   ASAKURA M, 1993, 1993 SYMPOSIUM ON VLSI CIRCUITS, P93
   Axelos N, 2012, IEEE T VLSI SYST, V20, P2278, DOI 10.1109/TVLSI.2011.2170593
   Barth JE, 2005, IEEE J SOLID-ST CIRC, V40, P213, DOI 10.1109/JSSC.2004.838001
   Bindels J. F. M., 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Papers
   Bushnell M., 2013, ESSENTIALS ELECT TES, V17
   CENKER RP, 1979, IEEE T ELECTRON DEV, V26, P853, DOI 10.1109/T-ED.1979.19509
   Cho H, 2012, ETRI J, V34, P478, DOI [10.4218/etrij.12.0211.0378, 10.4218/etrij.11.0211.0378]
   Cho K, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2971481
   Choi M, 2002, INT SYM DEFEC FAU TO, P419, DOI 10.1109/DFTVS.2002.1173540
   DAY JR, 1985, IEEE DES TEST COMPUT, V2, P35, DOI 10.1109/MDT.1985.294737
   Eaton S. S., 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Papers, P84
   Horiguchi M, 1997, SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, P22, DOI 10.1109/ICISS.1997.630243
   HORIGUCHI M, 1991, IEEE J SOLID-ST CIRC, V26, P12, DOI 10.1109/4.65704
   Horiguchi M, 2011, INTEGR CIRCUIT SYST, P19, DOI 10.1007/978-1-4419-7958-2_2
   Hou C.-S., 2016, ITC 16, P1
   Huang CD, 2007, IEEE T VLSI SYST, V15, P1135, DOI 10.1109/TVLSI.2007.903940
   ISHIBASHI K, 1994, IEEE J SOLID-ST CIRC, V29, P411, DOI 10.1109/4.280689
   Jeong W, 2009, IEEE T VLSI SYST, V17, P1665, DOI 10.1109/TVLSI.2008.2005988
   Kirihata T, 1999, IEEE J SOLID-ST CIRC, V34, P1580, DOI 10.1109/4.799866
   Kirihata T, 1996, IEEE J SOLID-ST CIRC, V31, P558, DOI 10.1109/4.499733
   Kirihata T, 1998, IEEE J SOLID-ST CIRC, V33, P1711, DOI 10.1109/4.726565
   Krautschneider WH, 1997, MICROELECTRON RELIAB, V37, P19, DOI 10.1016/0026-2714(96)00236-3
   Lee J, 2009, IEEE T SEMICONDUCT M, V22, P572, DOI 10.1109/TSM.2009.2031010
   Lee M, 2011, IEEE T COMPUT AID D, V30, P919, DOI 10.1109/TCAD.2011.2106812
   Lin HY, 2006, IEEE T RELIAB, V55, P369, DOI 10.1109/TR.2006.874942
   Lu SK, 2010, IEEE T VLSI SYST, V18, P184, DOI 10.1109/TVLSI.2008.2008996
   Lv MJ, 2015, IEEE T CIRCUITS-I, V62, P1362, DOI 10.1109/TCSI.2015.2403031
   Mandelman JA, 2002, IBM J RES DEV, V46, P187, DOI 10.1147/rd.462.0187
   Micron Technology, 2009, MT41J512M8 4GB X8 DD
   Son YH, 2015, INT S HIGH PERF COMP, P502, DOI 10.1109/HPCA.2015.7056058
   Sridharan V, 2015, ACM SIGPLAN NOTICES, V50, P297, DOI [10.1145/2775054.2694348, 10.1145/2694344.2694348]
   Takase S, 1999, IEEE J SOLID-ST CIRC, V34, P1600, DOI 10.1109/4.799868
   Tseng TW, 2010, IEEE T VLSI SYST, V18, P921, DOI 10.1109/TVLSI.2009.2017906
   Wang R, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2757278
   Wang XF, 2012, CURR TOP NUTRACEUT R, V10, P1
   Wee JK, 2000, IEEE J SOLID-ST CIRC, V35, P1408, DOI 10.1109/4.871316
   Wee JK, 2002, IEEE J SOLID-ST CIRC, V37, P251, DOI 10.1109/4.982432
   Yong-Cheol Bae, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P44, DOI 10.1109/ISSCC.2012.6176871
   Zhang XW, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2967609
   Zorian Y, 2002, INT TEST CONF P, P340
NR 44
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 16
DI 10.1145/3131241
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900004
DA 2024-07-18
ER

PT J
AU Moudallal, Z
   Najm, FN
AF Moudallal, Zahi
   Najm, Farid N.
TI Generating Current Constraints to Guarantee RLC Power Grid Safety
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Current constraints generation; current budgets; power grid; voltage
   integrity
AB A critical task during early chip design is the efficient verification of the chip power distribution network. Vectorless verification, developed since the mid-2000s as an alternative to traditional simulation-based methods, requires the user to specify current constraints (budgets) for the underlying circuitry and checks if the corresponding voltage variations on all grid nodes are within a user-specified margin. This framework is extremely powerful, as it allows for efficient and early verification, but specifying/obtaining current constraints remains a burdensome task for users and a hurdle to adoption of this framework by the industry. Recently, the inverse problem has been introduced: Generate circuit current constraints that, if satisfied by the underlying logic circuitry, would guarantee grid safety from excessive voltage variations. This approach has many potential applications, including various grid quality metrics, as well as voltage drop-aware placement and floorplanning. So far, this framework has been developed assuming only resistive and capacitive (RC) elements in the power grid model. Inductive effects are becoming a significant component of the power supply noise and can no longer be ignored. In this article, we extend the constraints generation approach to allow for inductance. We give a rigorous problem definition and develop some key theoretical results related to maximality of the current space defined by the constraints. Based on this, we then develop three constraints generation algorithms that target the peak total chip power that is allowed by the grid, the uniformity of current distribution across the die area, and a combination of both metrics.
C1 [Moudallal, Zahi; Najm, Farid N.] Univ Toronto, Dept Elect & Comp Engn, 10 Kings Coll Rd, Toronto, ON M5S 3G4, Canada.
C3 University of Toronto
RP Moudallal, Z (corresponding author), Univ Toronto, Dept Elect & Comp Engn, 10 Kings Coll Rd, Toronto, ON M5S 3G4, Canada.
EM zahi.moudallal@mail.utoronto.ca; f.najm@utoronto.ca
RI Najm, Farid N./KOD-7633-2024
OI Najm, Farid/0000-0001-5393-7794
FU Natural Sciences and Engineering Research Council of Canada
FX This work was supported by the Natural Sciences and Engineering Research
   Council of Canada.
CR [Anonymous], 1992, INTRO REAL ANAL
   [Anonymous], 1991, Numerical methods for ordinary differential systems
   Bermudez A. J., 1994, SAVMA Symposium 1994 Proceedings., P1
   Fawaz M., 2016, FAST VECTORLES UNPUB
   Ghani NHA, 2011, IEEE T COMPUT AID D, V30, P691, DOI 10.1109/TCAD.2010.2096593
   Joshi K.D., 2001, Applied Discrete Structures
   Kouroussis D, 2003, DES AUT CON, P99
   Krstic A, 1997, DES AUT CON, P383, DOI 10.1145/266021.266176
   Lee WH, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P131
   MOSEK ApS, 2015, MOSEK C OPT API MAN
   Moudallal Z, 2016, IEEE T COMPUT AID D, V35, P1914, DOI 10.1109/TCAD.2016.2524659
   Moudallal Z, 2015, ASIA S PACIF DES AUT, P358, DOI 10.1109/ASPDAC.2015.7059031
   Muramatsu A., 2005, Proc. Intl. Symp. Physical Design (ISPD), P63
   Pant S, 2004, DES AUT CON, P171
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Srivastava N, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P346, DOI 10.1109/ISQED.2005.64
   Varga RS., 1962, Matrix Iterative Analysis
NR 17
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 66
DI 10.1145/3054746
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900009
DA 2024-07-18
ER

PT J
AU Czerwinski, R
   Kania, D
AF Czerwinski, Robert
   Kania, Dariusz
TI State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing
   Tristate Buffers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Logic synthesis; state assignment; finite state machines; logic
   optimization; tristate buffers; technology mapping; binary decision tree
ID DECOMPOSITION; MACHINES; DESIGN
AB The logic synthesis of ultra-high-speed FSMs is presented. The state assignment is based on a well-known method that uses output vectors. This technique is adjusted to include elements of two-level minimization and takes into account the limited number of terms contained in the programmable-AND/fixed-OR logic cell. The state assignment is based on a special form of the binary decision tree. The second phase of the FSM design is logic optimization. The optimization method is based on tristate buffers, thus making possible a one-logic-level FSM structure. The key point is to search partition variables that control the tristate buffers. This technique can also be applied to combinational circuits or the output block of FSMs only.
   Algorithms for state assignment and optimization are presented and richly illustrated by examples. The method is dedicated to using specific features of complex programmable logic devices. Experimental results prove its effectiveness (e.g., the implementation of the the 16-bit counter requires 136 logic cells and one-logic-cell level instead of 213 cells and four levels). The optimization method using tristate buffers and a state assignment binary decision tree can be directly applied to FPGA-dedicated logic synthesis.
C1 [Czerwinski, Robert; Kania, Dariusz] Silesian Tech Univ, Inst Elect, Akad Str 16, PL-44100 Gliwice, Poland.
C3 Silesian University of Technology
RP Czerwinski, R (corresponding author), Silesian Tech Univ, Inst Elect, Akad Str 16, PL-44100 Gliwice, Poland.
EM rczerwinski@polsl.pl; dkania@polsl.pl
RI Kania, Dariusz/T-2880-2018; Kania, Dariusz/T-2880-2018
OI Kania, Dariusz/0000-0002-3677-9939; Kania, Dariusz/0000-0002-8748-4794;
   Czerwinski, Robert/0000-0002-1550-5488
FU Ministry of Science and Higher Education [8686/E-367/S/2015]
FX This work was supported by the Ministry of Science and Higher Education
   funding for statutory activities (decision no. 8686/E-367/S/2015 of
   February 19, 2015).
CR Altera, 2004, APEX 20K PROGR LOG D
   Anderson JH, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P698, DOI 10.1109/DAC.1998.724561
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   Barkalov A., 2014, J CIRCUIT SYST COMP, V23, P1
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   Bukowiec A, 2012, INT J ELECTRON TELEC, V58, P35, DOI 10.2478/v10177-012-0005-7
   Chen SL, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P204, DOI 10.1109/FPT.2002.1188683
   Czerwinski R, 2013, LECT NOTES ELECTR EN, V231, DOI 10.1007/978-3-642-36166-1
   Czerwinski R, 2012, MICROPROCESS MICROSY, V36, P45, DOI 10.1016/j.micpro.2011.06.004
   Czerwinski R, 2010, B POL ACAD SCI-TECH, V58, P635, DOI 10.2478/v10175-010-0067-6
   Czerwinski R, 2009, INT J AP MAT COM-POL, V19, P647, DOI 10.2478/v10006-009-0052-0
   Debnath D, 2005, IEICE T INF SYST, VE88D, P1492, DOI 10.1093/ietisy/e88-d.7.1492
   Deniziak S, 2010, ELECTRON LETT, V46, P1316, DOI 10.1049/el.2010.2002
   DEVADAS S, 1991, IEEE T COMPUT AID D, V10, P13, DOI 10.1109/43.62788
   Gosti W, 2007, INT J AP MAT COM-POL, V17, P113, DOI 10.2478/v10006-007-0011-6
   Grzes TN, 2014, J COMPUT SYS SC INT+, V53, P92, DOI 10.1134/S1064230714010067
   Jozwiak L., 1992, Journal of Circuits, Systems and Computers, V2, P1, DOI 10.1142/S0218126692000027
   Kania D, 2000, EUROMICRO CONF PROC, P138, DOI 10.1109/EURMIC.2000.874626
   Kania D, 1999, ELECTRON LETT, V35, P879, DOI 10.1049/el:19990639
   Lin B., 1989, P IFIP INT C VLSI, P187
   MCCLUSKEY EJ, 1956, BELL SYST TECH J, V35, P1417, DOI 10.1002/j.1538-7305.1956.tb03835.x
   MCNC, 1991, LGSYNTH 91 BENCHM
   Mengibar L, 2005, ELECTRON LETT, V41, P948, DOI 10.1049/el:20052307
   Minato S., 1996, BINARY DECISION DIAG, DOI DOI 10.1007/978-1-4613-1303-8
   Quine Willard V, 1952, AM MATH MON, V59, P521, DOI [DOI 10.2307/2308219, 10.1080/00029890.1952.11988183, DOI 10.1080/00029890.1952.11988183]
   SALDANHA A, 1994, IEEE T COMPUT AID D, V13, P589, DOI 10.1109/43.277632
   Sasao T, 2001, INT SYM MVL, P207, DOI 10.1109/ISMVL.2001.924574
   Sasao T., 1993, EXOR LOGIC SYNTHESIS
   SENTOVICH EM, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P328, DOI 10.1109/ICCD.1992.276282
   SHANNON CE, 1949, BELL SYST TECH J, V28, P59, DOI 10.1002/j.1538-7305.1949.tb03624.x
   Sharma K., 1998, PROGRAMMABLE LOGIC H
   VILLA T, 1990, IEEE T COMPUT AID D, V9, P905, DOI 10.1109/43.59068
   Villa T, 1997, IEEE T COMPUT AID D, V16, P692, DOI 10.1109/43.644031
   Wisniewski R, 2011, INT J AP MAT COM-POL, V21, P401, DOI 10.2478/v10006-011-0030-1
   Xilinx, 2007, VIRT 2 PLATF FPGAS C
   Yuan L, 2008, IEEE T COMPUT AID D, V27, P1159, DOI 10.1109/TCAD.2008.923245
NR 36
TC 3
Z9 3
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 3
DI 10.1145/2905366
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300003
DA 2024-07-18
ER

PT J
AU Roy, S
   Chakrabarti, PP
   Kumar, S
   Chakrabarty, K
   Bhattacharya, BB
AF Roy, Sudip
   Chakrabarti, Partha P.
   Kumar, Srijan
   Chakrabarty, Krishnendu
   Bhattacharya, Bhargab B.
TI Layout-Aware Mixture Preparation of Biochemical Fluids on
   Application-Specific Digital Microfluidic Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Biochips; design automation; digital microfluidics;
   dilution and mixing; sample preparation
ID SAMPLE PREPARATION; DROPLET MIXERS; DILUTION; OPTIMIZATION; ALGORITHM;
   REACTANT; CHIP
AB The recent proliferation of digital microfluidic (DMF) biochips has enabled rapid on-chip implementation of many biochemical laboratory assays or protocols. Sample preprocessing, which includes dilution and mixing of reagents, plays an important role in the preparation of assays. The automation of sample preparation on a digital microfluidic platform often mandates the execution of a mixing algorithm, which determines a sequence of droplet mix-split steps (usually represented as a mixing graph). However, the overall cost and performance of on-chip mixture preparation not only depends on the mixing graph but also on the resource allocation and scheduling strategy, for instance, the placement of boundary reservoirs or dispensers, mixer modules, storage units, and physical design of droplet-routing pathways. In this article, we first present a new mixing algorithm based on a number-partitioning technique that determines a layout-aware mixing tree corresponding to a given target ratio of a number of fluids. The mixing graph produced by the proposed method can be implemented on a chip with a fewer number of crossovers among droplet-routing paths as well as with a reduced reservoir-to-mixer transportation distance. Second, we propose a routing-aware resource-allocation scheme that can be used to improve the performance of a given mixing algorithm on a chip layout. The design methodology is evaluated on various test cases to demonstrate its effectiveness in mixture preparation with the help of two representative mixing algorithms. Simulation results show that on average, the proposed scheme can reduce the number of crossovers among droplet-routing paths by 89.7% when used in conjunction with the new mixing algorithm, and by 75.4% when an earlier algorithm [Thies et al. 2008] is used.
C1 [Roy, Sudip] Indian Inst Technol, Dept Comp Sci & Engn, Roorkee 247667, Uttar Pradesh, India.
   [Chakrabarti, Partha P.] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
   [Kumar, Srijan] Univ Maryland, College Pk, MD 20742 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Bhattacharya, Bhargab B.] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur; University
   System of Maryland; University of Maryland College Park; Duke
   University; Indian Statistical Institute; Indian Statistical Institute
   Kolkata
RP Roy, S (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Roorkee 247667, Uttar Pradesh, India.
EM sudiproy.fcs@iitr.ac.in; ppchak@cse.iitkgp.ernet.in; srijan@cs.umd.edu;
   krish@ee.duke.edu; bhargab@isical.ac.in
RI Chakrabarty, Krishnendu/J-6086-2012; Bhattacharya, Bhargab/AAE-6130-2020
OI Chakrabarty, Krishnendu/0000-0003-4475-6435; Kumar,
   Srijan/0000-0002-5796-3532
FU Indian Institute of Technology Kharagpur; Microsoft Research India PhD
   Fellowship; J. C. Bose Fellowship from Department of Science and
   Technology (DST), Government of India; US National Science Foundation
   [CNS-1135853]; Indian Statistical Institute, Kolkata
FX S. Roy was supported in part by Indian Institute of Technology Kharagpur
   and by Microsoft Research India PhD Fellowship (2010-2014). P. P.
   Chakrabarti was supported in part by the J. C. Bose Fellowship from
   Department of Science and Technology (DST), Government of India. K.
   Chakrabarty was supported in part by the US National Science Foundation
   under grant CNS-1135853. B. B. Bhattacharya was supported by a special
   grant to Nanotechnology Research Triangle from Indian Statistical
   Institute, Kolkata. S. Kumar is currently affiliated with the University
   of Maryland.
CR Abdelgawad M, 2009, ADV MATER, V21, P920, DOI 10.1002/adma.200802244
   Aho AV., 1974, DESIGN ANAL COMPUTER
   [Anonymous], ASP J LOW POWER ELEC
   [Anonymous], P IEEE INT C COMP AI
   [Anonymous], ELECT J COMBINATORIC
   [Anonymous], 2010, J BIOL ENG
   Bhattacharjee S, 2014, IET COMPUT DIGIT TEC, V8, P49, DOI 10.1049/iet-cdt.2013.0053
   Bhattacharjee S, 2012, 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), P188, DOI 10.1109/ISED.2012.73
   Buchheim C., 2013, HDB GRAPH DRAWING VI, P43, DOI DOI 10.1201/B15385-5
   Buchheim C, 2008, DISCRETE OPTIM, V5, P373, DOI 10.1016/j.disopt.2007.05.006
   Çakiroglu OA, 2007, LECT NOTES COMPUT SC, V4525, P122
   Chakrabarty K, 2010, DIGITAL MICROFLUIDIC BIOCHIPS: DESIGN AUTOMATION AND OPTIMIZATION, P1, DOI 10.1201/9781439819166-f
   Chakrabarty K., 2007, Digital microfluidic biochips : synthesis, testing, and reconfiguration techniques
   Chatterjee D, 2006, LAB CHIP, V6, P199, DOI 10.1039/b515566e
   Chiang T.-W., 2013, P IEEE INT S VLSI DE, P1
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Griffith EJ, 2006, IEEE T COMPUT AID D, V25, P340, DOI 10.1109/TCAD.2005.859515
   Hadwen B, 2012, LAB CHIP, V12, P3305, DOI 10.1039/c2lc40273d
   Herold K.E., 2009, Lab_on_a_Chip_Technology:_Fabrication_and_microfluidics, V1
   Hsieh YL, 2014, IEEE T COMPUT AID D, V33, P183, DOI 10.1109/TCAD.2013.2284010
   Hsieh YL, 2012, PR IEEE COMP DESIGN, P189, DOI 10.1109/ICCD.2012.6378639
   Hsieh YL, 2012, IEEE T COMPUT AID D, V31, P1656, DOI 10.1109/TCAD.2012.2202396
   Huang JD, 2013, IEEE T COMPUT AID D, V32, P1484, DOI 10.1109/TCAD.2013.2263035
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Kleinberg Jon, 2005, ALGORITHM DESIGN
   Kumar S, 2013, IEEE INT SYMP DESIGN, P205, DOI 10.1109/DDECS.2013.6549817
   Liu CH, 2013, ICCAD-IEEE ACM INT, P615, DOI 10.1109/ICCAD.2013.6691180
   Luo LZ, 2011, IEEE T AUTOM SCI ENG, V8, P216, DOI 10.1109/TASE.2010.2053201
   Miller EM, 2009, ANAL BIOANAL CHEM, V393, P419, DOI 10.1007/s00216-008-2397-x
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Mitra D, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P314, DOI 10.1109/ISVLSI.2012.52
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   Paik P, 2003, LAB CHIP, V3, P28, DOI 10.1039/b210825a
   Ren H, 2003, BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, P619
   Richter RB, 1997, AM MATH MON, V104, P131, DOI 10.2307/2974980
   Roy S., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P171, DOI 10.1109/VLSID.2011.55
   Roy S, 2011, DES AUT TEST EUROPE, P1059
   Roy S, 2014, ACM J EMERG TECH COM, V11, DOI 10.1145/2629578
   Roy S, 2014, IET COMPUT DIGIT TEC, V8, P163, DOI 10.1049/iet-cdt.2013.0060
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Roy Sudip, 2013, P IEEE ANN S VLSI, P1
   Sista R, 2008, LAB CHIP, V8, P2091, DOI 10.1039/b814922d
   Su F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P223, DOI 10.1109/ICCAD.2004.1382576
   Su F, 2008, ACM J EMERG TECH COM, V3, DOI 10.1145/1324177.1324178
   SUGIYAMA K, 1981, IEEE T SYST MAN CYB, V11, P109, DOI 10.1109/TSMC.1981.4308636
   Tamassia R., 2016, Handbook on graph drawing and visualization
   Tan HY, 2008, LAB CHIP, V8, P885, DOI 10.1039/b800438b
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Dinh TA, 2014, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2014.6742894
   Zhao Y, 2010, DES AUT CON, P635
   Zhao Y, 2009, DES AUT TEST EUROPE, P1290
   Zoghbi A, 1998, INT J COMPUT MATH, V70, P319, DOI 10.1080/00207169808804755
NR 52
TC 14
Z9 15
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 45
DI 10.1145/2714562
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900012
DA 2024-07-18
ER

PT J
AU Lin, CY
   Huang, CW
   Kuan, CB
   Huang, SY
   Lee, JK
AF Lin, Cheng-Yen
   Huang, Chung-Wen
   Kuan, Chi-Bang
   Huang, Shi-Yu
   Lee, Jenq-Kuen
TI The Design and Experiments of A SID-Based Power-Aware Simulator for
   Embedded Multicore Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Multicore simulation; power modeling; embedded
   processor; DSP; Design; Experimentation
ID VLIW DSP PROCESSORS; COMPILER SUPPORTS; OPTIMIZATION
AB Embedded multicore systems are playing increasingly important roles in the design of consumer electronics. The objective of such systems is to optimize both performance and power characteristics of mobile devices. However, currently there are no power metrics supporting popular application design platforms (such as SID) that application developers use to develop their applications. This hinders the ability of application developers to optimize power consumption. In this article we present the design and experiments of a SIDbased power-aware simulation framework for embedded multicore systems. The proposed power estimation flow includes two phases: IP-level power modeling and power-aware system simulation. The first phase employs PowerMixer(IP) to construct the power model for the processor IP and other major IPs, while the second phase involves a power abstract interpretation method for summarizing the simulation trace, then, with a CPE module, estimating the power consumption based on the summarized trace information and the input of IP power models. In addition, a Manager component is devised to map each digital signal processor (DSP) component to a host thread and maintain the access to shared resources. The aim is to maintain the simulation performance as the number of simulated DSP components increases. A power-profiling API is also supported that developers of embedded software can use to tune the granularity of power-profiling for a specific code section of the target application. We demonstrate via case studies and experiments how application developers can use our SID-based power simulator for optimizing the power consumption of their applications. We characterize the power consumption of DSP applications with the DSPstone benchmark and discuss how compiler optimization levels with SIMD intrinsics influence the performance and power consumption. A histogram application and an augmented-reality application based on human-face-based RMS(recognition, mining, and synthesis) application are deployed as running examples on multicore systems to demonstrate how our power simulator can be used by developers in the optimization process to illustrate different views of power dissipations of applications.
C1 [Lin, Cheng-Yen; Huang, Chung-Wen; Kuan, Chi-Bang; Lee, Jenq-Kuen] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30043, Taiwan.
   [Huang, Shi-Yu] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu, Taiwan.
C3 National Tsing Hua University; National Tsing Hua University
RP Lee, JK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30043, Taiwan.
EM jklee@cs.nthu.edu.tw
FU Ministry of Economic Affairs of Taiwan; Ministry of Science and
   Technology of Taiwan; MediaTek research
FX This work was supported in part by Ministry of Economic Affairs of
   Taiwan, Ministry of Science and Technology of Taiwan, and MediaTek
   research.
CR Andes Tech, 2010, ANDESCORE N1213 S PR
   [Anonymous], SIGMETRICS C MEAS MO
   [Anonymous], 2011, P USENIX ANN TECH C
   [Anonymous], 2008, P HOTPOWER
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bona A, 2005, DES AUTOM EMBED SYST, V10, P49, DOI 10.1007/s10617-006-9045-5
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Burger D., 1996, EVALUATING FUTURE MI
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Chang David Chih-Wei, 2006, P FALL MICR FOR
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   Chen Jianwei, 2009, EVALUATION REV, V37, P77
   Contreras G, 2004, ACM SIGPLAN NOTICES, V39, P115, DOI 10.1145/998300.997180
   Contreras G, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210272
   Donald J., 2006, IEEE Computer Architecture Letters, V5, P53, DOI 10.1109/L-CA.2006.14
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Hsu CW, 2011, DES AUT CON, P47
   HSU CW, 2009, P AS S QUAL EL DES J, P319
   Hu JC, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P180
   Hughes CJ, 2002, COMPUTER, V35, P40, DOI 10.1109/2.982915
   Janzen Jeff, 2001, DESIGNLINE, V10, P2
   Ji JS, 2008, SEC 2008: PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING, P370, DOI 10.1109/SEC.2008.48
   Kuan CB, 2012, CONCURR COMP-PRACT E, V24, P517, DOI 10.1002/cpe.1845
   Lee CR, 2003, ACM T DES AUTOMAT EL, V8, P252, DOI 10.1145/762488.762494
   Lee MTC, 1997, IEEE T VLSI SYST, V5, P123, DOI 10.1109/92.555992
   Leupers R, 2012, DES AUT TEST EUROPE, P685
   Li D, 2013, P 2013 INT S SOFTW T, P78, DOI DOI 10.1145/2483760.2483780
   Li Ming-Chih, 2008, P VLSI CAD S
   LIN CY, 2009, P INT SOC DES C ISOC, P161
   Lin YC, 2007, CONCURR COMP-PRACT E, V19, P2391, DOI 10.1002/cpe.1176
   Lu CH, 2009, CONCURR COMP-PRACT E, V21, P101, DOI 10.1002/cpe.1334
   Macii E, 1998, IEEE T COMPUT AID D, V17, P1061, DOI 10.1109/43.736181
   Miller JF, 2010, MNEMOSYNE SUPPL, V321, P1, DOI 10.1163/ej.9789004177550.i-248.6
   Moudgill M, 1999, IEEE MICRO, V19, P15, DOI 10.1109/40.768496
   Mukherjee SS, 2000, IEEE CONCURR, V8, P12, DOI 10.1109/4434.895100
   Over A, 2007, INT SYM PERFORM ANAL, P12, DOI 10.1109/ISPASS.2007.363732
   Palacharla S, 1997, ACM COMP AR, P206, DOI 10.1145/384286.264201
   Rele S, 2002, LECT NOTES COMPUT SC, V2304, P261
   Rong Luo, 2005, 2005 6th International Conference on ASIC Proceedings (IEEE Cat. No.05TH8820C), P1094
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   SID, 2001, SID SIM US GUID
   Te-Feng Su, 2011, Proceedings of the 2011 International Conference on Parallel Processing Workshops (ICPPW 2011), P199, DOI 10.1109/ICPPW.2011.52
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Tiwari V, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P732, DOI 10.1109/DAC.1998.724568
   Tiwari V, 1996, J VLSI SIG PROCESS S, V13, P223, DOI 10.1007/BF01130407
   Vijaykrishnan N, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P95, DOI [10.1109/ISCA.2000.854381, 10.1145/342001.339659]
   Wu C, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P215
   Yang Hongbo., 2002, CASES '02, P210
   You YP, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278364
   You YP, 2006, ACM T DES AUTOMAT EL, V11, P147, DOI 10.1145/1124713.1124723
   Yun D, 2012, IEEE T COMPUT AID D, V31, P121, DOI 10.1109/TCAD.2011.2167329
   Zhang W, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1146
   Zivojnovic V., 1994, P 5 INT C SIGN PROC
NR 53
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 22
DI 10.1145/2699834
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900006
DA 2024-07-18
ER

PT J
AU Lu, JW
   Chen, PW
   Chang, CC
   Sha, L
   Huang, DJH
   Teng, CC
   Cheng, CK
AF Lu, Jingwei
   Chen, Pengwen
   Chang, Chin-Chih
   Sha, Lu
   Huang, Dennis Jen-Hsin
   Teng, Chin-Chi
   Cheng, Chung-Kuan
TI ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and
   Nesterov's Method
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electrostatics; density function; analytic placement; nonlinear
   optimization; Poisson's equation; spectral methods; fast Fourier
   transform; Nesterov's method; preconditioning
ID EFFICIENT
AB We develop a flat, analytic, and nonlinear placement algorithm, ePlace, which is more effective, generalized, simpler, and faster than previous works. Based on the analogy between placement instance and electrostatic system, we develop a novel placement density function eDensity, which models every object as positive charge and the density cost as the potential energy of the electrostatic system. The electric potential and field distribution are coupled with density using a well-defined Poisson's equation, which is numerically solved by spectral methods based on fast Fourier transform (FFT). Instead of using the conjugate gradient (CG) nonlinear solver in previous placers, we propose to use Nesterov'smethod which achieves faster convergence. The efficiency bottleneck on line search is resolved by predicting the steplength using a closed-form equation of Lipschitz constant. The placement performance is validated through experiments on the ISPD 2005 and ISPD 2006 benchmark suites, where ePlace outperforms all state-of-the-art placers (Capo10.5, FastPlace3.0, RQL, MAPLE, ComPLx, BonnPlace, POLAR, APlace3, NTUPlace3, mPL6) with much shorter wirelength and shorter or comparable runtime. On average, of all the ISPD 2005 benchmarks, ePlace outperforms the leading placer BonnPlace with 2.83% shorter wirelength and runs 3.05xfaster; and on average, of all the ISPD 2006 benchmarks, ePlace outperforms the leading placer MAPLE with 4.59% shorter wirelength and runs 2.84x faster.
C1 [Lu, Jingwei; Cheng, Chung-Kuan] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Chen, Pengwen] Natl Chung Hsing Univ, Dept Appl Math, Taichung 40227, Taiwan.
   [Chang, Chin-Chih; Sha, Lu; Huang, Dennis Jen-Hsin; Teng, Chin-Chi] Cadence Design Syst, San Jose, CA 95134 USA.
C3 University of California System; University of California San Diego;
   National Chung Hsing University
RP Lu, JW (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM jlu@cs.ucsd.edu
RI Chen, Pengwen/IST-7806-2023
OI Chen, Pengwen/0000-0002-4586-0552; Cheng, Chung-Kuan/0000-0002-9865-8390
CR Adya SN, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P311
   Agnihotri AR, 2005, IEEE T COMPUT AID D, V24, P748, DOI 10.1109/TCAD.2005.846363
   Caldwell AE, 2000, IEEE T COMPUT AID D, V19, P1304, DOI 10.1109/43.892854
   Chan T., 2005, P ISPD, P185
   Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Coffman E.G., 1997, Approximation algorithms for bin packing: a survey
   Cong Jason, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P681, DOI 10.1145/1687399.1687525
   Cong J, 2008, IEEE T COMPUT AID D, V27, P2133, DOI 10.1109/TCAD.2008.2006158
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   Flannery B. P., 1992, NUMERICAL RECIPES C, DOI DOI 10.2277/052143064X
   Garey M. R., 1976, Theoretical Computer Science, V1, P237, DOI 10.1016/0304-3975(76)90059-1
   Gi-Joon Nam, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design
   Han S.K., 2011, SLIP, P1
   Hao Zhuang, 2013, 2013 10th International Conference on Communications, Circuits and Systems (ICCCAS), P509, DOI 10.1109/ICCCAS.2013.6765395
   He Q., 2014, P IEEE INT S EL COMP
   He Q, 2012, IEEE T COMP PACK MAN, V2, P687, DOI 10.1109/TCPMT.2011.2179547
   Hsu MK, 2011, DES AUT CON, P664
   Jingwei Lu, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P467, DOI 10.1109/ASPDAC.2010.5419838
   Kahng A. B., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P218, DOI 10.1145/1123008.1123057
   Kahng A.B., 2010, VLSI Physical Design: From Graph Partitioning to Timing Closure
   Kim MC, 2012, DES AUT CON, P747
   Kim MC, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P193
   Kim MC, 2010, ICCAD-IEEE ACM INT, P649, DOI 10.1109/ICCAD.2010.5654229
   Lin T, 2013, ICCAD-IEEE ACM INT, P357, DOI 10.1109/ICCAD.2013.6691143
   Lu J., 2010, THESIS HONG KONG POL
   Lu JW, 2014, DES AUT CON, DOI 10.1145/2593069.2593133
   Lu J, 2013, INT CONF ASIC
   Lu JW, 2013, INT SYM QUAL ELECT, P231, DOI 10.1109/ISQED.2013.6523615
   Lu JW, 2012, IEEE T VLSI SYST, V20, P2094, DOI 10.1109/TVLSI.2011.2168834
   Lu JW, 2012, INTEGRATION, V45, P121, DOI 10.1016/j.vlsi.2011.11.001
   Markov IL, 2012, ICCAD-IEEE ACM INT, P275
   Moreland Kenneth, 2003, P ACM SIGGRAPH EUROG, V117, P112, DOI DOI 10.2312/EGGH.EGGH03.112-119
   Nam G.-J., 2005, P 2005 INT S PHYS DE, P216
   Naylor W. C., 2001, U.S. Patent, Patent No. 6301693
   Nemirovskii Arkadii, 1983, Problem complexity and method efficiency in optimization
   Nesterov Y., 1983, SOV MATH DOKL, V27, P372
   Ooura T., 2001, GEN PURPOSE FFT PACK
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Roy JA, 2006, IEEE T COMPUT AID D, V25, P1313, DOI 10.1109/TCAD.2005.855969
   Sechen C., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P432, DOI 10.1145/318013.318083
   Sham CW, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455241
   SHEWCHUK J, 1994, CMUCSTR94125
   SKOLLERMO G, 1975, MATH COMPUT, V29, P697, DOI 10.2307/2005281
   Spindler P, 2008, IEEE T COMPUT AID D, V27, P1398, DOI 10.1109/TCAD.2008.925783
   Struzyna M, 2013, DES AUT TEST EUROPE, P1867
   Taghavi T., 2005, ACMSIGDA INT S PHYS, P245, DOI [10.1145/1055137.1055191, DOI 10.1145/1055137.1055191]
   Viswanathan N, 2007, DES AUT CON, P453, DOI 10.1109/DAC.2007.375208
   Viswanathan N, 2007, ASIA S PACIF DES AUT, P135
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Wasik AM, 2013, SCI REP-UK, V3, DOI [10.1038/srep02007, 10.1038/srep01400]
   Yao B., 2005, ISPD, P193
   Zheng Y, 2014, DES AUT CON, DOI 10.1145/2593069.2593102
NR 53
TC 76
Z9 87
U1 2
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 17
DI 10.1145/2699873
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900001
DA 2024-07-18
ER

PT J
AU Tsai, KL
   Chen, HT
   Lin, YA
AF Tsai, Kun-Lin
   Chen, Hao-Tse
   Lin, Yo-An
TI Power and Area Efficiency NoC Router Design for Application-Specific SoC
   by Using Buffer Merging and Resource Sharing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Low power; area efficiency;
   Network-on-Chip; buffer structure
ID FLOW; NETWORKS
AB Network-on-Chip (NoC) is an efficient on-chip communication architecture specifically for System-on-a-Chip (SoC) design. However, the input buffers of a NoC router often take a significant portion of the silicon area and power consumption. Besides, the performance of a NoC is also greatly affected by the buffer size. In this article, a static buffer merging and resource sharing method is proposed for the application-specific SoC minimizing the NoC buffer. When given an application-specific task graph and the dataflow distribution, the proposed method statically merges rarely used buffers and generates the suitable number of input buffers for each router at design timely. The merged buffer is shared by several input directions. The experimental result shows that the buffer can be utilized more effectively after the resource sharing. Based on the synthesized design with TSMC 90nm technology, the proposed method reduces an average of 42.23% area and 35.13% power while providing similar performance.
C1 [Tsai, Kun-Lin; Chen, Hao-Tse; Lin, Yo-An] Tunghai Univ, Taichung, Taiwan.
C3 Tunghai University
RP Tsai, KL (corresponding author), Tunghai Univ, Taichung, Taiwan.
RI TSAI, KUN-LIN/AAK-5283-2020
OI Tsai, Kun-Lin/0000-0002-1317-6019
CR Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Bryan A, 2011, POLICY PRACT, P1
   Chen XN, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90
   Coenen Martijn., 2006, CODES, P130
   Concatto C., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P302, DOI 10.1109/VLSISoC.2011.6081596
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dielissen John, 2003, P INT WORKSH IP BAS, P269
   Hu JC, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P354, DOI 10.1109/ICCAD.2004.1382601
   Hu JC, 2006, IEEE T COMPUT AID D, V25, P2919, DOI 10.1109/TCAD.2006.882474
   Jafari F, 2010, DES AUT TEST EUROPE, P1621
   Kavaldjiev N, 2004, IEEE INT SOC CONF, P289, DOI 10.1109/SOCC.2004.1362438
   Kiasari AE, 2008, IEEE INT CONF ASAP, P73, DOI 10.1109/ASAP.2008.4580157
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Li-Wei Wang, 2011, 2011 4th International Conference on Intelligent Networks and Intelligent Systems, P113, DOI 10.1109/ICINIS.2011.32
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Matos D, 2011, IEEE T VLSI SYST, V19, P2045, DOI 10.1109/TVLSI.2010.2068064
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   Saastamoinen Ilkka, 2003, P ISCAS, P113
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   TAMIR Y, 1992, IEEE T COMPUT, V41, P725, DOI 10.1109/12.144624
   Tedesco L.P., 2008, J INTEGR CIRC SYST, V3, P46
   Umamaheswari S., 2012, 2012 International Conference on Recent Trends in Information Technology (ICRTIT), P452, DOI 10.1109/ICRTIT.2012.6206830
   Wan-Ting Su, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P160, DOI 10.1109/ASPDAC.2011.5722177
   Wang H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P105
   Wiggers MH, 2007, DES AUT CON, P658, DOI 10.1109/DAC.2007.375247
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
   Yin Yaming, 2010, P INT C COMP APPL SY
   Zhou Wenbiao, 2012, P INT C SYST INF ICS, P4
NR 32
TC 3
Z9 3
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 36
DI 10.1145/2633604
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600005
DA 2024-07-18
ER

PT J
AU Lin, H
   Hu, TS
   Fei, YS
AF Lin, Hai
   Hu, Tiansi
   Fei, Yunsi
TI A Hardware/Software Cooperative Custom Register Binding Approach for
   Register Spill Elimination in Application-Specific Instruction Set
   Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Application-specific instruction set processor;
   custom registers; register spills; memory traffic reduction
AB Application-Specific Instruction set Processor (ASIP) has become an important design choice for embedded systems. It can achieve both high flexibility offered by the base processor core and high performance and energy efficiency offered by the dedicated hardware extensions. Although a lot of efforts have been devoted to computation acceleration, for example, automatic custom instruction identification and synthesis, limited on-chip data storage elements including the register file and data cache have become a potential performance bottleneck. For custom instructions that have more inputs and/or outputs than the generic register file I/O ports, custom registers are added in ASIPs to satisfy the need of additional inputs and outputs, and traditionally they are used only by custom instructions. In this article, we propose a hardware/software cooperative approach with a linear scan register allocation algorithm, which allows base instructions to utilize the existing custom registers in ASIPs for eliminating register spills of the program. The data traffic between the base processor and off-chip memory can be replaced with energy-efficient on-chip communications between the processor core and custom hardware extensions. Our experimental results demonstrate that a significant performance gain can be achieved, orthogonal to improvements by other techniques in ASIP design.
C1 [Hu, Tiansi; Fei, Yunsi] Northeastern Univ, Dept Elect & Comp Engn, Dana Res Ctr 409, Boston, MA 02115 USA.
   [Lin, Hai] Paneve LLC, Hadley, MA 01035 USA.
C3 Northeastern University
RP Fei, YS (corresponding author), Northeastern Univ, Dept Elect & Comp Engn, Dana Res Ctr 409, 360 Huntington Ave, Boston, MA 02115 USA.
EM hlin@paneve.com; yfei@ece.neu.edu
OI Fei, Yunsi/0000-0002-9930-0868
FU National Science Foundation [0541102]; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [0541102]
   Funding Source: National Science Foundation
FX This work is supported by National Science Foundation under grant no.
   0541102.
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   ARM, 2012, ARM ARCHITECTURE MAN
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Clark N, 2004, INT SYMP MICROARCH, P30
   Cong J, 2005, IEEE IC CAD, P263, DOI 10.1109/ICCAD.2005.1560075
   Cong J., 2005, P 2005 ACM SIGDA 13, P99
   COOPER K. D., 2001, SOFTW PRACT EXPER, V4, P110
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Goodwin D., 2003, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P137
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Kastner R, 2002, ACM T DES AUTOMAT EL, V7, P605, DOI 10.1145/605440.605446
   Keutzer K, 2002, PR IEEE COMP DESIGN, P84, DOI 10.1109/ICCD.2002.1106752
   Poletto M, 1999, ACM T PROGR LANG SYS, V21, P895, DOI 10.1145/330249.330250
   Pozzi L, 2006, IEEE T COMPUT AID D, V25, P1209, DOI 10.1109/TCAD.2005.855950
   Pozzi Laura., 2005, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, P2
   SIMPLESCALAR, 2012, SIMPLESCALAR PORTABL
   Skiena S., 1990, IMPLEMENTING DISCRET, P218
   Sun F, 2004, IEEE T COMPUT AID D, V23, P216, DOI 10.1109/TCAD.2003.822133
   TENSILICA, 2012, TENSILICA TIE APPLIC
   VERMA AK, 2008, P AS S PAC DES AUT C, P334
   VERTEX, 2012, VETEX ORDERING
   Wehmeyer L, 2001, IEEE T COMPUT AID D, V20, P1329, DOI 10.1109/43.959862
   YUM P., 2004, PROCEEDINGS OF THE D, P723
   [No title captured]
NR 25
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 40
DI 10.1145/2348839.2348844
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000005
DA 2024-07-18
ER

PT J
AU Wang, AP
   Hahn, J
   Roumi, M
   Chou, PH
AF Wang, An-Ping
   Hahn, Jiwon
   Roumi, Mahshid
   Chou, Pai H.
TI Buffer Optimization and Dispatching Scheme for Embedded Systems with
   Behavioral Transparency
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Behavioral transparency; runtime
   system; model of computation; component software; memory optimization;
   buffer allocation
ID EFFICIENT SOFTWARE SYNTHESIS; DATA-FLOW GRAPHS; REQUIREMENTS; CODE
AB This article presents a buffer minimization scheme with low dispatching overhead for embedded software processes. To accomplish this, we exploit behavioral transparency in the model of computation. In such a model (e.g., synchronous dataflow), the state of buffer requirements is determined completely by the firing sequence of the actors without requiring functional simulation of the actors. Fine-grained buffer allocation incurs high and code pointer overhead while coarse-grained allocation suffers from memory fragmentation. Instead, we propose a medium-grained, "access-contiguous" buffer allocation scheme that minimizes the total buffer space and pointer overhead. We formulate the buffer allocation problem as 2D tiles that represent the lifetime of the buffers to minimize their memory occupation spatially and temporally. Experimental results show that our scheme uses less data memory than existing techniques by 26% on average, or up to 57% in the best case. Our technique retains code modularity for dynamic configuration and, more importantly, enables many more applications that otherwise would not fit if implemented using previous state-of-the-art techniques.
C1 [Hahn, Jiwon; Roumi, Mahshid; Chou, Pai H.] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
   [Wang, An-Ping] Natl Tsing Hua Univ, Dept Comp Sci, Taipei, Taiwan.
C3 University of California System; University of California Irvine;
   National Tsing Hua University
RP Roumi, M (corresponding author), Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
EM mroumi@uci.edu
FU NSF CAREER Award [CNS-0448668]
FX This work was supported by NSF CAREER Award CNS-0448668.
CR ATMEL CORPORATION, 2012, AVR BUTT
   BELL JR, 1973, COMMUN ACM, V16, P370, DOI 10.1145/362248.362270
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   BHATTACHARYYA S. S., 1999, P INT WORKSH COMP AR, P97
   Bhattacharyya SS, 1997, DES AUTOM EMBED SYST, V2, P33, DOI 10.1023/A:1008806425898
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   DUTTA S., 2012, SDCC SMALL DEVICE CC
   Geilen M, 2005, DES AUT CON, P819
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Goddard S, 1998, FOURTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM - PROCEEDINGS, P59, DOI 10.1109/RTTAS.1998.683188
   Guan N, 2009, ASIA S PACIF DES AUT, P715, DOI 10.1109/ASPDAC.2009.4796564
   HAHN J., 2010, P INT S EMB SOFTW EM, P149
   HARTEL P. H., 2008, P INT C FORM METH CO, V21, p[1, 10]
   HINES K. J., 2000, THESIS U WASHINGTON
   Ko MY, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234681
   Murthy PK, 2004, ACM T DES AUTOMAT EL, V9, P212, DOI 10.1145/989995.989999
   Murthy PK, 2001, IEEE T COMPUT AID D, V20, P177, DOI 10.1109/43.908427
   Murthy PK, 1997, FORM METHOD SYST DES, V11, P41, DOI 10.1023/A:1008633809454
   Oh H, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P51
   Oh H, 2002, DES AUT CON, P275, DOI 10.1109/DAC.2002.1012635
   Park C, 2006, BSN 2006: INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P162
   RITZ S, 1995, INT CONF ACOUST SPEE, P2651, DOI 10.1109/ICASSP.1995.480106
   Sung W, 1998, PROC INT SYMP SYST, P137, DOI 10.1109/ISSS.1998.730615
   Sung WY, 2000, IEEE T VLSI SYST, V8, P522, DOI 10.1109/92.894156
   Teich J, 1998, LECT NOTES COMPUT SC, V1498, P885, DOI 10.1007/BFb0056930
   YUAN M., 2009, P INT C HARDW SOFTW, P11
   Zitzler E, 1999, GECCO-99: PROCEEDINGS OF THE GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1762
NR 29
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
DI 10.1145/2348839.2348845
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000006
DA 2024-07-18
ER

PT J
AU Elwakil, M
   Yang, ZJ
AF Elwakil, Mohamed
   Yang, Zijiang
TI Deterministic Replay for Message-Passing-Based Concurrent Programs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; MCAPI; message race; multicore programs; debugging;
   deterministic replay
ID SOFTWARE
AB The Multicore Communications API (MCAPI) is a new message-passing API that was released by the Multicore Association. MCAPI provides an interface designed for closely distributed embedded systems with multiple cores on a chip and/or chips on a board. Similar to parallel programs in other domains, debugging MCAPI programs is a challenging task due to their nondeterministic behavior. In this article we present a tool that is capable of deterministically replaying MCAPI program executions, which provides valuable insight for MCAPI developers in case of failure.
C1 [Elwakil, Mohamed; Yang, Zijiang] Western Michigan Univ, Kalamazoo, MI 49008 USA.
C3 Western Michigan University
RP Elwakil, M (corresponding author), Cairo Univ, Dept Informat Syst, Fac Comp & Informat, Cairo, Egypt.
EM m.elwakil@fci-cu.edu.eg
RI Elwakil, Mohamed M./IQV-1412-2023
OI Elwakil, Mohamed M./0000-0002-3197-353X
CR BREHMER S., 2010, MULTICORE ASS COMMUN
   Chen Yuqun., 1997, Proceedings of the 1997 ACM/IEEE conference on Supercomputing (CDROM), Supercomputing '97, P1, DOI [DOI 10.1145/509593.509626, 10.1145/509593.509626]
   Dunlap GW, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P211, DOI 10.1145/1060289.1060309
   FERTRE M., 2005, RR5755 INRIA
   Flanagan C, 2005, ACM SIGPLAN NOTICES, V40, P110, DOI 10.1145/1047659.1040315
   GAIT J, 1986, SOFTWARE PRACT EXPER, V16, P225, DOI 10.1002/spe.4380160304
   GARCIAMOLINA H, 1982, IEEE T COMPUT, V31, P48, DOI 10.1109/TC.1982.1675885
   HOLT J., 2011, MULTICORE ASS RESOUR
   KRANZLMULLER D., 2001, P 8 EUROPVM MPI US G, P192
   Krishnamoorthy Sriram, 2010, Proceedings 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing (CCGrid), P408, DOI 10.1109/CCGRID.2010.111
   LEVY M., 2011, MENTOR RELEASES OPEN
   Lucchetti D., 2005, Proceedings of the twentieth ACM symposium on Operating systems principles, P1
   Lusk Ewing., 2009, MPI MESSAGE PASSING
   Maruyama M., 2005, IASTED PDCS'05, P151
   MERCER E., 2011, VERIFICATION VALIDAT
   Narayanasamy S, 2006, FRONT ARTIF INTEL AP, V147, P211
   Nethercote N., 2006, IISWC, P2, DOI DOI 10.1109/IISWC.2006.302723
   NETZER RHB, 1996, P SIGMETRICS S PAR D, P31
   NOETH M., 2006, P ACM IEEE C SUP SC
   Quinlan D., 2000, Parallel Processing Letters, V10, P215, DOI 10.1016/S0129-6264(00)00021-4
   Ronsse M, 2001, LECT NOTES COMPUT SC, V2074, P851
   Sharma Subodh, 2009, Proceedings of the 2009 9th International Conference Formal Methods in Computer-Aided Design (FMCAD), P41, DOI 10.1109/FMCAD.2009.5351145
   SHEGALOV G, 2005, THESIS U SAARLANDES
   SMITH DARRY A., 2010, EFFICIENT RECORDING
   SNELLING DF, 1988, PARALLEL COMPUT, V8, P255, DOI 10.1016/0167-8191(88)90129-9
   WILLIAMS ROSS, 2010, PAINLESS GUIDE CRC E
   Xue RN, 2009, ACM SIGPLAN NOTICES, V44, P251, DOI 10.1145/1594835.1504213
NR 27
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 22
DI 10.1145/2209291.2209295
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000004
DA 2024-07-18
ER

PT J
AU Yu, CJ
   Petrov, P
AF Yu, Chenjie
   Petrov, Peter
TI Energy- and Performance-Efficient Communication Framework for Embedded
   MPSoCs through Application-Driven Release Consistency
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Multicore
ID COHERENCE PROTOCOLS; CACHE
AB We present a framework for performance-, bandwidth-, and energy-efficient intercore communication in embedded MultiProcessor Systems-on-a-Chip (MPSoC). The methodology seamlessly integrates compiler, operating system, and hardware support to achieve a low-cost communication between synchronized producers and consumers. The technique is especially beneficial for data-streaming applications exploiting pipeline parallelism with computational phases mapped to separate cores. Code transformations utilizing a simple ISA support ensure that producer writes are propagated to consumers with a single interconnect transaction per cache block just prior to the producer exiting its synchronization region. Furthermore, in order to completely eliminate misses to shared data caused by interference with private data and also to minimize the cache energy, we integrate to the proposed framework a cache way partitioning policy based on a simple cache configurability support, which isolates the shared buffers from other cache traffic. This mechanism results in significant power savings since only a subset of the cache ways needs to be looked up for each cache access. The end result of the proposed framework is a single communication transaction per shared cache block between a producer and a consumer with no coherence misses on the consumer caches. Our experiments demonstrate significant reductions in interconnect traffic, cache misses, and energy for a set of multiprocessor benchmarks.
C1 [Yu, Chenjie; Petrov, Peter] Univ Maryland, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Yu, CJ (corresponding author), Univ Maryland, College Pk, MD 20742 USA.
EM cjyu@umd.edu
RI Petrov, Peter/HGT-9584-2022
CR AbdelShafi H, 1997, THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, P204, DOI 10.1109/HPCA.1997.569661
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   [Anonymous], PLDI 03
   [Anonymous], 1992, ACM LETT PROGRAM LAN
   [Anonymous], 2008, CACTI 5 3
   ARCHIBALD J, 1986, ACM T COMPUT SYST, V4, P273, DOI 10.1145/6513.6514
   *ARM LTD, 2010, ARM11 FAM
   Ballapuram CS, 2008, ACM SIGPLAN NOTICES, V43, P60, DOI 10.1145/1353536.1346290
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Brown JA, 2007, SPAA'07: PROCEEDINGS OF THE NINETEENTH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P126
   Cantin JF, 2005, CONF PROC INT SYMP C, P246, DOI 10.1109/ISCA.2005.31
   Chen G, 2007, LECT NOTES COMPUT SC, V4050, P214, DOI 10.1007/978-3-540-71528-3_14
   Cheng LQ, 2007, INT S HIGH PERF COMP, P328
   Cheng LQ, 2006, CONF PROC INT SYMP C, P339, DOI 10.1145/1150019.1136515
   Cumming P, 2003, WINNING THE SOC REVOLUTION: EXPERIENCES IN REAL DESIGN, P97
   DAS M, 2000, P ACM SIGPLAN C PROG, P35
   Ding C, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P223, DOI 10.1145/1250734.1250760
   Ekman M, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P243, DOI 10.1109/LPE.2002.1029612
   Gharachorloo K., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P15, DOI 10.1109/ISCA.1990.134503
   Gordon-Ross A, 2007, DES AUT CON, P234, DOI 10.1109/DAC.2007.375159
   Hind Michael., 2001, ACM SIGPLAN SIGSOFT
   Huh J., 2004, ACM SIGARCH COMPUTUR, V32, P97
   *INT CORP, INT XSCALE MICR
   IOSEVICH V, 2004, P 18 ANN INT C SUP J, P306
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   Khailany B, 2001, IEEE MICRO, V21, P35, DOI 10.1109/40.918001
   KONOTOTHANASSIS L, 1995, P SUP C SC 95, P61
   Lenoski D., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P148, DOI 10.1109/ISCA.1990.134520
   LIM AW, 1997, POPL 97, P201, DOI DOI 10.1145/263699.263719
   Loghi M, 2005, DES AUT TEST EUROPE, P508, DOI 10.1109/DATE.2005.148
   Loghi M., 2006, ACM T EMBED COMPUT S, V5, P383, DOI DOI 10.1145/1151074.1151081
   Loghi M., 2005, GLSVLSI, P276
   Mahlke S. A., 1992, Proceedings. Supercomputing '92. (Cat. No.92CH3216-9), P808, DOI 10.1109/SUPERC.1992.236682
   Martin G, 2006, DES AUT CON, P274, DOI 10.1109/DAC.2006.229245
   MONTANARO J, 1996, P INT SOL STAT CIRC, P214
   Moshovos A, 2005, CONF PROC INT SYMP C, P234, DOI 10.1109/ISCA.2005.42
   Moshovos A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P85, DOI 10.1109/HPCA.2001.903254
   Patel A., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P247, DOI 10.1145/1393921.1393988
   RAMALINGAM G, 1994, ACM T PROGR LANG SYS, V16, P1467, DOI 10.1145/186025.186041
   Rugina R, 1999, ACM SIGPLAN NOTICES, V34, P77, DOI 10.1145/301631.301645
   SALCIANU A, 2001, P 8 ACM SIGPLAN S PR, P12
   Strauss K, 2006, CONF PROC INT SYMP C, P327, DOI 10.1145/1150019.1136514
   Thies W, 2007, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2007.38
   Thompson M, 2007, PERFORMING SPANISHNESS: HISTORY, CULTURAL IDENTITY AND CENSORSHIP IN THE THEATRE OF JOSE MARIA RODRIGUEZ MENDEZ, P9, DOI 10.1145/1289816.1289823
   Wenisch TF, 2005, CONF PROC INT SYMP C, P222, DOI 10.1109/ISCA.2005.50
   Wolf W, 2004, DES AUT CON, P681, DOI 10.1145/996566.996753
   YU C, 2007, P INT C HARDW SOFTW, P245
   Zhang CJ, 2003, CONF PROC INT SYMP C, P136, DOI 10.1109/ISCA.2003.1206995
   [No title captured]
NR 49
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 8
DI 10.1145/1870109.1870117
PG 39
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600008
DA 2024-07-18
ER

PT J
AU Bertels, P
   Heirman, W
   D'Hollander, E
   Stroobandt, D
AF Bertels, Peter
   Heirman, Wim
   D'Hollander, Erik
   Stroobandt, Dirk
TI Efficient Memory Management for Hardware Accelerated Java Virtual
   Machines
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; Performance; Dynamic memory management;
   Java Virtual Machine; hardware acceleration
ID SOFTWARE COSYNTHESIS
AB Application-specific hardware accelerators can significantly improve a system's performance. In a Java-based system, we then have to consider a hybrid architecture that consists of a Java Virtual Machine running on a general-purpose processor connected to the hardware accelerator. In such a hybrid architecture, data communication between the accelerator and the general-purpose processor can incur a significant cost, which may even annihilate the original performance improvement of adding the accelerator. A careful layout of the data in the memory structure is therefore of major importance to maintain the acceleration performance benefits.
   This article addresses the reduction of the communication cost in a distributed shared memory consisting of the main memory of the processor and the accelerator's local memory, which are unified in the Java heap. Since memory access times are highly nonuniform, a suitable allocation of objects in either main memory or the accelerator's local memory can significantly reduce the communication cost. We propose several techniques for finding the optimal location for each Java object's data, either statically through profiling or dynamically at runtime. We show how we can reduce communication cost by up to 86% for the SPECjvm and DaCapo benchmarks. We also show that the best strategy is application dependent and also depends on the relative cost of remote versus local accesses. For a relative cost higher than 10, a self-learning dynamic approach often results in the best performance.
C1 [Bertels, Peter; Heirman, Wim; D'Hollander, Erik; Stroobandt, Dirk] Univ Ghent, ELIS Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Bertels, P (corresponding author), Univ Ghent, ELIS Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM peter.bertels@ugent.be; wim.heirman@ugent.be; erik.dhollander@ugent.be;
   dirk.stroobandt@ugent.be
OI Heirman, Wim/0000-0003-2286-1525
FU Institute for the Promotion of Innovation through Science and Technology
   in Flanders (IWT-Vlaanderen); FlexWare project [060068]; OptiMMA project
   [060831]
FX P. Bertels is supported by a Ph. D. grant from the Institute for the
   Promotion of Innovation through Science and Technology in Flanders
   (IWT-Vlaanderen). This research is also related to the FlexWare project
   (IWT grant 060068) and the OptiMMA project (IWT grant 060831).
CR Beck ACS, 2005, DES AUT CON, P732
   Bertin P., 2008, NTMS, P1
   Blackburn Stephen M., 2006, P 21 ANN ACM SIGPLAN, DOI [10.1145/1167473.1167488, DOI 10.1145/1167473.1167488, DOI 10.1145/1167515.1167488, 10.1145/1167515.1167488]
   BORG A, 2006, P 4 INT WORKSH JAV T, P58
   Eeckhaut H, 2007, IEEE T MULTIMEDIA, V9, P1508, DOI 10.1109/TMM.2007.906606
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   Faes P., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P675
   FAES P, 2007, P 21 INT PAR DISTR P, P386
   Faes P., 2006, PROC 1 INT C SCALABL
   FAES P, 2004, P 16 IASTED INT C PA, P380
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   Hakkennes E, 2001, J VLSI SIG PROC SYST, V28, P221, DOI 10.1023/A:1011117608815
   HELAIHEL R, 1997, P INT C COMP AID DES, P690
   Lattanzi E, 2005, INT J EMBED SYST, V1, P228, DOI 10.1504/IJES.2005.009952
   Lysecky R, 2006, ACM T DES AUTOMAT EL, V11, P659, DOI 10.1145/1142980.1142986
   Maddimsetty R.P., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P288
   Panainte EM, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1210268.1210274
   *STAND PERF EV COR, 1998, JAV VIRT MACH BENCHM
   *STAND PERF EV COR, 2008, JAV VIRT MACH BENCHM
   Vassiliadis S, 2004, IEEE T COMPUT, V53, P1363, DOI 10.1109/TC.2004.104
NR 20
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 48
DI 10.1145/1562514.1562516
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 487LQ
UT WOS:000269276100001
OA Green Published
DA 2024-07-18
ER

PT J
AU Yu, H
   Ho, J
   He, L
AF Yu, Hao
   Ho, Joanna
   He, Lei
TI Allocating Power Ground Vias in 3D ICs for Simultaneous Power and
   Thermal Integrity
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Thermal and power integrity; macromodeling;
   parametric 3D-IC design
AB The existing work on via allocation in 3D ICs ignores power/ground vias' ability to simultaneously reduce voltage bounce and remove heat. This article develops the first in-depth study on the allocation of power/ground vias in 3D ICs with simultaneous consideration of power and thermal integrity. By identifying principal ports and parameters, effective electrical and thermal macromodels are employed to provide dynamic power and thermal integrity as well as sensitivity with respect to via density. With the use of sensitivity, an efficient via allocation simultaneously driven by power and thermal integrity is developed. Experiments show that, compared to sequential power and thermal optimization using static integrity, sequential optimization using the dynamic integrity reduces nonsignal vias by up to 18%, and simultaneous optimization using dynamic integrity further reduces nonsignal vias by up to 45.5%.
C1 [Yu, Hao] Berkeley Design Automat, Santa Clara, CA 95054 USA.
   [Ho, Joanna; He, Lei] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Yu, H (corresponding author), Berkeley Design Automat, Santa Clara, CA 95054 USA.
EM hao.yu@berkeley-da.com; lhe@ee.ucla.edu
RI yu, hao/C-1289-2010
OI yu, hao/0000-0001-8747-3203
CR Alpert C.J., 1999, DISCRETE APPL MATH
   [Anonymous], 2001, Contemporary Mathematics, DOI DOI 10.1090/CONM/280/04630
   [Anonymous], INT S LOW POW EL DES
   ASTRID P, 2007, IEEE T AUTOM CONTROL
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   Box GE, 1994, TIME SERIES ANAL FOR
   CHIANG TY, 2001, P INT C COMP AID DES
   CONG J, 2005, P INT C COMP AID DES
   CONG J, 2004, P INT C COMP AID DES
   DAS S, 2004, THESIS MIT
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Ding C., 2008, Spectral. Clustering, Ordering and Ranking: Statistical Learning with Matrix Factorizations
   GOPLEN B, 2003, P INT C COMP AID DES
   GOPLEN B, 2005, P INT S PHYS DES
   Grimme E., 1997, Krylov Projection Methods for Model Reduction
   HONG Y, 2005, P INT S QUAL EL DES
   KANNAN R, 2004, J ACM
   Knickerbocker JU, 2005, IBM J RES DEV, V49, P725, DOI 10.1147/rd.494.0725
   LI H, 2005, P DES AUT C
   LI P, 2004, P INT C COMP AID DES
   LI P, 2006, P DES AUT C
   Li X., 2005, P INT C COMP AID DES
   LI Z, 2006, P INT S PHYS DES
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Lim S.K., 2005, IEEE Design Test of Computers, V22, P532
   Liu P., 2005, P INT C COMP AID DES
   Liu P. Feldmann. F., 2004, P INT C COMP AID DES
   MOORE BC, 1981, IEEE T AUTOMAT CONTR, V26, P17, DOI 10.1109/TAC.1981.1102568
   Odabasioglu A, 1998, IEEE T COMPUT AID D, V17, P645, DOI 10.1109/43.712097
   Rathinam M, 2003, SIAM J NUMER ANAL, V41, P1893, DOI 10.1137/S0036142901389049
   RUEHLI AE, 1974, IEEE T MICROW THEORY, VTT22, P216, DOI 10.1109/TMTT.1974.1128204
   RYU C, 2005, P IEEE C EL PERF EL
   SAPATNEKAR S, 2006, INT C IC DES TECHN
   SU H, 2003, IEEE T CAD, P1533
   Teng CC, 1997, IEEE T COMPUT AID D, V16, P882, DOI 10.1109/43.644613
   TIWARI V, 1998, P DES AUT C
   Wang TY, 2003, IEEE T VLSI SYST, V11, P691, DOI 10.1109/TVLSI.2003.812372
   YU H, 2007, P DES AUT C
   YU H, 2005, IEEE INT WORKSH BEH
   YU H, 2006, P DES AUT C
   Yu H, 2006, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, P8
   ZHAN Y, 2007, IEEE T COMPUT AIDED
   ZHAO J, 1998, P C IEEE EL PERF EL
   Zhao M, 2002, IEEE T COMPUT AID D, V21, P159, DOI 10.1109/43.980256
   Zhao SY, 2002, IEEE T COMPUT AID D, V21, P81, DOI 10.1109/43.974140
   ZHENG H, 2003, P IEEE CUST INT CIRC
NR 46
TC 33
Z9 202
U1 5
U2 23
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 41
DI 10.1145/1529255.1529263
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700008
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Banerjee, A
   Dasgupta, P
   Chakrabarti, PP
AF Banerjee, Ansuman
   Dasgupta, Pallab
   Chakrabarti, P. P.
TI Auxiliary State Machines plus Context-Triggered Properties in
   Verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB Formal specifications of interface protocols between a design-under-test and its environment mostly consist of two types of correctness requirements, namely (a) a set of invariants that applies throughout the protocol execution and (b) a set of context-triggered properties that applies only when the protocol state belongs to a specific set of contexts. To model such requirements, an increasingly popular design choice in the assertion IP design community has been the use of abstract context state machines and state-oriented properties. In this paper, we formalize this modeling style and present algorithms for verifying such specifications. Specifically, we present a purely formal approach and a semi-formal approach for verifying such specifications. We demonstrate the use of this design style in modeling some of the industry standard protocol descriptions and present encouraging results.
C1 [Banerjee, Ansuman; Dasgupta, Pallab; Chakrabarti, P. P.] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Banerjee, A (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM ansuman@gmail.com
CR Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   Borger E., 2003, ABSTRACT STATE MACHI
   Brayton R., 1996, PROC INT C COMPUTER, P428
   BURCH JR, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P403, DOI 10.1145/127601.127702
   CHAUHAN P, 1999, P 12 ANN IEEE INT AS, P27
   CHO H, 1993, ACM IEEE D, P25
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   DASGUPTA P, 2006, ROADMAP FORMAL PROPE
   Govindaraju SG, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P115, DOI 10.1109/ICCAD.2000.896460
   Kaufmann M, 1998, LECT NOTES COMPUT SC, V1427, P477, DOI 10.1007/BFb0028768
   Nguyen MD, 2005, IEEE IC CAD, P1068, DOI 10.1109/ICCAD.2005.1560219
   Pnueli Amir., 1977, P 18 ANN S FDN COMPU, P46, DOI DOI 10.1109/SFCS.1977.32
   Sebastiani R, 2007, FORM METHOD SYST DES, V31, P177, DOI 10.1007/s10703-007-0036-3
   Shimizu K, 2000, LECT NOTES COMPUT SC, V1954, P335
   SHIMIZU K, 2001, P 11 IFIP WG 10 5 AD, P304
   Shyam S, 2006, DES AUT TEST EUROPE, P1211
   Somenzi F., 1998, CUDD CU DECISION DIA
   Yang J, 2003, IEEE T VLSI SYST, V11, P345, DOI 10.1109/TVLSI.2003.812320
NR 18
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 62
DI 10.1145/1391962.1391970
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400008
DA 2024-07-18
ER

PT J
AU You, YP
   Huang, CW
   Lee, JK
AF You, Yi-Ping
   Huang, Chung-Wen
   Lee, Jenq Kuen
TI Compilation for compact power-gating controls
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; experimentation; languages; compilers for low power;
   data-flow analysis; leakage-power reduction; balanced scheduling;
   power-gating mechanisms
AB Power leakage constitutes an increasing fraction of the total power consumption in modern semiconductor technologies due to the continuing size reductions and increasing speeds of transistors. Recent studies have attempted to reduce leakage power using integrated architecture and compiler power-gating mechanisms. This approach involves compilers inserting instructions into programs to shut down and wake up components, as appropriate. While early studies showed this approach to be effective, there are concerns about the large amount of power-control instructions being added to programs due to the increasing amount of components equipped with power-gating controls in SoC design platforms. In this article we present a sink-n-hoist framework for a compiler to generate balanced scheduling of power-gating instructions. Our solution attempts to merge several power-gating instructions into a single compound instruction, thereby reducing the amount of power-gating instructions issued. We performed experiments by incorporating our compiler analysis and scheduling policies into SUIF compiler tools and by simulating the energy consumption using Wattch toolkits. The experimental results demonstrate that our mechanisms are effective in reducing the amount of power-gating instructions while further reducing leakage power compared to previous methods.
C1 Natl Tsing Hua Univ, Hsinchu 30013, Taiwan.
C3 National Tsing Hua University
RP You, YP (corresponding author), Natl Tsing Hua Univ, Hsinchu 30013, Taiwan.
EM ypyou@pllab.cs.nthu.edu.tw; cwhuang@pllab.cs.nthu.edu.tw;
   jklee@cs.nthu.edu.tw
OI You, Yi-Ping/0000-0002-4455-3147
CR [Anonymous], INT TECHN ROADM SEM
   Bellas N, 2000, IEEE T VLSI SYST, V8, P317, DOI 10.1109/92.845897
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   Compaq Computer Corporation, 1999, ALPH 21264 MICR HARD
   Doyle B., 2002, Intel Technology Journal, V6, P42
   Dropsho S, 2002, INT SYMP MICROARCH, P321, DOI 10.1109/MICRO.2002.1176260
   Feremans C, 2003, EUR J OPER RES, V148, P1, DOI 10.1016/S0377-2217(02)00404-6
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   IP H, 2002, P IEEE INT C FIELD P, P453
   JONES R, 2004, EE TIMES
   Kao JT, 2000, IEEE J SOLID-ST CIRC, V35, P1009, DOI 10.1109/4.848210
   Karnik T, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P203, DOI 10.1109/ICCAD.2002.1167535
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Koster AMCA, 1998, OPER RES LETT, V23, P89, DOI 10.1016/S0167-6377(98)00043-1
   Lee CR, 2003, ACM T DES AUTOMAT EL, V8, P252, DOI 10.1145/762488.762494
   Lee MTC, 1997, IEEE T VLSI SYST, V5, P123, DOI 10.1109/92.555992
   Rele S, 2002, LECT NOTES COMPUT SC, V2304, P261
   ROY K, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P464, DOI 10.1109/ICCD.1992.276316
   SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
   SMITH MD, 1998, SUIF MACHINE LIB
   *STANF COMP GROUP, 1995, SUIF LIB
   SU CL, 1995, P HAW INT C SYST SCI, P306
   Tiwari V, 1997, TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P185, DOI 10.1109/ICVD.1997.568074
   Tiwari V, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P732, DOI 10.1109/DAC.1998.724568
   Tsutsui H, 2002, APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, P45, DOI 10.1109/APCCAS.2002.1114905
   Yang H., 2002, P 3 WORKSH COMP OP S
   You YP, 2006, ACM T DES AUTOMAT EL, V11, P147, DOI 10.1145/1124713.1124723
   YOU YP, 2002, P INT WORKSH LANG CO, V2481, P63
   Zhang W, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1146
   Zhang W., 2004, ACM T ARCHIT CODE OP, V1, P3, DOI [10.1145/980152, DOI 10.1145/980152.980154]
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
NR 35
TC 14
Z9 15
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 51
DI 10.1145/1278349.1278364
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600015
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bhanja, S
   Lingasubramanian, K
   Ranganathan, N
AF Bhanja, Sanjukta
   Lingasubramanian, Karthikeyan
   Ranganathan, N.
TI A stimulus-free graphical probabilistic switching model for sequential
   circuits using dynamic Bayesian networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE design; theory; dynamic Bayesian networks; sequential circuits; TDM
ID POWER ESTIMATION
AB We propose a novel, nonsimulative probabilistic model for switching activity in sequential circuits, capturing both spatio-temporal correlations at internal nodes and higher order temporal correlations due to feedback. This model, which we refer to as the temporal dependency model (TDM), can be constructed from the logic structure and is shown to be a dynamic Bayesian network. Dynamic Bayesian networks are extremely powerful in modeling high order temporal, as well as spatial, correlations; TDM is an exact model for the underlying conditional independencies. The attractive feature of this graphical representation of the joint probability function is not only that it makes the dependency relationships amongst nodes explicit, but it also serves as a computational mechanism for probabilistic inference. We report average errors in switching probability of 0.006, with errors tightly distributed around mean error values, on ISCAS' 89 benchmark circuits involving up to 10000 signals.
C1 Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA.
   Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA.
C3 State University System of Florida; University of South Florida; State
   University System of Florida; University of South Florida
RP Bhanja, S (corresponding author), Univ S Florida, Dept Elect Engn, 4202 E Fowler Ave, Tampa, FL 33620 USA.
EM bhanja@eng.usf.edu
CR [Anonymous], 2003, P C UNC ART INT
   Bhanja S, 2004, IEEE T VLSI SYST, V12, P1360, DOI 10.1109/TVLSI.2004.837991
   Bhanja S, 2003, IEEE T VLSI SYST, V11, P558, DOI 10.1109/TVLSI.2003.816144
   Bhanja S, 2001, DES AUT CON, P209, DOI 10.1109/DAC.2001.935506
   BRYANT RE, 1992, COMPUT SURV, V24, P293, DOI 10.1145/136035.136043
   Chen ZP, 1997, P IEEE INT ASIC C&E, P189, DOI 10.1109/ASIC.1997.617003
   Cowell R. G., 1999, Probabilistic Networks and Expert Systems, V543
   Ding CS, 1998, IEEE T COMPUT AID D, V17, P1099, DOI 10.1109/43.736184
   ERCOLANI S, 1992, IEEE T COMPUT AID D, V11, P794, DOI 10.1109/43.137524
   *GEN, 2006, GRAPH NETW INT
   HACHTEL GD, 1994, ACM IEEE D, P270
   Henrion M., 1988, Machine intelligence and pattern recognition, V2, P149, DOI [10.1016/B978-0-444-70396-5.50019-4, DOI 10.1016/B978-0-444-70396-5.50019-4]
   KJAERULFF U, 1995, INT J FORECASTING, V11, P89, DOI 10.1016/0169-2070(94)02003-8
   Kozhaya JN, 2001, IEEE T VLSI SYST, V9, P400, DOI 10.1109/92.924063
   Manich S, 1997, EUR CONF DESIG AUTOM, P597, DOI 10.1109/EDTC.1997.582422
   Marculescu D, 2000, IEEE T VLSI SYST, V8, P335, DOI 10.1109/92.845899
   Marculescu R, 1999, IEEE T COMPUT AID D, V18, P973, DOI 10.1109/43.771179
   Marculescu R, 1998, IEEE T COMPUT AID D, V17, P73, DOI 10.1109/43.681258
   Murphy KP, 1999, UNCERTAINTY IN ARTIFICIAL INTELLIGENCE, PROCEEDINGS, P467
   NAJM FN, 1993, IEEE T COMPUT AID D, V12, P310, DOI 10.1109/43.205010
   NAJM FN, 1995, DES AUT CON, P635
   Nguyen D, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P158
   Pearl J., 1988, PROBABILISTIC REASON
   Ramani SS, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P86, DOI 10.1145/1013235.1013263
   REJIMON T, 2006, IEEE T VLSI SYST
   Saxena V, 2002, ACM T DES AUTOMAT EL, V7, P455, DOI 10.1145/567270.567275
   Srivastava A, 2004, DES AUT CON, P783, DOI 10.1145/996566.996777
   Stamoulis GI, 1996, PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P221, DOI 10.1109/CICC.1996.510547
   TSUI CY, 1995, IEEE T VLSI SYST, V3, P404, DOI 10.1109/92.406998
   YUAN LP, 1997, P 34 DES AUT C
NR 30
TC 3
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 773
EP 796
DI 10.1145/1142980.1142990
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dasdan, A
   Hom, I
AF Dasdan, Ali
   Hom, Ivan
TI Handling inverted temperature dependence in static timing analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; static timing analysis; temperature dependence;
   timing corners; voltage dependence
AB In digital circuit design, it is typically assumed that cell delay increases with decreasing voltage and increasing temperature. This assumption is the basis of the cornering approach with cell libraries in static timing analysis (STA). However, this assumption breaks down at low supply voltages because cell delay can decrease with increasing temperature. This phenomenon is caused by a competition between mobility and threshold voltage to dominate cell delay. We refer to this phenomenon as the inverted temperature dependence (ITD). Due to ITD, it becomes very difficult to analytically determine the temperatures that maximize or minimize the delay of a cell or a path. As such, ITD has profound consequences for STA: ( 1) ITD essentially invalidates the approach of defining corners by independently varying voltage and temperature; ( 2) ITD makes it more difficult to find short paths, leading to difficulties in detecting hold time violations; and ( 3) the effect of ITD will worsen as supply voltages decrease and threshold voltage variations increase. This article analyzes the consequences of ITD in STA and proposes a proper handling of ITD in an industrial sign-off STA tool. To the best of our knowledge, this article is the first such work.
C1 Synopsys Inc, Mountain View, CA USA.
C3 Synopsys Inc
RP Dasdan, A (corresponding author), Yahoo Inc, 701 1st Ave, Sunnyvale, CA 94089 USA.
EM ali_dasdan@yahoo.com; ihom@transmeta.com
CR Bellaouar A, 1998, IEEE T CIRCUITS-II, V45, P415, DOI 10.1109/82.664253
   Daga JM, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P680
   Filanovsky IM, 2001, IEEE T CIRCUITS-I, V48, P876, DOI 10.1109/81.933328
   Gerousis V, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P353, DOI 10.1109/CICC.2003.1249417
   Goodrich M. T., 1994, Proceedings of the Tenth Annual Symposium on Computational Geometry, P322, DOI 10.1145/177424.178040
   HAKIMI SL, 1991, CVGIP-GRAPH MODEL IM, V53, P132, DOI 10.1016/1049-9652(91)90056-P
   Kanda K, 2001, IEEE J SOLID-ST CIRC, V36, P1559, DOI 10.1109/4.953485
   Long E, 2004, IEEE VLSI TEST SYMP, P185, DOI 10.1109/VTEST.2004.1299242
   Park C, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P71, DOI 10.1109/IEDM.1995.497185
   Press W. H., 1999, NUMERICAL RECIPES C
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
NR 11
TC 37
Z9 48
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 306
EP 324
DI 10.1145/1142155.1142158
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Roy, A
   Panda, SK
   Kumar, R
   Chakrabarti, PR
AF Roy, A
   Panda, SK
   Kumar, R
   Chakrabarti, PR
TI A framework for systematic validation and debugging of pipeline
   simulators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE simulation-based verification; pipelined architectures; pipelined
   validation; instruction scheduling; dataflow equivalence; design space
   exploration
ID VERIFICATION
AB Microprocessor pipeline simulation at the system level is an extremely important activity in the architecture exploration process. In this article, we address the problem of validating and debugging a pipeline simulator from the specific perspective of instruction scheduling. We propose a general framework for a systematic validation process and show that the assumptions made are justified for most standard pipeline models. The framework does not need any formal specification of the pipeline logic and hence can be readily integrated into the simulation and iteration-based architectural design space exploration process. We propose a concept of semantic equivalence between two simulations called D* equivalence which effectively captures the dataflow between instructions through registers. We then proceed to propose an algorithm which decides this equivalence in time polynomial in the number of instructions executed and the number of registers. We implement the algorithm and demonstrate how the framework facilitates debugging.
C1 Indian Inst Technol, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Indian Inst Technol, Kharagpur 721302, W Bengal, India.
EM arnabr@gmail.com; subrat@cse.iitkgp.ernet.in;
   rkumar@cse.iitkgp.ernet.in; ppchak@cse.iitkgp.ernet.in
RI Kumar, Rajeev/I-3506-2019
OI Kumar, Rajeev/0000-0001-5545-6919; Kumar, Rajeev/0000-0003-0233-6563
CR [Anonymous], LNCS
   Arons T, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P306, DOI 10.1109/ICVD.1999.745165
   Arons T, 2000, LECT NOTES COMPUT SC, V1785, P487
   ARONS T, 2004, P 16 INT C COMP AID, V3144, P414
   Arvind, 1999, IEEE MICRO, V19, P36, DOI 10.1109/40.768501
   AUSTIN TM, 2000, J INSTRUCT LEVEL PAR, V2
   AUSTIN TM, SIMPLE SCALAR TOOLSE
   Berezin S, 2002, FORM METHOD SYST DES, V20, P159, DOI 10.1023/A:1014170513439
   BURGER D, 1997, CSTR971342 U WISC
   Damm W., 1997, Advances in Hardware Design and Verification. IFIP TC10 WG10.5 International Conference on Correct Hardware and Verification Methods, P23
   DIEP TA, 1995, DIG PAP INT SYMP FAU, P100, DOI 10.1109/FTCS.1995.466993
   FREERICKS M, 1993, 199115 TU BERL
   Gupta A, 1997, DES AUT CON, P740, DOI 10.1145/266021.266359
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   Hoffmann A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P674, DOI 10.1109/DATE.2001.915097
   Levitt J, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P162, DOI 10.1109/ICCAD.1997.643402
   McMillan KL, 1998, LECT NOTES COMPUT SC, V1427, P110, DOI 10.1007/BFb0028738
   Mishra P, 2003, P IEEE RAP SYST PROT, P226, DOI 10.1109/IWRSP.2003.1207052
   Mishra P, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P36, DOI 10.1109/DATE.2002.998247
   MISHRA P, 2002, P DISTR PAR EMB SYST, P81
   MISHRA P, 2004, ACM T EMBED COMPUT S, V3, P114
   Mneimneh M, 2001, DES AUT CON, P41, DOI 10.1109/DAC.2001.935474
   Moona R, 2000, P IEEE RAP SYST PROT, P34, DOI 10.1109/IWRSP.2000.855183
   Sawada J, 1998, LECT NOTES COMPUT SC, V1427, P135, DOI 10.1007/BFb0028740
   SHCLIEBUSCH O, 2002, P C AS S PAC DES AUT, P239
   Shehata HI, 2004, DES AUT CON, P234, DOI 10.1145/996566.996632
   Utamaphethai N, 2001, SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P3, DOI 10.1109/HLDVT.2001.972799
   Utamaphethai N, 2000, J ELECTRON TEST, V16, P49, DOI 10.1023/A:1008384521954
   Velev MN, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P28, DOI 10.1109/DATE.2002.998246
NR 29
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2005
VL 10
IS 3
BP 462
EP 491
DI 10.1145/1080334.1080336
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 960AL
UT WOS:000231562500002
DA 2024-07-18
ER

PT J
AU Kao, CC
   Lai, YT
AF Kao, CC
   Lai, YT
TI An efficient algorithm for finding the minimal-area FPGA technology
   mapping
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; theory; performance; logic synthesis; technology mapping;
   partition; greedy method
ID TABLE MINIMIZATION PROBLEM; COMPLEXITY
AB Minimum area is one of the important objectives in technology mapping for lookup table-based field-progrmmable gate arrays (FPGAs). Although there is an algorithm that can find an optimal solution in polynomial time for the minimal-area FPGA technology mapping problem without gate duplication, its time complexity can grow exponentially with the number of inputs of the lookup-tables. This article proposes an algorithm with approximate to the area-optimal solution and lower time complexity. The time complexity of this algorithm is proven theoretically to be bounded by O(n(3)), where n is the total number of gates in the given circuit. It is shown that except for some cases the proposed algorithm can find an optimal solution of a given problem. We have combined the proposed algorithm with the existing postprocessing procedures which are used to find the gates that can be duplicated on a set of benchmark examples. The experimental results demonstrate the effectiveness of our algorithm.
C1 Natl Pingtung Inst Commerce, Dept Informat Technol, Pingtung 900, Taiwan.
   Natl Cheng Kung Univ, Dept Elect Engn, Tainan 701, Taiwan.
C3 National Pingtung University; National Cheng Kung University
RP Natl Pingtung Inst Commerce, Dept Informat Technol, Pingtung 900, Taiwan.
EM cckao@casdc.ee.ncku.edu.tw; ytlai@casdc.ee.ncku.edu.tw
CR [Anonymous], P DES AUT C
   [Anonymous], P 27 ACM IEEE C DES
   Chen G., 2001, ACMSIGDA 9 INT S FIE, P48, DOI [10.1145/360276.360298, DOI 10.1145/360276.360298]
   CHOWDHARY A, 1995, P IEEE INT C COMP AI, P564
   Cong J., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P137, DOI 10.1109/92.285741
   Cong J., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P29, DOI 10.1145/296399.296425
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   CONG J, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P154, DOI 10.1109/ICCD.1992.276239
   CONG J, 1995, P INT S FIELD PROGR, P68
   FARRAHI AH, 1994, IEEE T COMPUT AID D, V13, P1319, DOI 10.1109/43.329262
   FRANCIS J, 1991, P 28 ACM IEEE DES AU, P248
   FRANCIS J, 1990, P 27 ACM IEEE DES AU, P613
   Huang JD, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P359, DOI 10.1109/ICCAD.1995.480141
   HWANG TT, 1994, IEEE T COMPUT AID D, V13, P1280, DOI 10.1109/43.317471
   KARP RM, 1962, IBM J RES DEV    APR, P227
   KARPLUS K, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P240, DOI 10.1145/127601.127672
   LAI YT, 1994, PR IEEE COMP DESIGN, P30, DOI 10.1109/ICCD.1994.331848
   Lehman E, 1997, IEEE T COMPUT AID D, V16, P813, DOI 10.1109/43.644605
   MURGAI R, 1991, P INT C COMPUTER AID, P564
   Sawada H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P353, DOI 10.1109/ICCAD.1995.480140
   Sawkar P., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P368, DOI 10.1109/DAC.1992.227776
   SENTOVICH E, 1992, M9241 UCB ERL
   SHEN WZ, 1995, DES AUT CON, P65, DOI 10.1109/DAC.1995.250065
   WOO NS, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P248, DOI 10.1145/127601.127675
   WURTH B, 1995, DES AUT CON, P54
   Zhang SJ, 1996, IEEE T COMPUT AID D, V15, P1588
NR 26
TC 9
Z9 9
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 168
EP 186
DI 10.1145/1044111.1044121
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400010
DA 2024-07-18
ER

PT J
AU Cho, J
   Paek, Y
   Whalley, D
AF Cho, J
   Paek, Y
   Whalley, D
TI Fast memory bank assignment for fixed-point digital signal processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; compiler; dependence analysis; DSP; dual memory banks;
   maximum spanning tree; nonorthogonal architecture
AB Most vendors of digital signal processors (DSPs) support a Harvard architecture, which has two or more memory buses, one for program and one or more for data and allow the processor to access multiple words of data from memory in a single instruction cycle. Also, many existing fixed-point DSPs are known to have an irregular architecture with heterogeneous registers, which contains multiple register files that are distributed and dedicated to different sets of instructions. Although there have been several studies conducted to efficiently assign data to multimemory banks, most of them assumed processors with relatively simple, homogeneous general-purpose registers. Thus, several vendor-provided compilers for DSPs that we examined were unable to efficiently assign data to multiple data memory banks, thereby often failing to generate highly optimized code for their machines. As a consequence, programmers for these DSPs often manually assign program variables to memories so as to fully utilize multimemory banks in their code. This paper reports on our recent attempt to address this problem by presenting an algorithm that helps the compiler to efficiently assign data to multimemory banks. Our algorithm differs from previous work in that it assigns variables to memory banks in separate, decoupled code generation phases, instead of a single, tightly coupled phase. The experimental results have revealed that our decoupled algorithm greatly simplifies our code generation process; thus our compiler runs extremely fast, yet generates target code that is comparable in quality to the code generated by a coupled approach.
C1 Seoul Natl Univ, Sch Elect Engn, Seoul 151744, South Korea.
   Korea Adv Inst Sci & Technol, Seoul, South Korea.
   Florida State Univ, Tallahassee, FL 32306 USA.
C3 Seoul National University (SNU); Korea Advanced Institute of Science &
   Technology (KAIST); State University System of Florida; Florida State
   University
RP Seoul Natl Univ, Sch Elect Engn, Seoul 151744, South Korea.
EM jcho@kaist.ac.kr; ypaek@ee.snu.ac.kr; whalley@cs.fsu.edu
CR [Anonymous], P INT S MICR MICRO
   Araujo G., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P136, DOI 10.1145/290833.290837
   Barua R, 2001, IEEE T COMPUT, V50, P1234, DOI 10.1109/12.966497
   EYRE J, 1998, IEEE COMPUTER    AUG, P51
   PANDA PR, 1999, P INT C COMP AID DES, P477
   PRIM RC, 1957, AT&T TECH J, V36, P1389, DOI 10.1002/j.1538-7305.1957.tb01515.x
   Sudarsanam A, 2000, ACM T DES AUTOMAT EL, V5, P242, DOI 10.1145/335043.335047
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 11
TC 9
Z9 13
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2004
VL 9
IS 1
BP 52
EP 74
DI 10.1145/966137.966140
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 768UZ
UT WOS:000188554600003
DA 2024-07-18
ER

PT J
AU López-Vallejo, M
   López, JC
AF López-Vallejo, M
   López, JC
TI On the hardware-software partitioning problem:: system modeling and
   partitioning techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; design; hardware-software co-design;
   hardware-software partitioning; system modeling; general optimization
   procedures; clustering; cost functions; expert systems; fuzzy logic
ID ALGORITHM
AB This paper presents an in-depth study of several system partitioning procedures. It is based on the appropriate formulation of a general system model, being therefore independent of either the particular co-design problem or the specific partitioning procedure. The techniques under study are a knowledge-based system and three classical circuit partitioning algorithms ( Simulated Annealing, Kernighan& Lin and Hierarchical Clustering). The former has been entirely proposed by the authors in previous works while the later have been properly extended to deal with system level issues. We will show how the way the problem is solved biases the results obtained, regarding both quality and convergence rate. Consequently it is extremely important to choose the most suitable technique for the particular co-design problem that is being confronted.
C1 Univ Politecn Madrid, E-28040 Madrid, Spain.
   Univ Castilla La Mancha, E-13071 Ciudad Real, Spain.
C3 Universidad Politecnica de Madrid; Universidad de Castilla-La Mancha
EM marisa@die.upm.es; juancarlos.lopez@uclm.es
RI López, Juan Carlos/ABD-6607-2020; Lopez-Vallejo, Marisa/K-9456-2014
OI López, Juan Carlos/0000-0002-7372-1568; Lopez-Vallejo,
   Marisa/0000-0002-3833-524X
CR BARROS E, 1993, 2 INT WORKSH HW SW C
   BREUKER JA, 1993, COMMONKADS LIB
   CARRERAS C, 1996, P WORKSH HW SW COD
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Eles P, 1997, DES AUTOM EMBED SYST, V2, P5, DOI 10.1023/A:1008857008151
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   FIDUCCIA C, 1982, P DES AUT C IEEE
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   Henkel J, 2001, IEEE T VLSI SYST, V9, P273, DOI 10.1109/92.924041
   Huang M.D., 1986, Proceedings of the International Conference on Computer Aided Design, P381
   Kalavade A, 1997, DES AUTOM EMBED SYST, V2, P125, DOI 10.1023/A:1008872518365
   Kernighan B. W., 1970, The Bell System Technical Journal, V49, P291, DOI [10.1002/j.1538-7305.1970.tb01770.x, DOI 10.1002/J.1538-7305.1970.TB01770.X]
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   *LB JOHNS SPAC CTR, 1993, CLIPSS REF MAN, V2
   LUENBERGER DG, 1984, LINNEAR NONLINEAR PR
   MADSEN J., 1997, HARDWARE SOFTWARE CO
   MICHELI GD, 1994, IEEE MICRO, P8
   NEWELL A, 1982, ARTIF INTELL, V18, P87, DOI 10.1016/0004-3702(82)90012-1
   NIEMANN R, 1996, P EUR DES TEST C
   Srinivasan V, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P28, DOI 10.1109/DATE.1998.655833
   STROUSTRUP B, 1997, C PLUS PLUS PROGRAMM
   Vahid F., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P28, DOI 10.1109/ISSS.1995.520609
   VAHID F, 1995, P EDAC 95
   VAHID F, 1997, P WORKSH HW SW COD C
   VALLEJO ML, 1999, J APPL INTELL, P173
   VALLEJO ML, 1998, P DATE 98, P914
   VALLEJO ML, 1908, P 14 IEEE ASIC SOC C, P242
   VALLEJO MLL, 2000, P DATE 00 MARC, P411
   VALLEJO MLL, 1999, THESIS U POLITECNICA
   Wolf WH, 1997, IEEE T VLSI SYST, V5, P218, DOI 10.1109/92.585225
NR 30
TC 81
Z9 94
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2003
VL 8
IS 3
BP 269
EP 297
DI 10.1145/785411.785412
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 696JX
UT WOS:000183884800001
DA 2024-07-18
ER

PT J
AU Liu, YJ
   Li, JW
   Qu, TZ
   Dai, ZB
AF Liu, Yanjiang
   Li, Junwei
   Qu, Tongzhou
   Dai, Zibin
TI CBDC-PUF: A Novel Physical Unclonable Function Design Framework
   Utilizing Configurable Butterfly Delay Chain Against Modeling Attack
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical unclonable function; modeling attack; machine learning
   algorithm; cryptographic hash function
ID RING OSCILLATOR PUF; ARBITER PUF; AUTHENTICATION; MEMORY; POWER
AB Physical unclonable function (PUF) is a promising security-based primitive, which provides an extremely large number of responses for key generation and authentication applications. Various PUFs have been developed as central building blocks in cryptographic protocols and security architectures, however, the existing PUFs and their improvements are still vulnerable to modeling attacks (MA) with refined machine learning algorithms. In this article, a configurable butterfly delay chain-based PUF design framework is proposed to meet the requirements of randomness, reliability, uniqueness, and MA-resistance metrics. A configurable butterfly delay chain is introduced to create multiple pairs of symmetric paths and a strong PUF relying on the intrinsic delay fluctuations of two identical paths is built. Furthermore, a secure hash function is used to insert non-linearities into the PUF, and a BCH-based error correction algorithm is utilized to recover the actual responses under noisy environments. The proposed PUF is implemented on Xilinx FPGAs and three machine learning algorithms are used to evaluate the resistance against MA. Experimental results show that the randomness, reliability, and uniqueness of the proposed PUF are close to the ideal value (49.6%, 99.9%, and 49.9%, respectively), and the prediction accuracy reaches 50% that indicating a desirable resilient to MA.
C1 [Liu, Yanjiang; Li, Junwei; Qu, Tongzhou; Dai, Zibin] Informat Engn Univ, Shangcheng Rd 12, Zhengzhou 450000, Henan, Peoples R China.
C3 PLA Information Engineering University
RP Dai, ZB (corresponding author), Informat Engn Univ, Shangcheng Rd 12, Zhengzhou 450000, Henan, Peoples R China.
EM liuyj_1013@126.com; lijunwei3@163.com; qutongzhou@outlook.com;
   daizb2004@126.com
RI Li, Junwei/GPX-5401-2022; Liu, Yanjiang/GQI-0311-2022
OI Li, Junwei/0000-0002-5819-558X; Liu, Yanjiang/0000-0003-1806-6748
CR Ali R, 2022, IEEE T CIRCUITS-II, V69, P2712, DOI 10.1109/TCSII.2022.3144497
   Ali R, 2021, IEEE T MAGN, V57, DOI 10.1109/TMAG.2021.3102838
   Alkatheiri MS, 2017, 2017 IEEE CONFERENCE ON DEPENDABLE AND SECURE COMPUTING, P181, DOI 10.1109/DESEC.2017.8073845
   Amsaad F, 2021, IEEE ACCESS, V9, P136792, DOI 10.1109/ACCESS.2021.3117240
   Cai FF, 2016, IEEE INT CONF ELECTR, P46, DOI 10.1109/ICEIEC.2016.7589684
   Chatterjee U, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3393628
   Cherkaoui A, 2016, IEEE T INF FOREN SEC, V11, P1291, DOI 10.1109/TIFS.2016.2524666
   Delavar M, 2016, CAN J ELECT COMPUT E, V39, P174, DOI 10.1109/CJECE.2016.2521877
   Deng D, 2020, IEEE ACCESS, V8, P161427, DOI 10.1109/ACCESS.2020.3021205
   Di Battista Jerome, 2009, P 2009 3 INT C SIGN, P1, DOI [10.1109/ICSCS.2009.5412598, DOI 10.1109/ICSCS.2009.5412598]
   Farha F, 2021, IEEE INTERNET THINGS, V8, P5904, DOI 10.1109/JIOT.2020.3032518
   Gassend B, 2008, ACM T INFORM SYST SE, V10, DOI 10.1145/1284680.1284683
   Gervacio Jose Garcia, 2018, Timing Performance of Nanometer Digital Circuits Under Process Variations
   Guajardo J, 2007, I C FIELD PROG LOGIC, P189, DOI 10.1109/FPL.2007.4380646
   Hemavathy S, 2021, 2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), P44, DOI 10.1109/iSES52644.2021.00022
   Intrinsic, 2023, Physical unclonable function IP
   Kim D, 2015, ASIAN TEST SYMPOSIUM, P121, DOI 10.1109/ATS.2015.28
   Koyily A, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351487
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Larimian S, 2020, IEEE T ELECTRON DEV, V67, P1586, DOI 10.1109/TED.2020.2976632
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Li G, 2021, IEEE T VLSI SYST, V29, P100, DOI 10.1109/TVLSI.2020.3030945
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Liu CQ, 2017, IEEE T CIRCUITS-I, V64, P3138, DOI 10.1109/TCSI.2017.2729941
   Lounis K, 2021, IEEE ACCESS, V9, P137384, DOI 10.1109/ACCESS.2021.3117444
   Maiti A, 2012, IEEE T INF FOREN SEC, V7, P333, DOI 10.1109/TIFS.2011.2165540
   Majzoobi M, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1502781.1502786
   Majzoobi M, 2008, INT TEST CONF P, P816
   Miao J, 2018, IEEE T COMPUT AID D, V37, P927, DOI 10.1109/TCAD.2017.2740296
   Mispan MS, 2018, DES AUT TEST EUROPE, P467, DOI 10.23919/DATE.2018.8342054
   Morozov Sergey, 2009, IACR Cryptology ePrint Archive, V2009, P629
   Nechvatal James, 2010, A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications, V1a, P131
   Nuclei, 2022, Nuclei RISC-V evaluation board MCU200T
   Nguyen PH, 2015, DES AUT TEST EUROPE, P641
   Poucheret F., 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P100, DOI 10.1109/FDTC.2011.18
   Rahman MT, 2016, IEEE T EMERG TOP COM, V4, P335, DOI 10.1109/TETC.2015.2474741
   Rührmair U, 2014, LECT NOTES COMPUT SC, V8731, P476, DOI 10.1007/978-3-662-44709-3_26
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Sahoo DP, 2018, IEEE T COMPUT, V67, P403, DOI 10.1109/TC.2017.2749226
   Santikellur P, 2021, IEEE T COMPUT AID D, V40, P1197, DOI 10.1109/TCAD.2020.3032624
   Shah N, 2021, IEEE J EM SEL TOP C, V11, P319, DOI 10.1109/JETCAS.2021.3075767
   Simons P., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P7, DOI 10.1109/HST.2012.6224311
   Skorobogatov S, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P244, DOI 10.1109/DSD.2017.69
   Sun PY, 2019, 2019 9TH INTERNATIONAL CONFERENCE ON POWER AND ENERGY SYSTEMS (ICPES), DOI 10.1109/icpes47639.2019.9105548
   Tang B, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P338, DOI 10.1109/FPT.2014.7082813
   Torii N, 2016, INT SYMPOS COMPUT NE, P642, DOI [10.1109/CANDAR.2016.61, 10.1109/CANDAR.2016.0115]
   Van der Leest Vincent., 2010, P 5 ACM WORKSHOP SCA, P53, DOI [10.1145/1867635.1867644, DOI 10.1145/1867635.1867644]
   Wang SJ, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351052
   Wang YL, 2012, P IEEE S SECUR PRIV, P33, DOI 10.1109/SP.2012.12
   Xilinx, 2023, Physically unclonable function in Zynq UltraScale+ devices
   Xu CY, 2021, IEEE ASIAN SOLID STA, DOI 10.1109/A-SSCC53895.2021.9634729
   Xu XM, 2017, IEICE ELECTRON EXPR, V14, DOI 10.1587/elex.14.20170551
   Yan YL, 2021, IEEE INTERNET THINGS, V8, P6789, DOI 10.1109/JIOT.2020.3035697
   Yang K, 2021, IEEE T INF FOREN SEC, V16, P2260, DOI 10.1109/TIFS.2021.3051801
   Zalivaka SS, 2019, IEEE T INF FOREN SEC, V14, P1109, DOI 10.1109/TIFS.2018.2870835
   Zhang JL, 2022, IEEE INTERNET THINGS, V9, P14452, DOI 10.1109/JIOT.2021.3090475
   Zhang JL, 2018, IEEE T MULTI-SCALE C, V4, P711, DOI 10.1109/TMSCS.2018.2877737
   Zheng Y, 2013, ASIA S PACIF DES AUT, P626, DOI 10.1109/ASPDAC.2013.6509668
NR 58
TC 2
Z9 2
U1 10
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 78
DI 10.1145/3588435
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700011
DA 2024-07-18
ER

PT J
AU Fang, CL
   Huang, QC
   Liu, ZY
   Ding, RZ
   Blanton, RD
AF Fang, Chenlei
   Huang, Qicheng
   Liu, Zeye
   Ding, Ruizhou
   Blanton, Ronald D.
TI Efficient Test Chip Design via Smart Computation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Random forest; integer programming; test chip design
AB Competitive strength in semiconductor field depends on yield. The challenges associated with designing and manufacturing of leading-edge integrated circuits (ICs) have increased that reduce yield. Test chips, especially full-flow logic test chips, are increasingly employed to investigate the complex interaction between layout features and the process that improves the total process quality before and during initial mass production. However, designing a high-quality full-flow logic test chip can be time-consuming due to the huge design space and complex process to search for optimal result. This work describes a new design flow that significantly accelerates the logic test chip design process. First, we deploy random forest classification technique to predict potential synthesis outcome for test chip design exploration. Next, a new method is described to efficiently solve the integer programming problem involved in the design process. Various experiments with industrial design have demonstrated that the proposed two methods greatly improve the design efficiency.
C1 [Fang, Chenlei; Huang, Qicheng; Liu, Zeye; Ding, Ruizhou; Blanton, Ronald D.] Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Fang, CL (corresponding author), Carnegie Mellon Univ, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM chenleif@umn.edu; qichengh@umn.edu; zeyel@alumni.cmu.edu;
   rzhding@gmail.com; rblanton@andrew.cmu.edu
CR Blanton R. D., 2015, INT TEST CONF P, P1
   Blanton RD, 2014, INT TEST CONF P
   Blanton RD, 1997, PR IEEE COMP DESIGN, P372, DOI 10.1109/ICCD.1997.628897
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Candes E. J., 2006, PROC INT C MATH, V17, P1433, DOI DOI 10.4171/022-3/69
   Clausen J, 1999, Branch and bound algorithms-principles and examples, P1
   Croci M, 2022, ROY SOC OPEN SCI, V9, DOI 10.1098/rsos.211631
   Cvetkovski Z, 2012, HOLDERS INEQUALITY M, P95
   Grant MC, 2008, LECT NOTES CONTR INF, V371, P95, DOI 10.1007/978-1-84800-155-8_7
   Gurobi Optimization LLC, 2023, Gurobi optimizer reference manual
   Hess C, 2010, ASMC PROC, P328, DOI 10.1109/ASMC.2010.5551474
   Huang Q, 2010, IEEE INT TEST C, P1
   Kahng AB, 2018, PR IEEE COMP DESIGN, P603, DOI 10.1109/ICCD.2018.00096
   Keutzer K., 1987, 24 ACM IEEE DESIGN A, P617
   Liu, 2017, 2017 IEEE MANCHESTER, P1, DOI [DOI 10.1109/PTC.2017.7980892, 10.1109/ICITEED.2017.8250482]
   Liu ZY, 2018, PR IEEE COMP DESIGN, P456, DOI 10.1109/ICCD.2018.00074
   Liu Z, 2016, DES AUT TEST EUROPE, P109
   Ma YZ, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317838
   Mitchell J.E., 2002, Handbook of Applied Optimization, V1, P65
   PADBERG M, 1991, SIAM REV, V33, P60, DOI 10.1137/1033004
   Park J, 2018, OPTIM LETT, V12, P499, DOI 10.1007/s11590-017-1132-y
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Tawarmalani M, 2005, MATH PROGRAM, V103, P225, DOI 10.1007/s10107-005-0581-8
NR 23
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 22
DI 10.1145/3558393
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900005
OA Bronze
DA 2024-07-18
ER

PT J
AU Lee, J
   Park, J
   Lee, S
   Kung, J
AF Lee, Jooyeon
   Park, Junsang
   Lee, Seunghyun
   Kung, Jaeha
TI Implication of Optimizing NPU Dataflows on Neural Architecture Search
   for Mobile Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dataflow optimization; neural networks; neural architecture search;
   neural processing unit
AB Recent advances in deep learning have made it possible to implement artificial intelligence in mobile devices. Many studies have put a lot of effort into developing lightweight deep learning models optimized for mobile devices. To overcome the performance limitations of manually designed deep learning models, an automated search algorithm, called neural architecture search (NAS), has been proposed. However, studies on the effect of hardware architecture of the mobile device on the performance of NAS have been less explored. In this article, we show the importance of optimizing a hardware architecture, namely, NPU dataflow, when searching for a more accurate yet fast deep learning model. To do so, we first implement an optimization framework, named FlowOptimizer, for generating a best possible NPU dataflow for a given deep learning operator. Then, we utilize this framework during the latency-aware NAS to find the model with the highest accuracy satisfying the latency constraint. As a result, we show that the searched model with FlowOptimizer outperforms the performance by 87.1% and 92.3% on average compared to the searched model with NVDLA and Eyeriss, respectively, with better accuracy on a proxy dataset. We also show that the searched model can be transferred to a larger model to classify a more complex image dataset, i.e., ImageNet, achieving 0.2%/5.4% higher Top-1/Top-5 accuracy compared to MobileNetV2-1.0 with 3.6x lower latency.
C1 [Lee, Jooyeon; Park, Junsang; Lee, Seunghyun; Kung, Jaeha] Daegu Gyeongbuk Inst Sci & Technol DGIST, Daegu 42988, South Korea.
C3 Daegu Gyeongbuk Institute of Science & Technology (DGIST)
RP Kung, J (corresponding author), Daegu Gyeongbuk Inst Sci & Technol DGIST, Daegu 42988, South Korea.
EM jooyeon@dgist.ac.kr; jshparksh@dgist.ac.kr; coder@dgist.ac.kr;
   jhkung@dgist.ac.kr
FU Samsung Research Funding Incubation Center of Samsung Electronics
   [SRFC-IT1801-04, SRFC-IT1902-03]
FX This work was supported by Samsung Research Funding Incubation Center of
   Samsung Electronics under Project Number SRFC-IT1801-04 and Project
   Number SRFC-IT1902-03.
CR Cai H, 2020, Arxiv, DOI arXiv:1908.09791
   Chatarasi, 2020, ARXIV
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chu XX, 2020, Arxiv, DOI arXiv:1911.12126
   Dean Jeffrey, 2012, P NIPS, P1232
   Devlin J, 2019, Arxiv, DOI arXiv:1810.04805
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao MY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P807, DOI 10.1145/3297858.3304014
   Guo ZC, 2020, Arxiv, DOI arXiv:1904.00420
   Gupta U, 2020, INT S HIGH PERF COMP, P488, DOI 10.1109/HPCA47549.2020.00047
   He KM, 2015, Arxiv, DOI [arXiv:1512.03385, 10.48550/arxiv.1512.03385]
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Hundt A, 2019, Arxiv, DOI arXiv:1903.09900
   Ishii I, 2010, IEEE INT CONF ROBOT, P1536, DOI 10.1109/ROBOT.2010.5509731
   Jiang YH, 2020, IEEE INT CON MULTI, DOI 10.1109/icme46284.2020.9102721
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kao SC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415639
   Krizhevsky A., 2010, UNPUB, V40, P1
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Lee JS, 2020, Arxiv, DOI arXiv:2009.02009
   Lee J, 2019, IEEE J SOLID-ST CIRC, V54, P173, DOI 10.1109/JSSC.2018.2865489
   Li Yuhong, 2020, 2020 57 ACMIEEE DESI, P1
   Liu CX, 2018, LECT NOTES COMPUT SC, V11205, P19, DOI 10.1007/978-3-030-01246-5_2
   Liu HX, 2019, Arxiv, DOI [arXiv:1806.09055, DOI 10.48550/ARXIV.1806.09055]
   Ma NN, 2018, Arxiv, DOI [arXiv:1807.11164, 10.48550/arXiv.1807.11164, DOI 10.48550/ARXIV.1807.11164]
   NVIDIA, 2017, NVIDIA Tesla V100 GPU Architecture.
   NVIDIA, 2019, NVDLA IND DOC
   NVIDIA, 2020, NVIDIA AMP ARCH
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Pham H, 2018, Arxiv, DOI arXiv:1802.03268
   Radford Alec, 2018, IMPROVING LANGUAGE U, DOI DOI 10.18653/V1/N18-1202
   Real E, 2019, AAAI CONF ARTIF INTE, P4780
   Redmon J, 2016, Arxiv, DOI [arXiv:1612.08242, 10.48550/arXiv.1612.08242, DOI 10.48550/ARXIV.1612.08242]
   Rocha M, 1999, LECT NOTES ARTIF INT, V1611, P127
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Ryu S, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317784
   Sandler M, 2019, Arxiv, DOI arXiv:1801.04381
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sutskever I, 2014, ADV NEUR IN, V27
   Tan M., 2018, ARXIV
   Tan MX, 2020, Arxiv, DOI arXiv:1905.11946
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Yang L, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218676
   Yang X, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P369, DOI 10.1145/3373376.3378514
   You Y, 2017, SC'17: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3126908.3126912
   Yu FS, 2016, Arxiv, DOI [arXiv:1511.07122, DOI 10.48550/ARXIV.1511.07122]
   Zhang LLN, 2020, IEEE COMPUT SOC CONF, P2959, DOI 10.1109/CVPRW50498.2020.00354
   Zhou J, 2021, Arxiv, DOI [arXiv:1812.08434, DOI 10.1016/J.AIOPEN.2021.01.001]
   Zoph B, 2017, Arxiv, DOI [arXiv:1611.01578, DOI 10.48550/ARXIV.1611.01578]
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 55
TC 0
Z9 0
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
DI 10.1145/3513085
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500008
DA 2024-07-18
ER

PT J
AU Li, CJ
   Chen, WY
   Gu, YC
   Chen, TL
   Fu, YG
   Wang, ZY
   Lin, YY
AF Li, Chaojian
   Chen, Wuyang
   Gu, Yuchen
   Chen, Tianlong
   Fu, Yonggan
   Wang, Zhangyang
   Lin, Yingyan
TI DANCE: DAta-Network Co-optimization for Efficient Segmentation Model
   Training and Inference
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Efficient training and inference methods; semantic segmentation
AB Semantic segmentation for scene understanding is nowadays widely demanded, raising significant challenges for the algorithm efficiency, especially its applications on resource-limited platforms. Current segmentation models are trained and evaluated on massive high-resolution scene images ("data-level") and suffer from the expensive computation arising from the required multi-scale aggregation ("network level"). In both folds, the computational and energy costs in training and inference are notable due to the often desired large input resolutions and heavy computational burden of segmentation models. To this end, we propose DANCE, general automated DAta-Network Co-optimization for Efficient segmentation model training and inference. Distinct from existing efficient segmentation approaches that focus merely on light-weight network design, DANCE distinguishes itself as an automated simultaneous data-network co-optimization via both input data manipulation and network architecture slimming. Specifically, DANCE integrates automated data slimming which adaptively downsamples/drops input images and controls their corresponding contribution to the training loss guided by the images' spatial complexity. Such a downsampling operation, in addition to slimming down the cost associated with the input size directly, also shrinks the dynamic range of input object and context scales, therefore motivating us to also adaptively slim the network to match the downsampled data. Extensive experiments and ablating studies (on four SOTA segmentation models with three popular segmentation datasets under two training settings) demonstrate that DANCE can achieve "all-win" towards efficient segmentation (reduced training cost, less expensive inference, and better mean Intersection-over-Union (mIoU)). Specifically, DANCE can reduce down arrow 25%-down arrow 77% energy consumption in training, down arrow 31%-down arrow 56% in inference, while boosting the mIoU by down arrow 0.71%-up arrow 13.34%.
C1 [Li, Chaojian; Gu, Yuchen; Fu, Yonggan; Lin, Yingyan] Rice Univ, 6100 Main ST, Houston, TX 77005 USA.
   [Chen, Wuyang; Chen, Tianlong; Wang, Zhangyang] Univ Texas Austin, 110 Inner Campus DR, Austin, TX 78712 USA.
C3 Rice University; University of Texas System; University of Texas Austin
RP Li, CJ (corresponding author), Rice Univ, 6100 Main ST, Houston, TX 77005 USA.
EM cl114@rice.edu; wuyang.chen@utexas.edu; yg50@rice.edu;
   tianlong.chen@utexas.edu; yf22@rice.edu; atlaswang@utexas.edu;
   yingyan.lin@rice.edu
RI XIN, WANG/KGK-5385-2024; liu, feng/KCL-0778-2024
OI Chen, Tianlong/0000-0001-7774-8197; Li, Chaojian/0000-0003-4030-9777;
   Fu, Yonggan/0000-0002-7483-2921
FU NSF RTML program [1937592, 2053279]
FX We would like to acknowledge the funding support from the NSF RTML
   program (Award IDs: 1937592 and 2053279) for this project.
CR Brostow GJ, 2008, LECT NOTES COMPUT SC, V5302, P44, DOI 10.1007/978-3-540-88682-2_5
   Chen L-C., 2017, IEEE C COMPUTER VISI
   Chen LCE, 2018, LECT NOTES COMPUT SC, V11211, P833, DOI 10.1007/978-3-030-01234-2_49
   Chen W.-Y., 2019, ARXIV191210917
   Chen WJ, 2019, PROC CVPR IEEE, P7234, DOI 10.1109/CVPR.2019.00741
   Chen Xinghao, 2020, 2022 IEEE INT C MULT, P1
   Chin Ting-Wu, 2019, P MACHINE LEARNING S, V1, P431
   Cordts M, 2016, PROC CVPR IEEE, P3213, DOI 10.1109/CVPR.2016.350
   Dai JF, 2017, IEEE I CONF COMP VIS, P764, DOI 10.1109/ICCV.2017.89
   Dodge Y., 2006, The Oxford dictionary of statistical terms
   Engelbrecht Andries P., 1999, P INT JOINT C NEUR N, P1829
   Everingham M, 2010, INT J COMPUT VISION, V88, P303, DOI 10.1007/s11263-009-0275-4
   Gain Alex, 2019, P MICROAND NANOTECHN
   Han S., 2015, INT C LEARNING REPRE
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He T, 2019, PROC CVPR IEEE, P578, DOI 10.1109/CVPR.2019.00067
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hubara I, 2018, J MACH LEARN RES, V18
   Jiang Angela H., 2019, Accelerating deep learning by focusing on the biggest losers
   Khanzadi P, 2017, 2017 IEEE 4TH INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), P440, DOI 10.1109/KBEI.2017.8325017
   Li XX, 2017, PROC CVPR IEEE, P6459, DOI 10.1109/CVPR.2017.684
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Lym S, 2019, PROCEEDINGS OF SC19: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/3295500.3356156
   Marin D, 2019, IEEE I CONF COMP VIS, P2131, DOI 10.1109/ICCV.2019.00222
   Maxwell, 1860, PHILOS MAG, V19, P19, DOI DOI 10.1080/14786446008642818
   Mishra S, 2019, I S BIOMED IMAGING, P57
   NVIDIA Inc, NVIDIA JETSON TX2
   Paszke A., 2017, AUTOMATIC DIFFERENTI
   Paszke A, 2016, Arxiv, DOI [arXiv:1606.02147, 10.48550/arXiv.1606.02147, DOI 10.48550/ARXIV.1606.02147]
   Polino A., 2018, ARXIV180205668
   Renda Alex, 2020, INT C LEARN REPR
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Strubell E, 2020, AAAI CONF ARTIF INTE, V34, P13693
   WALLACE GK, 1991, COMMUN ACM, V34, P30, DOI 10.1145/103085.103089
   Wang Y., 2019, P ADV NEURAL INFORM
   Wu ZX, 2019, PROC CVPR IEEE, P1278, DOI 10.1109/CVPR.2019.00137
   Xu R, 2022, ACM T SENSOR NETWORK, V18, DOI 10.1145/3463530
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Ye SK, 2018, Arxiv, DOI arXiv:1810.07378
   You H., 2019, ARXIV190911957
   Yu CQ, 2018, LECT NOTES COMPUT SC, V11217, P334, DOI 10.1007/978-3-030-01261-8_20
   Yu F., 2018, IEEE C COMP VIS PATT
   Yu F., 2015, ARXIV
   Yu HH, 2013, INT WORK QUAL MULTIM, P12, DOI 10.1109/QoMEX.2013.6603194
   Zhang Hong, 2020, 2020 International Conference on Intelligent Transportation, Big Data & Smart City (ICITBS). Proceedings, P918, DOI 10.1109/ICITBS49701.2020.00203
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhao HS, 2018, LECT NOTES COMPUT SC, V11207, P418, DOI 10.1007/978-3-030-01219-9_25
   Zhao HS, 2017, PROC CVPR IEEE, P6230, DOI 10.1109/CVPR.2017.660
   Zhou Elizabeth Y., 2019, J VISION, V19, p96a
NR 52
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 50
DI 10.1145/3510835
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sun, Q
   Chen, TH
   Liu, ST
   Chen, JL
   Yu, H
   Yu, B
AF Sun, Qi
   Chen, Tinghuan
   Liu, Siting
   Chen, Jianli
   Yu, Hao
   Yu, Bei
TI Correlated Multi-objective Multi-fidelity Optimization for HLS
   Directives Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE High-level synthesis; correlated multi-objective optimization;
   multi-fidelity optimization; design space exploration; Gaussian process
AB High-level synthesis (HLS) tools have gained great attention in recent years because it emancipates engineers from the complicated and heavy hardware description language writing and facilitates the implementations of modern applications (e.g., deep learning models) on Field-programmable Gate Array (FPGA), by using high-level languages and HLS directives. However, finding good HLS directives is challenging, due to the time-consuming design processes, the balances among different design objectives, and the diverse fidelities (accuracies of data) of the performance values between the consecutive FPGA design stages.
   To find good HLS directives, a novel automatic optimization algorithm is proposed to explore the Pareto designs of the multiple objectives while making full use of the data with different fidelities from different FPGA design stages. Firstly, a non-linear Gaussian process (GP) is proposed to model the relationships among the different FPGA design stages. Secondly, for the first time, the GP model is enhanced as correlated GP (CGP) by considering the correlations between the multiple design objectives, to find better Pareto designs. Furthermore, we extend our model to be a deep version deep CGP (DCGP) by using the deep neural network to improve the kernel functions in Gaussian process models, to improve the characterization capability of the models, and learn better feature representations. We test our design method on some public benchmarks (including generalmatrixmultiplication and sparse matrix-vectormultiplication) and deep learning-based object detection model iSmart2 on FPGA. Experimental results show that our methods outperform the baselines significantly and facilitate the deep learning designs on FPGA.
C1 [Sun, Qi; Chen, Tinghuan; Liu, Siting; Yu, Bei] Fudan Univ, Chinese Univ Hong Kong, Dept Comp Sci & Engn, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.
   [Chen, Jianli; Yu, Hao] Southern Univ Sci & Technol, Sch Microelect, Shenzhen 518055, Peoples R China.
C3 Fudan University; Chinese University of Hong Kong; Southern University
   of Science & Technology
RP Sun, Q (corresponding author), Fudan Univ, Chinese Univ Hong Kong, Dept Comp Sci & Engn, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.
EM qsun@cse.cuhk.edu.hk; thchen@cse.cuhk.edu.hk; stliu@cse.cuhk.edu.hk;
   chenjianli@fudan.edu.cn; yuh3@sustech.edu.cn; byu@cse.cuhk.edu.hk
RI Yu, Bei/ABB-3824-2020; Chen, Tinghuan/AGN-8474-2022; Sun,
   Qi/AGY-5791-2022; Yu, Hao/GZG-6984-2022
OI Yu, Bei/0000-0001-6406-4810; Sun, Qi/0000-0001-5153-6698; Chen,
   Tinghuan/0000-0002-9195-6619
FU Research Grants Council of Hong Kong SAR [CUHK14209420]; Innovation and
   Technology Fund [PRP/065/20FX]; SmartMore
FX This work is supported by The Research Grants Council of Hong Kong SAR
   (No. CUHK14209420), The Innovation and Technology Fund (No.
   PRP/065/20FX), and SmartMore.
CR [Anonymous], VIVADO DESIGN SUITE
   Balandat Maximilian, 2020, Advances in Neural Information Processing Systems, P21524
   Bansal S, 2018, DES AUT TEST EUROPE, P37, DOI 10.23919/DATE.2018.8341976
   Belakaria Syrine, 2019, ADV NEURAL SYSTEMS, V32, P7825
   Bonilla EV., 2008, ADV NEURAL INFORM PR, P153, DOI DOI 10.5555/2981562.2981582
   Brownlee Jason, 2020, MACHINE LEARNING MAS
   Chen T., 2021, 2021 IEEE C GAMES, P1, DOI [10.1109/CoG52621.2021.9619121, DOI 10.1109/COG52621.2021.9619121]
   Chen TH, 2021, IEEE T COMPUT AID D, V40, P1273, DOI 10.1109/TCAD.2020.3015438
   Chen TH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317909
   Dai S, 2018, ANN IEEE SYM FIELD P, P129, DOI 10.1109/FCCM.2018.00029
   Ferretti L, 2018, PR IEEE COMP DESIGN, P210, DOI 10.1109/ICCD.2018.00040
   Gardner J. R., 2018, ADV NEURAL INFORM PR, V31, P7587
   Geng H, 2022, IEEE T COMPUT AID D, V41, P2657, DOI 10.1109/TCAD.2021.3114262
   Hao C, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317829
   Hernández-Lobato D, 2016, PR MACH LEARN RES, V48
   Hernández-Lobato JM, 2014, ADV NEUR IN, V27
   iSmartDNN, US
   Khan Mohammad Emtiyaz E, 2019, Advances in Neural Information Processing Systems 32 (NeurIPS), V32, P3094
   Letras Martin, 2021, MBMV 2021 24 WORKSHO, P1
   Li ZP, 2016, DES AUT CON, DOI 10.1145/2897937.2898028
   Liu HY, 2013, DES AUT CON
   Liu SN, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317754
   Liu ST, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1821, DOI 10.23919/DATE51398.2021.9473959
   Lo C, 2018, I C FIELD PROG LOGIC, P272, DOI 10.1109/FPL.2018.00054
   Lo C, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577358
   Lyu WL, 2018, PR MACH LEARN RES, V80
   Mahapatra A, 2014, PROCEEDINGS OF THE 2014 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN)
   Matthews Alexander G. de G., 2018, INT C LEARNING REPRE
   O'Neal K, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240816
   Ober S. W., 2021, P MACHINE LEARNING R, P1206
   Prost-Boucle A, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P201, DOI 10.1109/DSD.2013.30
   Quiñonero-Candela JQ, 2005, J MACH LEARN RES, V6, P1939
   Rasmussen CE, 2005, ADAPT COMPUT MACH LE, P1
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Sapkota H., 2021, INT C ARTIFICIAL INT, P2188
   Schafer BC, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209302
   Schafer BC, 2010, IEEE T COMPUT AID D, V29, P153, DOI 10.1109/TCAD.2009.2035579
   Shah A, 2016, PR MACH LEARN RES, V48
   Snoek J., 2012, Advances in Neural Information Processing Systems, V25, DOI DOI 10.48550/ARXIV.1206.2944
   Sun Q, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P46, DOI 10.23919/DATE51398.2021.9474241
   Sun Q, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942085
   Ustun E, 2019, ANN IEEE SYM FIELD P, P74, DOI 10.1109/FCCM.2019.00020
   Volpp M, 2020, INT C LEARNING REPRE
   Wang Z, 2017, PR MACH LEARN RES, V70
   Wei XC, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317875
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Wilson A. G., 2016, ADV NEURAL INFORM PR, V29, P2586
   Wilson AG, 2016, JMLR WORKSH CONF PRO, V51, P370
   Wilson AG, 2015, PR MACH LEARN RES, V37, P1775
   Wilson J., 2018, Advances in Neural Information Processing Systems (NeurIPS), P9884
   Wilson James T., 2017, WORKSHOP BAYESIAN OP
   Ye HC, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218684
   Yin ZX, 2020, DES AUT TEST EUROPE, P1055, DOI 10.23919/DATE48585.2020.9116535
   Zhao JR, 2020, IEEE T COMPUT AID D, V39, P1428, DOI 10.1109/TCAD.2019.2912916
   Zhao JR, 2019, DES AUT TEST EUROPE, P1130, DOI [10.23919/date.2019.8714724, 10.23919/DATE.2019.8714724]
   Zhao JR, 2017, ICCAD-IEEE ACM INT, P430, DOI 10.1109/ICCAD.2017.8203809
   Zhong GW, 2016, DES AUT CON, DOI 10.1145/2897937.2898040
   Zuo W, 2015, ICCAD-IEEE ACM INT, P357, DOI 10.1109/ICCAD.2015.7372592
NR 58
TC 11
Z9 13
U1 18
U2 34
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 31
DI 10.1145/3503540
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900003
DA 2024-07-18
ER

PT J
AU Han, M
   Wang, Y
   Dong, J
   Qu, G
AF Han, Ming
   Wang, Ye
   Dong, Jian
   Qu, Gang
TI Double-Shift: A Low-Power DNN Weights Storage and Access Framework based
   on Approximate Decomposition and Quantization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Deep neural network; approximate computing; matrix compression
AB One major challenge in deploying Deep Neural Network (DNN) in resource-constrained applications, such as edge nodes, mobile embedded systems, and IoT devices, is its high energy cost. The emerging approximate computing methodology can effectively reduce the energy consumption during the computing process in DNN. However, a recent study shows that the weight storage and access operations can dominate DNN's energy consumption due to the fact that the huge size of DNN weights must be stored in the high-energy-cost DRAM. In this paper, we propose Double-Shift, a low-power DNN weight storage and access framework, to solve this problem. Enabled by approximate decomposition and quantization, Double-Shift can reduce the data size of the weights effectively. By designing a novel weight storage allocation strategy, Double-Shift can boost the energy efficiency by trading the energy consuming weight storage and access operations for low-energy-cost computations. Our experimental results show that Double-Shift can reduce DNN weights to 3.96%-6.38% of the original size and achieve an energy saving of 86.47%-93.62%, while introducing a DNN classification error within 2%.
C1 [Han, Ming; Wang, Ye; Dong, Jian] Harbin Inst Technol, Sch Comp Sci & Technol, Harbin, Peoples R China.
   [Qu, Gang] Univ Maryland, Elect & Comp Engn Dept, College Pk, MD USA.
   [Qu, Gang] Univ Maryland, Inst Syst Res, College Pk, MD USA.
C3 Harbin Institute of Technology; University System of Maryland;
   University of Maryland College Park; University System of Maryland;
   University of Maryland College Park
RP Dong, J (corresponding author), Harbin Inst Technol, Sch Comp Sci & Technol, Harbin, Peoples R China.
EM minghan@hit.edu.cn; yewang@hit.edu.cn; dan@hit.edu.cn; gangqu@umd.edu
RI Wang, Ye/JVZ-9081-2024
CR Adegbija Tosiron, 2014, P 2014 IEEE 33 INT P, P871, DOI [10.1109/PCCC.2014.7017091, DOI 10.1109/PCCC.2014.7017091]
   Alemdar H, 2017, IEEE IJCNN, P2547, DOI 10.1109/IJCNN.2017.7966166
   Batselier K, 2018, SIAM J MATRIX ANAL A, V39, P1221, DOI 10.1137/17M1140480
   David Jean-Pierre, 2016, P 3 INT C LEARN FORM
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Denton E, 2014, ADV NEUR IN, V27
   Ghasemzadeh M, 2018, ANN IEEE SYM FIELD P, P57, DOI 10.1109/FCCM.2018.00018
   HeydariGorji A, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218687
   Kalman D., 1996, Coll. Math. J, V27, P2, DOI [DOI 10.1080/07468342.1996.11973744, 10.1080/07468342.1996.11973744]
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Lee EH, 2017, INT CONF ACOUST SPEE, P5900, DOI 10.1109/ICASSP.2017.7953288
   Lee J, 2016, IEEE T VLSI SYST, V24, P871, DOI 10.1109/TVLSI.2015.2429587
   Liu B, 2018, INT CONF DIGIT SIG
   Ma YF, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P45, DOI 10.1145/3020078.3021736
   Srinivas S., 2015, P BRIT MACH VIS C 20, DOI DOI 10.5244/C.29.31
   Tai Cheng, 2016, P 4 INT C LEARN FORM
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Wang EW, 2019, ACM COMPUT SURV, V52, DOI 10.1145/3309551
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhao Y, 2020, ANN I S COM, P954, DOI 10.1109/ISCA45697.2020.00082
   Zhou H, 2016, LECT NOTES COMPUT SC, V9908, P662, DOI 10.1007/978-3-319-46493-0_40
NR 21
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 15
DI 10.1145/3477047
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300002
DA 2024-07-18
ER

PT J
AU Liu, Q
   Tang, HH
   Zhang, PR
AF Liu, Qiang
   Tang, Honghui
   Zhang, Peiran
TI Fault Injection Attack Emulation Framework for Early Evaluation of IC
   Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA emulation; fault injection attack; confidentiality;
   fault-tolerance; evaluation
AB Fault injection attack (FIA) has become a serious threat to the confidentiality and fault tolerance of integrated circuits (ICs). Circuit designers need an effective method to evaluate the countermeasures of the IC designs against the FIAs at the design stage. To address the need, this article, based on FPGA emulation, proposes an in-circuit early evaluation framework, in which FIAs are emulated with parameterized fault models. Tomimic FIAs, an efficient scan approach is proposed to inject faults at any time at any circuit nodes, while both the time and area overhead of fault injection are reduced. After the circuit design under test (CUT) is submitted to the framework, the scan chains insertion, fault generation, and fault injection are executed automatically, and the evaluation result of the CUT is generated, making the evaluation a transparent process to the designers. Based on the framework, the confidentiality and fault-tolerance evaluations are demonstrated with an information-based evaluation approach. Experiment results on a set of ISCAS89 benchmark circuits show that on average, our approach reduces the area overhead by 41.08% compared with the full scan approach and by over 20.00% compared with existing approaches. The confidentiality evaluation experiments on AES-128 and DES-56 and the fault-tolerance evaluation experiments on two CNN circuits, a RISC-V core, a Cordic core, and the float point arithmetic units show the effectiveness of the proposed framework.
C1 [Liu, Qiang; Tang, Honghui; Zhang, Peiran] Tianjin Univ, 92 Weijin Rd, Tianjin 300072, Peoples R China.
C3 Tianjin University
RP Liu, Q (corresponding author), Tianjin Univ, 92 Weijin Rd, Tianjin 300072, Peoples R China.
EM qiangliu@tju.edu.cn; hhtang@tju.edu.cn; error404@tju.edu.cn
FU National Natural Science Foundation of China [61574099, 61974102];
   Tianjin Municipal Transportation Science and Technology Development Plan
   Project [2017B-40]
FX This work is supported in part by the National Natural Science
   Foundation of China under Grant 61574099 and 61974102, and the Tianjin
   Municipal Transportation Science and Technology Development Plan Project
   under Grant 2017B-40.
CR Al-Kuwaiti M, 2009, IEEE COMMUN SURV TUT, V11, P106, DOI 10.1109/SURV.2009.090208
   An Ting., 2013, Proc. NEWCAS'13, P1, DOI DOI 10.1109/NEWCAS.2013.6573610
   [Anonymous], 2021, ACM T DES AUTOMAT EL, V27
   Balasch J., 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P105, DOI 10.1109/FDTC.2011.9
   Barenghi A, 2012, P IEEE, V100, P3056, DOI 10.1109/JPROC.2012.2188769
   Benevenuti F, 2017, 2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017)
   Boit C, 2013, PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), P17, DOI 10.1109/IPFA.2013.6599119
   Bousselam K., 2010, 2010 IEEE 16 INT ONL, P223, DOI [10.1109/IOLTS.2010.5560196, DOI 10.1109/IOLTS.2010.5560196]
   Chakraborty Rajat Subhra, 2015, LECT NOTES COMPUT SC, V9354, DOI [10.1007/978-3-319-24126-5, DOI 10.1007/978-3-319-24126-5]
   CHAKRADHAR ST, 1995, J ELECTRON TEST, V7, P83, DOI 10.1007/BF00993316
   Chong Hee Kim, 2010, Proceedings of the 2010 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2010), P3, DOI 10.1109/FDTC.2010.10
   Civera P, 2002, J ELECTRON TEST, V18, P261, DOI 10.1023/A:1015079004512
   cliffordwolf, PICORV32 A SIZE OPT
   Courbon F, 2015, IEEE T COMPUT AID D, V34, P928, DOI 10.1109/TCAD.2015.2391773
   Di Carlo S, 2014, INT SYM DEFEC FAU TO, P159, DOI 10.1109/DFT.2014.6962073
   Dutertre J.-M., 2011, 2011 6th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS), P1, DOI [10.1109/DTIS.2011.5941421, DOI 10.1109/DTIS.2011.5941421]
   Elmohr MA, 2020, INT SYM QUAL ELECT, P206, DOI [10.1109/ISQED48828.2020.9137051, 10.1109/isqed48828.2020.9137051]
   Ghalaty NF, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P49, DOI 10.1109/FDTC.2014.15
   Gnad DRE, 2017, I C FIELD PROG LOGIC
   GUPTA R, 1990, IEEE T COMPUT, V39, P538, DOI 10.1109/12.54846
   Janning A., 2011, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, P21, DOI 10.1109/FDTC.2011.19
   Kim CH, 2007, IEEE DES TEST COMPUT, V24, P544, DOI 10.1109/MDT.2007.186
   Kissner M, 2019, Arxiv, DOI arXiv:1911.07658
   Laurent J, 2019, DES AUT TEST EUROPE, P252, DOI [10.23919/DATE.2019.8715158, 10.23919/date.2019.8715158]
   Leveugle R, 2007, IEEE T COMPUT, V56, P1431, DOI 10.1109/TC.2007.1078
   Leveugle R., 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P1172, DOI 10.1109/ICECS.2010.5724726
   Li T, 2018, IEEE T COMPUT AID D, V37, P1109, DOI 10.1109/TCAD.2017.2729348
   Li T, 2016, ANN IEEE SYM FIELD P, P131, DOI 10.1109/FCCM.2016.39
   Li Y., 2010, IACR Cryptol. ePrint Arch., V2010, P32
   Liu Q, 2019, IEEE ACCESS, V7, P141920, DOI 10.1109/ACCESS.2019.2944024
   Mogollon J. M., 2011, Proceedings of the 2011 12th European Conference on Radiation and Its Effects on Components and Systems (RADECS), P169, DOI 10.1109/RADECS.2011.6131392
   Moro N, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P77, DOI 10.1109/FDTC.2013.9
   Nyberg R, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P114, DOI 10.1109/DSD.2014.39
   Papadimitriou A, 2014, DES AUT TEST EUROPE
   Papernot N, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P372, DOI 10.1109/EuroSP.2016.36
   Pournaghdali Faezeh, 2013, 2013 3rd International eConference on Computer and Knowledge Engineering (ICCKE), P354, DOI 10.1109/ICCKE.2013.6682846
   Sakiyama K, 2012, IEEE T INF FOREN SEC, V7, P109, DOI 10.1109/TIFS.2011.2174984
   Sanchez E, 2014, P FIELD PROGR LOG AP, P1
   Schellenberg F, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P203, DOI 10.1109/HST.2016.7495583
   Vanhauwaert P, 2006, IEEE INT SYMP DESIGN, P192
   Xie Y, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P373, DOI 10.1109/FPT.2018.00076
   Xu S, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P285, DOI 10.1109/FPT.2016.7929554
NR 42
TC 0
Z9 0
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 8
DI 10.1145/3480962
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800008
DA 2024-07-18
ER

PT J
AU Chi, HY
   Liu, CNJ
   Chen, HM
AF Chi, Hao Yu
   Liu, Chien Nan Jimmy
   Chen, Hung Ming
TI Wire Load Oriented Analog Routing with Matching Constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog layout; physical design automation
ID LEVEL ANALOG; PLACEMENT; ALGORITHM
AB As design complexity is increased exponentially, electronic design automation (EDA) tools are essential to reduce design efforts. However, the analog layout design has still been done manually for decades because it is a sensitive and error-prone task. Tool-generated layouts are still not well-accepted by analog designers due to the performance loss under non-ideal effects. Most previous works focus on adding more layout constraints on the analog placement. Routing the nets is thus considered as a trivial step that can be done by typical digital routing methodology, which is to use vias to connect every horizontal and vertical lines. Those extra vias will significantly increase the wire loads and degrade the circuit performance. Therefore, in this article, a wire load oriented analog routing methodology is proposed to reduce the number of layer changing of each routing net. Wire load is considered in the optimization goal as well as the wire length to keep the circuit performance after layout, while the analog layout constraints like symmetry and length matching are still satisfied during routing. As shown in the experimental results, this approach significantly reduces the wire load and performance loss after layout with little overhead on wire length.
C1 [Chi, Hao Yu; Liu, Chien Nan Jimmy; Chen, Hung Ming] Natl Chiao Tung Univ, 1001 Univ Rd, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chi, HY (corresponding author), Natl Chiao Tung Univ, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM logger1006.ee07g@nctu.edu.tw; jimmyliu@nctu.edu.tw;
   hmchen@mail.nctu.edu.tw
RI Liu, Chien-Nan/AFO-7998-2022
OI Liu, Chien-Nan/0000-0002-4907-898X
CR BEXTEN VMZ, 1993, IEEE J SOLID-ST CIRC, V28, P261, DOI 10.1109/4.209992
   Chang CC, 1999, IEEE T COMPUT AID D, V18, P608, DOI 10.1109/43.759077
   Chi H.-Y., 2018, IEEE ACM P AS S PAC
   Chico L, 2011, PLOS ONE, V6, DOI 10.1371/journal.pone.0023732
   Chou PY, 2011, ICCAD-IEEE ACM INT, P512, DOI 10.1109/ICCAD.2011.6105378
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   COHN JM, 1991, IEEE J SOLID-ST CIRC, V26, P330, DOI 10.1109/4.75012
   Du C., 2006, IEEE P INT C COMM CI
   Gao Q., 2011, IEEE P INT S QUAL EL
   Lee, 1961, IRE T ELECT COMPUTER
   Lin CW, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P71
   Lin PH, 2009, IEEE T COMPUT AID D, V28, P791, DOI 10.1109/TCAD.2009.2017433
   MALAVASI E, 1993, IEEE T COMPUT AID D, V12, P1186, DOI 10.1109/43.238611
   Malavasi E., 1989, IEEE P COMPEURO COMP
   Malavasi E., 1996, IEEE T COMPUT AID D, V15, P1186
   Ou HC, 2012, DES AUT CON, P549
   Ozdal MM, 2014, IEEE T COMPUT AID D, V33, P101, DOI 10.1109/TCAD.2013.2279516
   Patyal A, 2018, DES AUT CON, DOI 10.1145/3195970.3195990
   Rutenbar RA, 2007, P IEEE, V95, P640, DOI 10.1109/JPROC.2006.889371
   Sajid K., 2001, IEEE P ASIC SOC
   Strasser M, 2011, ANALOG LAYOUT SYNTHESIS: A SURVEY OF TOPOLOGICAL APPROACHES, P95, DOI 10.1007/978-1-4419-6932-3_3
   Torabi M, 2018, IEEE T VLSI SYST, V26, P1854, DOI 10.1109/TVLSI.2018.2839698
   Weng YP, 2011, ICCAD-IEEE ACM INT, P517, DOI 10.1109/ICCAD.2011.6105379
   Wu C.-Y., 2015, IEEE ACM P INT C COM
   Xiao LF, 2010, ICCAD-IEEE ACM INT, P675, DOI 10.1109/ICCAD.2010.5654239
   Yao HL, 2012, ASIA S PACIF DES AUT, P157, DOI 10.1109/ASPDAC.2012.6164937
   Zhang LH, 2006, IEEE T VLSI SYST, V14, P881, DOI 10.1109/TVLSI.2006.878475
NR 27
TC 4
Z9 4
U1 2
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 6
AR 55
DI 10.1145/3403932
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OE6GE
UT WOS:000580626300008
DA 2024-07-18
ER

PT J
AU Xu, Q
   Geng, H
   Chen, S
   Yu, B
   Wu, F
AF Xu, Qi
   Geng, Hao
   Chen, Song
   Yu, Bei
   Wu, Feng
TI Memristive Crossbar Mapping for Neuromorphic Computing Systems on 3D IC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neuromorphic computing; memristive crossbar; 3D floorplanning;
   hierarchical clustering
ID CIRCUIT; DESIGN
AB In recent years, neuromorphic computing systems based on memristive crossbar have provided a promising solution to enable acceleration of neural networks. However, most of the neural networks used in realistic applications are often sparse. If such sparse neural network is directly implemented on a single memristive crossbar, then it would result in inefficient hardware realizations. In this work, we propose E3D-FNC, an enhanced three-dimesnional (3D) floorplanning framework for neuromorphic computing systems, in which the neuron clustering and the layer assignment are considered interactively. First, in each iteration, hierarchical clustering partitions neurons into a set of clusters under the guidance of the proposed distance metric. The optimal number of clusters is determined by L-method. Then matrix re-ordering is proposed to re-arrange the columns of the weight matrix in each cluster. As a result, the reordered connection matrix can be easily mapped into a set of crossbars with high utilizations. Next, since the clustering results will in turn affect the floorplan, we perform the floorplanning of neurons and crossbars again. All the proposed methodologies are embedded in an iterative framework to improve the quality of NCS design. Finally, a 3D floorplan of neuromorphic computing systems is generated. Experimental results show that E3D-FNC can achieve highly hardware-efficient designs compared to the state of the art.
C1 [Xu, Qi] Hefei Univ Technol, Sch Elect Sci & Appl Phys, Hefei, Peoples R China.
   [Geng, Hao; Yu, Bei] Chinese Univ Hong Kong, Dept Comp Scinece & Engn, Shatin, Hong Kong, Peoples R China.
   [Chen, Song; Wu, Feng] Univ Sci & Technol China, Dept Elect Sci & Technol, Hefei, Peoples R China.
C3 Hefei University of Technology; Chinese University of Hong Kong; Chinese
   Academy of Sciences; University of Science & Technology of China, CAS
RP Xu, Q (corresponding author), Hefei Univ Technol, Sch Elect Sci & Appl Phys, Hefei, Peoples R China.
EM xuqi@hfut.edu.cn; hgeng@cse.cuhk.edu.hk; songch@ustc.edu.cn;
   byu@cse.cuhk.edu.hk; fengwu@ustc.edu.cn
RI Yu, Bei/ABB-3824-2020; Chen, Song/K-3842-2012; XU, Qi/AID-2262-2022; Wu,
   Feng/KCY-3017-2024; XU, QI/JXX-1861-2024
OI Yu, Bei/0000-0001-6406-4810; Chen, Song/0000-0003-0341-3428; 
FU National Natural Science Foundation of China (NSFC) [61904047, 61874102,
   61732020]; Fundamental Research Funds for the Central Universities
   [JZ2019HGBZ0159, WK2100000005]; Beijng Municipal Science & Technology
   Program [Z181100008918013]; Research Grants Council of Hong Kong SAR
   [CUHK24209017]
FX This work was supported in part by the National Natural Science
   Foundation of China (NSFC) under Grants No. 61904047, No. 61874102, and
   No. 61732020; the Fundamental Research Funds for the Central
   Universities under Grants No. JZ2019HGBZ0159 and No. WK2100000005; the
   Beijng Municipal Science & Technology Program under Grant No.
   Z181100008918013; and The Research Grants Council of Hong Kong SAR
   (Project No. CUHK24209017).
CR Acciarito S, 2017, INTEGRATION, V59, P81, DOI 10.1016/j.vlsi.2017.05.006
   Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   An HY, 2017, INT SYM QUAL ELECT, P1, DOI 10.1109/ISQED.2017.7918283
   An HY, 2019, INTEGRATION, V65, P273, DOI 10.1016/j.vlsi.2017.10.009
   Ankit A, 2017, DES AUT CON, DOI 10.1145/3061639.3062311
   [Anonymous], P INT C CONTR AUT DI
   [Anonymous], P DES AUT C DAC 13
   [Anonymous], 1988, ALGORITHMS CLUSTERIN
   [Anonymous], P INT S CIRC SYST IS
   [Anonymous], IEEE J TECHNOL COMPU
   Cassidy A.S., 2013, NEURAL NETWORKS IJCN, P1
   Chen S, 2008, IEEE T COMPUT AID D, V27, P858, DOI 10.1109/TCAD.2008.917968
   Chen S, 2010, INTEGRATION, V43, P378, DOI 10.1016/j.vlsi.2010.04.001
   Chen S, 2009, IEICE T FUND ELECTR, VE92A, P1080, DOI 10.1587/transfun.E92.A.1080
   Chen YR, 2018, INTEGRATION, V61, P49, DOI 10.1016/j.vlsi.2017.11.001
   Cui JW, 2016, IEEE INT SYMP CIRC S, P121, DOI 10.1109/ISCAS.2016.7527185
   Ehsan MA, 2018, IEEE T COMPUT AID D, V37, P1640, DOI 10.1109/TCAD.2017.2760506
   Ehsan MA, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P221, DOI 10.1145/3060403.3060470
   Kim S, 2011, 2011 11TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS (ICCAS), P1
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Li Z, 2015, IEEE INT CONF VLSI, P52
   Lin JL, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P639, DOI 10.1145/3287624.3287715
   Liu BY, 2012, LECT NOTES COMPUT SC, V7663, P357, DOI 10.1007/978-3-642-34475-6_43
   Salvador S, 2004, PROC INT C TOOLS ART, P576
   Wen M, 2015, UNCERTAIN OPER RES, P1, DOI 10.1007/978-3-662-43802-2
   Wu CR, 2016, ASIA S PACIF DES AUT, P274, DOI 10.1109/ASPDAC.2016.7428023
   Xia LX, 2016, DES AUT TEST EUROPE, P469
   Xu Q, 2018, PR GR LAK SYMP VLSI, P451, DOI 10.1145/3194554.3194636
   Xu Q, 2016, APPL SOFT COMPUT, V40, P150, DOI 10.1016/j.asoc.2015.10.045
NR 30
TC 6
Z9 6
U1 9
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 8
DI 10.1145/3365576
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700008
DA 2024-07-18
ER

PT J
AU Charles, S
   Ahmed, A
   Ogras, UY
   Mishra, P
AF Charles, Subodha
   Ahmed, Alif
   Ogras, Umit Y.
   Mishra, Prabhat
TI Efficient Cache Reconfiguration Using Machine Learning in NoC-Based
   Many-Core CMPs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cache reconfiguration; machine learning
ID POWER
AB Dynamic cache reconfiguration (DCR) is an effective technique to optimize energy consumption inmany-core architectures. While early work on DCR has shown promising energy saving opportunities, prior techniques are not suitable for many-core architectures since they do not consider the interactions and tight coupling between memory, caches, and network-on-chip (NoC) traffic. In this article, we propose an efficient cache reconfiguration framework in NoC-based many-core architectures. The proposed work makes three major contributions. First, we model a distributed directory based many-core architecture similar to Intel Xeon Phi architecture. Next, we propose an efficient cache reconfiguration framework that considers all significant components, including NoC, caches, and main memory. Finally, we propose a machine learning-based framework that can reduce the exploration time by an order of magnitude with negligible loss in accuracy. Our experimental results demonstrate 18.5% energy savings on average compared to base cache configuration.
C1 [Charles, Subodha] Univ Florida, 320 Univ Village,Apt 3, Gainesville, FL 32603 USA.
   [Ahmed, Alif] Univ Florida, 137 Yellowstone Dr Apt 106, Charlottesville, VA 22903 USA.
   [Ogras, Umit Y.] Arizona State Univ, 650 E Tyler Mall, Tempe, AZ 85287 USA.
   [Mishra, Prabhat] Univ Florida, 432 Newell Dr, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Florida; Arizona State
   University; Arizona State University-Tempe; State University System of
   Florida; University of Florida
RP Charles, S (corresponding author), Univ Florida, 320 Univ Village,Apt 3, Gainesville, FL 32603 USA.
EM subodha96@ufl.edu; alifahmed@ufl.edu; umit@asu.edu; prabhat@ufl.edu
RI Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; Mishra, Prabhat/0000-0003-3653-6221
FU NSF [CNS-1526687, CNS-1526562]
FX This work was partially supported by the NSF grants CNS-1526687 and
   CNS-1526562.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Ahmed A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3309762
   [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   [Anonymous], 2016, Intel Xeon Phi Processor: Your Path to Deeper Insight
   [Anonymous], 2018, INT C COMP MATH ENG
   Bhat S., 2005, THESIS
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Charles S., 2018, 2018 12 IEEEACM INT, P1, DOI DOI 10.1016/j.neuroscience.2018.01.047
   Charles S, 2019, DES AUT TEST EUROPE, P1160, DOI [10.23919/date.2019.8715009, 10.23919/DATE.2019.8715009]
   Chen C, 2015, IEEE T COMPUT AID D, V34, P972, DOI 10.1109/TCAD.2015.2402172
   Ching-Long Su, 1995, Proceedings of the Twenty-Eighth Hawaii International Conference on System Sciences, P306, DOI 10.1109/HICSS.1995.375383
   de Dinechin BD, 2013, PROCEDIA COMPUT SCI, V18, P1654, DOI 10.1016/j.procs.2013.05.333
   Gupta U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126530
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hajimiri H, 2012, SUSTAIN COMPUT-INFOR, V2, P71, DOI 10.1016/j.suscom.2012.01.003
   Hsu PY, 2013, ICCAD-IEEE ACM INT, P413, DOI 10.1109/ICCAD.2013.6691151
   Huang YW, 2017, PR IEEE COMP DESIGN, P241, DOI 10.1109/ICCD.2017.44
   Huang YW, 2016, INT SYM QUAL ELECT, P313, DOI 10.1109/ISQED.2016.7479220
   Kaseridis Dimitris, 2009, Proceedings of the 2009 International Conference on Parallel Processing (ICPP 2009), P18, DOI 10.1109/ICPP.2009.55
   Lee JW, 2008, CONF PROC INT SYMP C, P89, DOI 10.1109/ISCA.2008.31
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Manolache S, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331343
   Mishra A.K., 2011, Design and Analysis of Heterogeneous Networks for Chip-multiprocessors
   Modarressi M, 2006, CAN CON EL COMP EN, P2247
   Ogras U.Y., 2013, Modeling, Analysis and Optimization of Network-OnChip Communication Architectures, V184
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   Reddy R, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1698772.1698774
   Schuchhardt M, 2013, COMPUTER, V46, P32, DOI 10.1109/MC.2013.334
   Settle A., 2006, J EMBEDDED COMPUTING, V2, P221
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Wang WX, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2220336.2220340
   Wang WX, 2011, DES AUT CON, P948
   Wang WX, 2009, IEEE COMP SOC ANN, P145, DOI 10.1109/ISVLSI.2009.22
   Wang Weixun, 2011, IEEE T VERY LARGE SC, V20, P902
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu T. C., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P217
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
   Zhang C., 2004, ACM T EMBED COMPUT S, V3, P407
   ZHANG C., 2005, ACM T EMBED COMPUT S, V4, P363
NR 40
TC 9
Z9 10
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 60
DI 10.1145/3350422
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300002
OA Bronze
DA 2024-07-18
ER

PT J
AU Cakir, B
   Malik, S
AF Cakir, Burcin
   Malik, Sharad
TI Revealing Cluster Hierarchy in Gate-level ICs Using Block Diagrams and
   Cluster Estimates of Circuit Embeddings
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reverse engineering; partitioning; clustering
AB Contemporary integrated circuits (ICs) are increasingly being constructed using intellectual property blocks (IPs) obtained from third parties in a globalind supply chain. The increased vulnerability to adversarial changes during this untrusted supply chain raises concerns about the integrity of the end product. The difference in the levels of abstraction between the initial specification and the final available circuit design poses a challenge for analyzing the final circuit for malicious insertions.
   Reverse engineering presents one way to help reduce the difficulty of circuit analysis and inspection. In this work, we provide a framework that given (i) a gate-level netlist of a design and (ii) a block diagram for the design with relative sizes of the blocks, outputs a matching between the partitions of the circuit and blocks in the block diagram. We first compute a geometric embedding for each node in the circuit and then apply a clustering algorithm on the embedding features to obtain circuit partitions. Each partition is then mapped to the high-level blocks in the block diagram. These partitions can then be further analyzed for malicious insertions with much reduced complexity in comparison with the full chip. We tested our algorithm on different designs with varying sizes to evaluate the efficacy of algorithm, including the open-source processor OpenSparc T1, and showed that we can successfully match over 90% of gates to their corresponding blocks.
C1 [Cakir, Burcin; Malik, Sharad] Princeton Univ, Dept Elect Engn, 41 Olden St, Princeton, NJ 08544 USA.
C3 Princeton University
RP Cakir, B (corresponding author), Princeton Univ, Dept Elect Engn, 41 Olden St, Princeton, NJ 08544 USA.
EM bcakir@princeton.edu; sharad@princeton.edu
RI Cakir, Banu/AAC-6603-2022
OI Cakir, Banu/0000-0001-6645-6527; Malik, Sharad/0000-0002-0837-5443
FU C-FAR, one of the six SRC STARnet Centers - MARCO; C-FAR, one of the six
   SRC STARnet Centers - DARPA
FX This work was supported in part by C-FAR, one of the six SRC STARnet
   Centers, sponsored by MARCO and DARPA.
CR AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Alpert Charles J., 1996, P INT S CIRC SYST IS
   Alpert Charles J., 1993, P DES AUT C DAC 93
   Alpert CJ, 1999, DISCRETE APPL MATH, V90, P3, DOI 10.1016/S0166-218X(98)00083-3
   [Anonymous], 2013, MATRIX COMPUTATIONS
   [Anonymous], 2006, IEEE T NEURAL NETWOR
   Areibi Shawki, 1993, P IEEE CUST INT CIRC
   Banga M, 2009, I CONF VLSI DESIGN, P327, DOI 10.1109/VLSI.Design.2009.22
   Belkin M, 2003, NEURAL COMPUT, V15, P1373, DOI 10.1162/089976603321780317
   BERTSIMAS D, 1993, STAT SCI, V8, P10, DOI 10.1214/ss/1177011077
   Bradley S.P., 1977, Applied Mathematical Programming, P410
   Cakir B, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3193121
   Çakir B, 2015, DES AUT TEST EUROPE, P471
   Chan P. K., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P133, DOI 10.1145/201310.201331
   CHAN PK, 1994, IEEE T COMPUT AID D, V13, P1088, DOI 10.1109/43.310898
   Fei XD, 2012, EUR J ORG CHEM, V2012, P3001, DOI 10.1002/ejoc.201200172
   Frankle Jon., 1986, P INT C COMPUTER AID, P414
   Gascon Adria, 2014, P INT C FORM METH CO
   Gravetter F.J., 2016, Statistics for the behavioral sciences, V10th
   Hadley Scott W., 2006, T COMP AIDED DES INT, V11, P885
   HAGEN L, 1992, P IEEE ACM INT C COM
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Kreyszig Erwin., 2010, ADV ENG MATH, V10th, P339
   Li J, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P8, DOI 10.1109/HST.2008.4559038
   Li Wenchao, 2013, P IEEE INT S HARDW O
   Mohnke J, 1999, INTEGRATION, V27, P33, DOI 10.1016/S0167-9260(98)00014-5
   Müllner D, 2013, J STAT SOFTW, V53, P1
   Ng AY, 2002, ADV NEUR IN, V14, P849
   OpenCores, 2016, DIG OP SOURC HARDW C
   OpenSparc T1, 2016, OP SOURC MULT PROC
   RIESS BM, 1994, ACM IEEE D, P646
   Sanderson C., 2016, J OPEN SOURCE SOFTWA, V1, P26, DOI [DOI 10.21105/JOSS.00026, 10.21105/joss.00026]
   Sayed-Ahmed A, 2016, PROCEEDINGS OF THE 2016 16TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2016), P169, DOI 10.1109/FMCAD.2016.7886676
   Schiffner B, 2005, FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P312, DOI 10.1109/IWSOC.2005.17
   Shi Y, 2010, SMART CAMERAS, P19, DOI 10.1007/978-1-4419-0953-4_2
   Soeken Mathias, 2015, P INT C FORM METH CO
   Subramanyan P, 2014, IEEE T EMERG TOP COM, V2, P63, DOI 10.1109/TETC.2013.2294918
   von Luxburg U, 2007, STAT COMPUT, V17, P395, DOI 10.1007/s11222-007-9033-z
   WARD JH, 1963, J AM STAT ASSOC, V58, P236, DOI 10.2307/2282967
NR 41
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 50
DI 10.1145/3329081
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600003
DA 2024-07-18
ER

PT J
AU Monteiro, J
   Johann, M
   Behjat, L
AF Monteiro, Jucemar
   Johann, Marcelo
   Behjat, Laleh
TI An Optimized Cost Flow Algorithm to Spread Cells in Detailed Placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE EDA; placement; network flow; branch and cut; cell spreading
AB Placement is an important and challenging step in VLSI physical design. The placement solution can significantly impact timing and routability. In sub-nanometric technology nodes, several restrictions have been imposed on the placement solutions. These restrictions make designing an optimized and legal solution very hard. Achieving optimized placement solutions is especially challenging in regions with high-density utilization. The quality of placement solution can significantly impact the final circuit implementation. In this work, we present a cell spreading algorithm to move cells out from high-density utilization regions. Our algorithm opens up new spaces in regions with high cell concentration. These spaces can then be exploited by detailed placement algorithms to further optimize the placement solution:the objective of our technique is to reduce area density utilization while considering cell displacement and circuit delay. The outcome of the proposed algorithm is to obtain a uniform distribution of cells in the placement area while having minimal effects on the delay. To achieve this goal, our proposed algorithm uses branch and cut, and network flow techniques. Experimental results on industrial and academic circuits illustrate that our proposed algorithm can minimize circuit delay (up to 25%), cell displacement (up to 17 mu m), dynamic power consumption (up to 5.3%), and leakage power (up to 15%).
C1 [Monteiro, Jucemar; Johann, Marcelo] UFRGS PGMicro, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil.
   [Monteiro, Jucemar] Synopsys Inc, Mountain View, CA 94043 USA.
   [Behjat, Laleh] Univ Calgary, 2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
C3 Synopsys Inc; University of Calgary
RP Monteiro, J (corresponding author), UFRGS PGMicro, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil.; Monteiro, J (corresponding author), Synopsys Inc, Mountain View, CA 94043 USA.
EM jucemar.monteiro@inf.ufrgs.br; johann@inf.ufrgs.br; laleh@ucalgary.ca
RI Monteiro, Jucemar/AAM-2790-2020
OI Monteiro, Jucemar/0000-0002-0029-3857; Behjat, Laleh/0000-0002-8122-0990
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   Alpert C, 2012, ICCAD-IEEE ACM INT, P283
   Brenner U., 2015, P ISPD
   Brenner U, 2013, IEEE T COMPUT AID D, V32, P1215, DOI 10.1109/TCAD.2013.2253834
   Chow W.-K., 2014, P ISPD
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Darav N., 2017, P ISPD
   Dijkstra E. W., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   Flach G., 2016, P ISPD
   Guth C., 2015, INT S PHYS DESIGN
   Kim M., 2012, P ISPD
   Kim MC, 2012, IEEE T COMPUT AID D, V31, P50, DOI 10.1109/TCAD.2011.2170567
   Lin T., 2015, IEEE T CAD
   Lin T., 2013, P ICCAD
   Lin Y., 2016, P ICCAD
   Markov IL, 2015, P IEEE, V103, P1985, DOI 10.1109/JPROC.2015.2478963
   Monteiro J., 2016, P ISVLSI
   PADBERG M, 1991, SIAM REV, V33, P60, DOI 10.1137/1033004
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Puget J. C., 2015, P SBCCI
   Spindler P., 2008, P ISPD
   Tabrizi A., 2015, P ISVLSI
   Zhou Q, 2014, IEEE INT SYMP CIRC S, P1444, DOI 10.1109/ISCAS.2014.6865417
NR 23
TC 0
Z9 0
U1 4
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 35
DI 10.1145/3317575
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700009
DA 2024-07-18
ER

PT J
AU Lin, CH
   Wan, L
   Chen, DM
AF Lin, Chen-Hsuan
   Wan, Lu
   Chen, Deming
TI C-Mine: Data Mining of Logic Common Cases for Improved Timing Error
   Resilience with Energy Efficiency
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Data mining; SAT solving; common cases; timing error resilience;
   scalability; resynthesis; energy efficiency
ID GENERATION
AB The better-than-worst-case (BTW) design methodology can achieve higher circuit energy efficiency, performance, or reliability by allowing timing errors for rare cases and rectifying them with error correction mechanisms. Therefore, the performance of BTW design heavily depends on the correctness of common cases, which are frequent input patterns in a workload. However, most existing methods do not provide sufficiently scalable solutions and also overlook the whole picture of the design. Thus, we propose a new technique, common-case mining method (C-Mine), which combines two scalable techniques, data mining and Boolean satisfiability (SAT) solving, to overcome these limitations. Data mining can efficiently extract patterns from an enormous dataset, and SAT solving is famous for its scalable verification. In this article, we present two versions of C-Mine, C-Mine-DCT and C-Mine-APR, which aim at faster runtime and better energy saving, respectively. The experimental results show that, compared to a recent publication, C-Mine-DCT can achieve compatible performance with an additional 8% energy savings and 54x speedup for bigger benchmarks on average. Furthermore, C-Mine-APR can achieve up to 13% more energy saving than C-Mine-DCT while confronting designs with more common cases.
C1 [Lin, Chen-Hsuan; Chen, Deming] Univ Illinois, Dept Elect & Comp Engn, Coordinated Sci Lab, Urbana, IL 61801 USA.
   [Wan, Lu] Cadence Design Syst Inc, San Jose, CA USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   ASML Holding
RP Lin, CH (corresponding author), Univ Illinois, Dept Elect & Comp Engn, Coordinated Sci Lab, Urbana, IL 61801 USA.
EM clin54@illinois.edu; ivenwan@gmail.com; dchen@illinois.edu
CR Abdallah RA, 2010, IEEE EMBED SYST LETT, V2, P115, DOI 10.1109/LES.2010.2098330
   Austin D.B. T., 2005, Proc. Asia South Pacific Design Automation, P2
   Austin T, 2005, PR IEEE COMP DESIGN, P550, DOI 10.1109/ICCD.2005.43
   Biere A, 2009, FRONT ARTIF INTEL AP, V185, P457, DOI 10.3233/978-1-58603-929-5-457
   Bowman K, 2009, DES AUT CON, P4
   Ding D, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P219, DOI 10.1109/ICICDT.2009.5166300
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Ernst D, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.85
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Greskamp B, 2009, INT S HIGH PERF COMP, P213, DOI 10.1109/HPCA.2009.4798256
   Gupta Aarti, 2000, INT C FORM METH COMP, P391
   Gupta A, 2007, LECT NOTES COMPUT SC, V4590, P420
   Han J, 2012, MOR KAUF D, P1
   Kahng AB, 2010, DES AUT CON, P825, DOI 10.1109/ASPDAC.2010.5419690
   Lin C.-W., 2014, Proceedings of the 51st Annual Design Automation Conference (DAC'14), P1
   Liu YX, 2012, ICCAD-IEEE ACM INT, P591
   Lu Wan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P172
   Maimon O, 2010, DATA MINING AND KNOWLEDGE DISCOVERY HANDBOOK, SECOND EDITION, P1, DOI 10.1007/978-0-387-09823-4
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   Mishchenko A., 2011, ABC: A system for sequential synthesis and verification
   Molnar Charles E., 1994, TECHNICAL REPORT
   PLAISTED DA, 1986, J SYMB COMPUT, V2, P293, DOI 10.1016/S0747-7171(86)80028-1
   Pu XF, 2012, PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), P140, DOI 10.1109/RFIT.2012.6401640
   Ramasubramanian S., 2013, P 50 ACM EDAC IEEE D, P1
   Tschanz James, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P71, DOI 10.1145/1687399.1687414
   Tseitin G., 1983, AUTOMATION REASONING, P466, DOI [DOI 10.1007/978-3-642-81955-1_28, 10.1007/978-3-642-81955-128, DOI 10.1007/978-3-642-81955-128, 10.1007/978-3-642-81955-1_28]
   Vasudevan S, 2010, DES AUT TEST EUROPE, P626
NR 27
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 20
DI 10.1145/3144534
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900008
DA 2024-07-18
ER

PT J
AU Sharma, N
   Panda, PR
   Catthoor, F
   Raghavan, P
   Aa, TV
AF Sharma, Namita
   Panda, Preeti Ranjan
   Catthoor, Francky
   Raghavan, Praveen
   Aa, Tom Vander
TI Array Interleaving-An Energy-Efficient Data Layout Transformation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Data layout; memory energy optimization; SIMD architecture
ID MEMORY; OPTIMIZATION; PROCESSOR; LOCALITY; POINTS
AB Optimizations related to memory accesses and data storage make a significant difference to the performance and energy of a wide range of data-intensive applications. These techniques need to evolve with modern architectures supporting wide memory accesses. We investigate array interleaving, a data layout transformation technique that achieves energy efficiency by combining the storage of data elements from multiple arrays in contiguous locations, in an attempt to exploit spatial locality. The transformation reduces the number of memory accesses by loading the right set of data into vector registers, thereby minimizing redundant memory fetches. We perform a global analysis of array accesses, and account for possibly different array behavior in different loop nests that might ultimately lead to changes in data layout decisions for the same array across program regions. Our technique relies on detailed estimates of the savings due to interleaving, and also the cost of performing the actual data layout modifications. We also account for the vector register widths and the possibility of choosing the appropriate granularity for interleaving. Experiments on several benchmarks show a 6-34% reduction in memory energy due to the strategy.
C1 [Sharma, Namita; Panda, Preeti Ranjan] Indian Inst Technol Delhi, New Delhi, India.
   [Catthoor, Francky; Raghavan, Praveen; Aa, Tom Vander] Interuniv Microelect Ctr, B-3001 Leuven, Belgium.
   [Catthoor, Francky] Katholieke Univ Leuven, B-3001 Leuven, Belgium.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Delhi; Interuniversity Microelectronics Centre; KU
   Leuven
RP Sharma, N (corresponding author), Indian Inst Technol Delhi, New Delhi, India.
EM namitasharma6@gmail.com
OI Vander Aa, Tom/0000-0002-1504-5266
CR AHMED N, 1974, IEEE T COMPUT, VC 23, P90, DOI 10.1109/T-C.1974.223784
   [Anonymous], 2004, 8021103940R4 IEEE
   [Anonymous], 2004, P 2004 INT C COMP AR
   BARVINOK AI, 1994, MATH OPER RES, V19, P769, DOI 10.1287/moor.19.4.769
   Bondhugula U, 2008, ACM SIGPLAN NOTICES, V43, P101, DOI 10.1145/1379022.1375595
   Brockmeyer E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1070
   Cadence, 2012, RTL COMP
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Catthoor Francky, 2010, ULTRALOW ENERGY DOMA
   Chilimbi TM, 1999, ACM SIGPLAN NOTICES, V34, P13, DOI 10.1145/301631.301635
   CIERNIAK M, 1995, SIGPLAN NOTICES, V30, P205, DOI 10.1145/223428.207145
   Delaluz V, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P288, DOI 10.1109/ASPDAC.2002.994936
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Kandemir M, 1999, IEEE T COMPUT, V48, P159, DOI 10.1109/12.752657
   Kulkarni C, 2005, IEEE T COMPUT, V54, P76, DOI 10.1109/TC.2005.2
   Kulkarni C, 2000, LECT NOTES COMPUT SC, V1800, P186
   Kulkarni Dattatraya, 1995, LANGUAGES COMPILERS
   Leung Allen, 2010, P 3 WORKSH GEN PURP
   LI WP, 1995, P IEEE, V83, P317, DOI 10.1109/5.364459
   Manjikian Naraig, 1995, P 8 INT C PAR DISTR
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   Panda P. R., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P170, DOI 10.1109/ISSS.1995.520630
   Panda P. R., 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P384, DOI 10.1145/268424.268464
   Panda P.R., 1998, MEMORY ISSUES EMBEDD
   Panda PR, 2010, POWER-EFFICIENT SYSTEM DESIGN, P1, DOI 10.1007/978-1-4419-6388-8
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P101, DOI 10.1109/ISSS.2001.957921
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   Panda PR, 1999, IEEE T VLSI SYST, V7, P309, DOI 10.1109/92.784092
   Sharma N., 2014, IEEE Proceedings of the Custom Integrated Circuits Conference, P1
   Sharma N, 2013, INT CONF ACOUST SPEE, P2610, DOI 10.1109/ICASSP.2013.6638128
   Spivey Michael Z., 2008, J INTEGR SEQUENC, V11, P2
   Synopsys, 2006, PRIMEPOWER
   Technical Specification Group Radio Access Network, 2009, 36211 3GPP TS
   Vander Aa Tom, 2011, Proceedings 2011 IEEE 9th Symposium on Application Specific Processors (SASP 2011), P102, DOI 10.1109/SASP.2011.5941087
   Verbauwhede I., 1991, Journal of VLSI Signal Processing, V3, P193, DOI 10.1007/BF00925830
   VERBAUWHEDE IM, 1994, ACM IEEE D, P143
   Verdoolaege S, 2005, LECT NOTES COMPUT SC, V3443, P91, DOI 10.1007/978-3-540-31985-6_7
   Verdoolaege S, 2007, ALGORITHMICA, V48, P37, DOI 10.1007/s00453-006-1231-0
   Verdoolaege S, 2013, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2400682.2400713
   Wolf W, 2003, P IEEE, V91, P165, DOI 10.1109/JPROC.2002.805823
   Woods J., 1991, Subband image coding
   Ying Zhao, 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P811, DOI 10.1109/DAC.1999.782142
   Zhong YT, 2004, ACM SIGPLAN NOTICES, V39, P255, DOI 10.1145/996893.996872
NR 44
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 44
DI 10.1145/2747875
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900011
DA 2024-07-18
ER

PT J
AU Liu, XX
   Tan, SXD
   Palma-Rodriguez, AA
   Tlelo-Cuautle, E
   Shi, GY
AF Liu, Xue-Xin
   Tan, Sheldon X-D
   Palma-Rodriguez, Adolfo Adair
   Tlelo-Cuautle, Esteban
   Shi, Guoyong
TI Performance Bound Analysis of Analog Circuits in Frequency- and
   Time-Domain Considering Process Variations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Circuit simulation; worst-case analysis; bound
   analysis; process variation
ID SYMBOLIC ANALYSIS
AB In this article, we propose a new performance bound analysis of analog circuits considering process variations. We model the variations of component values as intervals measured from tested chips and manufacture processes. The new method first applies a graph-based analysis approach to generate the symbolic transfer function of a linear(ized) analog circuit. Then the frequency response bounds (maximum and minimum) are obtained by performing nonlinear constrained optimization in which magnitude or phase of the transfer function is the objective function to be optimized subject to the ranges of process variational parameters. The response bounds given by the optimization-based method are very accurate and do not have the over-conservativeness issues of existing methods. Based on the frequency-domain bounds, we further develop a method to calculate the time-domain response bounds for any arbitrary input stimulus. Experimental results from several analog benchmark circuits show that the proposed method gives the correct bounds verified by Monte Carlo analysis while it delivers one order of magnitude speedup over Monte Carlo for both frequency-domain and time-domain bound analyses. We also show analog circuit yield analysis as an application of the frequency-domain variational bound analysis.
C1 [Liu, Xue-Xin; Tan, Sheldon X-D] Univ Calif Riverside, Riverside, CA 92521 USA.
   [Shi, Guoyong] Shanghai Jiao Tong Univ, Shanghai 200030, Peoples R China.
C3 University of California System; University of California Riverside;
   Shanghai Jiao Tong University
RP Tan, SXD (corresponding author), Univ Calif Riverside, Riverside, CA 92521 USA.
EM stan@ee.ucr.edu
RI Tlelo-Cuautle, Esteban/H-3141-2014
OI Tlelo-Cuautle, Esteban/0000-0001-7187-4686; Tan,
   Sheldon/0000-0003-2119-6869
FU NSF [CCF-1116882, OISE-1130402, OISE-1051797]; UC MEXUS-CONACYT
   [CN-11-575]; CONACYT/Mexico [131839-Y]
FX This research was supported in part by NSF grants CCF-1116882,
   OISE-1130402, OISE-1051797 and by UC MEXUS-CONACYT grant CN-11-575 and
   CONACYT/Mexico 131839-Y.
CR [Anonymous], P AS S PAC DES AUT C
   [Anonymous], 2012, MATLAB OPT TOOLB
   [Anonymous], 1977, DISCRETE TIME SIGNAL
   BYRD RH, 1987, SIAM J NUMER ANAL, V24, P1152, DOI 10.1137/0724076
   Floudas C.A., 1995, Nonlinear and Mixed Integer optimization: Fundamentals and Applications
   Frigo M., 2013, HALFCOMPLEX FORMAT D
   Gill PE, 2002, SIAM J OPTIMIZ, V12, P979, DOI 10.1137/S1052623499350013
   Hao ZG, 2011, DES AUT CON, P310
   Kharitonov V., 1978, Differentialnye Uraveniya, V14, P1483
   Kim J., 2007, P IEEE ACM DES AUT C
   KOLEV LV, 1988, IEEE T CIRCUITS SYST, V35, P967, DOI 10.1109/31.1843
   Lathi BP, 1998, Modern digital and analog communication systems, Vthird
   Liu B, 2012, DES AUT TEST EUROPE, P751
   Masuda H., 2005, P IEEE CUST INT CIRC
   Nassif S. R., 2007, P IEEE INT WORKSH BE
   Palma-Rodriguez A. A., 2012, P INT CAR C CIRC DEV, P170
   Pelgrom M.J.M., 1989, IEEE J SOLID STATE C
   Pritchard CJ, 1997, INT J CONTROL, V66, P311, DOI 10.1080/002071797224766
   Qian L., 2010, P IEEE INT C SOL STA
   Saibua S., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P102, DOI 10.1109/VLSISoC.2011.6081660
   Sanchez-López C, 2011, IEEE T CIRCUITS-I, V58, P1382, DOI 10.1109/TCSI.2010.2097696
   Shi C.-J. R., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P280, DOI 10.1145/315773.315780
   Shi CJR, 2001, IEEE T COMPUT AID D, V20, P813, DOI 10.1109/43.930996
   Shi CJR, 2000, IEEE T COMPUT AID D, V19, P1, DOI 10.1109/43.822616
   Singhee A, 2010, IEEE T COMPUT AID D, V29, P1763, DOI 10.1109/TCAD.2010.2062750
   Song YT, 2013, PR INT CONF INF MANA, P43, DOI 10.1109/ICIII.2013.6702870
   Spence R., 1988, TOLERANCE DESIGN ELE
   Tan SXD, 2005, IEEE T COMPUT AID D, V24, P1241, DOI 10.1109/TCAD.2005.850812
   Tian W, 1996, IEEE T CIRCUITS-I, V43, P272, DOI 10.1109/81.488806
   Vlach J., 1995, Computer Methods for Circuit Analysis and Design
NR 30
TC 8
Z9 8
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 6
DI 10.1145/2534395
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400006
DA 2024-07-18
ER

PT J
AU Chang, YL
   Tseng, IL
AF Chang, Yao-Lin
   Tseng, I-Lun
TI A Parallel Dual-Scanline Algorithm for Partitioning Parameterized
   45-Degree Polygons
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Parameterized layouts; parameterized
   polygons; polygon decomposition; trapezoidal corner stitching
AB In order to use rectangular corner stitching data structures in storing parameterized orthogonal layouts, parameterized polygons in the layouts must be partitioned into rectangles. Likewise, in order to use trapezoidal corner stitching data structures in storing parameterized 45-degree layouts, parameterized polygons in the layouts have to be partitioned into trapezoids. In this article, a parallel polygon partitioning algorithm is proposed; the algorithm is capable of partitioning parameterized orthogonal polygons into parameterized rectangles as well as partitioning parameterized 45-degree polygons into parameterized trapezoids. Additionally, the algorithm can be used to partition fixed-coordinate polygons. By adopting the dual-scanline technique, which involves using two scanlines to concurrently sweep an input polygon, the parallel partitioning algorithm can process vertices and edges of the input polygon efficiently. The parallel polygon partitioning algorithm has been implemented in C++ with the use of OpenMP. Compared with a sequential partitioning program which uses a single scanline, our parallel partitioning program can achieve 20% to 30% speedup while partitioning large parameterized polygons or partitioning parameterized polygons with complex constraints.
C1 [Chang, Yao-Lin; Tseng, I-Lun] Yuan Ze Univ, Dept Comp Sci & Engn, Tao Yuan, Taiwan.
C3 Yuan Ze University
RP Chang, YL (corresponding author), Yuan Ze Univ, Dept Comp Sci & Engn, Tao Yuan, Taiwan.
EM iltseng@acm.org
FU National Science Council of Taiwan [NSC-98-2221-E-155-053,
   NSC-101-2221-E-155-075]
FX This work was supported in part by the National Science Council of
   Taiwan under Grants NSC-98-2221-E-155-053, and NSC-101-2221-E-155-075.
CR Adler T, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P414, DOI 10.1109/DATE.1998.655890
   [Anonymous], 2007, Using OpenMP: Portable Shared Memory Parallel Programming
   ARAI K., 2005, United States Patent, Patent No. [US 6842886 B2, 6842886]
   Baker R., 2010, CMOS: Circuit Design, Layout, and Simulation., VThird
   Bell PJ, 2007, IEEE T ADV PACKAGING, V30, P148, DOI 10.1109/TADVP.2006.890227
   BENTLEY JL, 1979, IEEE T COMPUT, V28, P643, DOI 10.1109/TC.1979.1675432
   Blaschke V, 2006, IEEE CUST INTEGR CIR, P717, DOI 10.1109/CICC.2006.320897
   Castro-López R, 2008, IEEE T COMPUT AID D, V27, P1179, DOI 10.1109/TCAD.2008.923417
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Feng W. S., 1993, Proceedings TENCON '93. 1993 IEEE Region 10 Conference on `Computer, Communication, Control and Power Engineering' (Cat. No.93CH3286-2), P750, DOI 10.1109/TENCON.1993.320078
   Fortune S., 1986, P 2 ANN S COMP GEOM, P313, DOI DOI 10.1145/10515.10549
   GOURLEY KD, 1983, IEEE COMPUT GRAPH, V3, P31, DOI 10.1109/MCG.1983.262975
   Hamachi G. T., 1984, ACM IEEE 21st Design Automation Conference Proceedings 84 (cat. no. 84CH2049-5), P173, DOI 10.1109/DAC.1984.1585792
   Kumar S, 2003, 2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, P233
   Li Q, 2000, GLSVLSI 00, P183, DOI [10.1145/330855.331038, DOI 10.1145/330855.331038]
   MARPLE D, 1990, IEEE T COMPUT AID D, V9, P66, DOI 10.1109/43.45858
   McKenney M., 2009, Proceedings of the 17th ACM SIGSPATIAL International Conference on Advances in Geographic Information Systems GIS, V09, P392, DOI [10.1145/1653771.1653827, DOI 10.1145/1653771.1653827]
   Mohan SS, 1999, IEEE J SOLID-ST CIRC, V34, P1419, DOI 10.1109/4.792620
   NAHAR S, 1988, IEEE T COMPUT AID D, V7, P473, DOI 10.1109/43.3182
   ONODERA H, 1990, IEEE J SOLID-ST CIRC, V25, P466, DOI 10.1109/4.52171
   OTTMANN T, 1985, COMPUT VISION GRAPH, V30, P249, DOI 10.1016/0734-189X(85)90159-8
   Ou HC, 2012, DES AUT CON, P549
   Ousterhout J. K., 1984, ACM IEEE 21st Design Automation Conference Proceedings 84 (cat. no. 84CH2049-5), P152, DOI 10.1109/DAC.1984.1585789
   OUSTERHOUT JK, 1984, IEEE T COMPUT AID D, V3, P87, DOI 10.1109/TCAD.1984.1270061
   Schwarzkopf O.., 2000, Computational Geometry: Algorithms and Applications, V2nd
   Scott W. S., 1985, 22nd ACM/IEEE Design Automation Conference Proceedings 1985 (Cat. No.85CH2142-8), P286, DOI 10.1145/317825.317872
   Scott W. S., 1984, ACM IEEE 21st Design Automation Conference Proceedings 84 (cat. no. 84CH2049-5), P166, DOI 10.1109/DAC.1984.1585791
   Stan MR, 2004, SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P260, DOI 10.1145/1016568.1016637
   Taylor G. S., 1984, ACM IEEE 21st Design Automation Conference Proceedings 84 (cat. no. 84CH2049-5), P160, DOI 10.1109/DAC.1984.1585790
   Tseng I.-L., 2006, P GREAT LAK S VLSI, P366
   Tseng IL, 2010, TENCON IEEE REGION, P1531, DOI 10.1109/TENCON.2010.5686151
   Tseng IL, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367061
   Zhi-Wen Wang, 2013, 2013 2nd International Symposium on Next-Generation Electronics (ISNE 2013), P333, DOI 10.1109/ISNE.2013.6512359
NR 33
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 59
DI 10.1145/2505015
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100015
DA 2024-07-18
ER

PT J
AU Xiang, D
   Li, JB
   Chakrabarty, K
   Lin, XJ
AF Xiang, Dong
   Li, Jianbo
   Chakrabarty, Krishnendu
   Lin, Xijiang
TI Test Compaction for Small-Delay Defects Using an Effective Path
   Selection Scheme
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Algorithms; Broadside scan testing; critical
   testable path; dynamic compaction; selected testable path circuit;
   small-delay defects
ID TEST PATTERN GENERATION; FAULT MODEL; ATPG
AB Testing for small-delay defects (SDDs) requires fault-effect propagation along the longest testable paths. However, identification of the longest testable paths requires high CPU time, and the sensitization of all such paths leads to large pattern counts. Dynamic test compaction for small-delay defects is therefore necessary to reduce test-data volume. We present a new technique for identifying the longest testable paths through each gate in order to accelerate test generation for SDDs. The resulting test patterns sensitize the longest testable paths that pass through each SDD site. An efficient dynamic test compaction method based on structural analysis is presented to reduce the pattern count substantially, while ensuring that all the longest paths for each SDD are sensitized. Simulation results for a set of ISCAS 89 and IWLS 05 benchmark circuits demonstrate the effectiveness of this method.
C1 [Xiang, Dong] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
   [Li, Jianbo] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Lin, Xijiang] Mentor Graph Corp, Wilsonville, OR 97068 USA.
C3 Tsinghua University; Tsinghua University; Duke University; Mentor
   Graphics Inc
RP Xiang, D (corresponding author), Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
EM dxiang@tsinghua.edu.cn; krish@ee.duke.edu; xijiang_lin@mentor.com
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU National Science Foundation of China [61170063, 60910003]; National
   Education Ministry [20111081042]
FX This work is supported in part by the National Science Foundation of
   China under grants 61170063 and 60910003, and the research grant from
   the National Education Ministry under grant 20111081042.
CR Chen Z, 2011, IEEE T COMPUT AID D, V30, P1762, DOI 10.1109/TCAD.2011.2162237
   Chen Z, 2010, IEEE T COMPUT AID D, V29, P966, DOI 10.1109/TCAD.2010.2048359
   Cheng KT, 1996, IEEE T COMPUT AID D, V15, P845, DOI 10.1109/43.511566
   Cheng ZZ, 2009, PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INNOVATION AND MANAGEMENT, VOLS I AND II, P146, DOI 10.1109/VTS.2009.15
   DEVTA-PRASANNA N., 2009, P INT TEST C
   Goel SK, 2010, ASIAN TEST SYMPOSIUM, P307, DOI 10.1109/ATS.2010.59
   Goel SK, 2009, IEEE VLSI TEST SYMP, P111, DOI 10.1109/VTS.2009.28
   Gupta P, 2004, INT TEST CONF P, P1053
   HAMADA S., 2006, P INT TEST C
   KAJIHARA S, 2006, P INT TEST C
   Ke Peng, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P45, DOI 10.1109/VTS.2010.5469619
   LI B., 2007, P INT TEST C
   LIN X., 2006, P 15 AS TEST S
   Lin XJ, 2007, ASIAN TEST SYMPOSIUM, P487, DOI 10.1109/ATS.2007.42
   Lu X, 2005, IEEE T COMPUT AID D, V24, P1924, DOI 10.1109/TCAD.2005.852674
   Mitra S, 2004, IEEE VLSI TEST SYMP, P43, DOI 10.1109/VTEST.2004.1299224
   Orshansky M, 2004, DES AUT CON, P337, DOI 10.1145/996566.996664
   Park E. S., 1988, International Test Conference 1988 Proceedings - New Frontiers in Testing (Cat. No.88CH2610-4), P492, DOI 10.1109/TEST.1988.207761
   Peng K, 2011, IEEE VLSI TEST SYMP, P78, DOI 10.1109/VTS.2011.5783759
   Pomeranz I, 2008, IEEE T VLSI SYST, V16, P98, DOI 10.1109/TVLSI.2007.909796
   Putman R., 2006, P VLSI TEST S
   Qiu WQ, 2004, INT TEST CONF P, P223
   SATO Y., 2004, P IEEE INT TEST C
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   Shao Y, 2003, J ELECTRON TEST, V19, P447, DOI 10.1023/A:1024648227669
   SHARMA M., 2002, P INT TEST C
   Tayade R, 2008, MICROELECTRON J, V39, P1093, DOI 10.1016/j.mejo.2008.01.003
   Tayade R, 2009, J ELECTRON TEST, V25, P213, DOI 10.1007/s10836-009-5105-7
   TURAKHIA H., 2007, P IEEE INT TEST C
   WANG S.- J., 2008, ACM T DES AUTOMAT EL, V13, P1
   Wei-Yu Chen, 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P191, DOI 10.1109/TEST.1999.805630
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Xiang D, 2009, IEEE VLSI TEST SYMP, P251, DOI 10.1109/VTS.2009.14
   Xu Q, 2006, IEEE T COMPUT, V55, P470, DOI 10.1109/TC.2006.56
   Yan HH, 2004, INT TEST CONF P, P242
   Yang K, 2004, ASIA S PACIF DES AUT, P92, DOI 10.1109/ASPDAC.2004.1337546
   Yilmaz M, 2010, IEEE T COMPUT AID D, V29, P760, DOI 10.1109/TCAD.2010.2043591
   Yin BX, 2009, I CONF VLSI DESIGN, P221, DOI 10.1109/VLSI.Design.2009.64
NR 38
TC 26
Z9 26
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 44
DI 10.1145/2491477.2491488
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700011
DA 2024-07-18
ER

PT J
AU Kurimoto, M
   Matsushima, J
   Ohbayashi, S
   Fukui, Y
   Komoda, M
   Tsuda, N
AF Kurimoto, Masanori
   Matsushima, Jun
   Ohbayashi, Shigeki
   Fukui, Yoshiaki
   Komoda, Michio
   Tsuda, Nobuhiro
TI A Yield and Reliability Improvement Methodology Based on Logic Redundant
   Repair with a Repairable Scan Flip-Flop Designed by Push Rule
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Measurement; Performance; Economics; Experimentation; Logic
   redundancy; yield; scan-FF; push rule; scan chain ordering; OPC;
   critical area analysis
AB We propose a yield improvement methodology which repairs a faulty chip due to logic defect by using a repairable scan flip-flop (R-SFF). Our methodology improves area penalty, which is a large issue for logic repair technology in actual products, by using repair grouping and a redundant cell insertion algorithm and by pushing the design rule for the repairable area of R-SFF. Additionally, compared with the conventional method, we reduce the number of wire connections around redundant cells by improving the replacement method of the faulty cell by the redundant cell. The proposed methodology reduces the total area penalty caused by the logic redundant repair to 3.6% and improves the yield, that is the number of good chips on a wafer, by 4.7% when the defect density is 1.0[1/cm(boolean AND)2]. Furthermore, we propose the strategy to repair the in-field failures due to latent defect for the chip whose repair function had not been used in the shipment test.
C1 [Kurimoto, Masanori; Matsushima, Jun; Ohbayashi, Shigeki; Fukui, Yoshiaki; Komoda, Michio; Tsuda, Nobuhiro] Renesas Elect Corp, Tokyo, Japan.
C3 Renesas Electronics Corporation
RP Kurimoto, M (corresponding author), Renesas Elect Corp, Tokyo, Japan.
EM masanori.kurimoto.kx@renesas.com
CR Aikawa H., 2008, 2008 Symposium on VLSI Technology, P90, DOI 10.1109/VLSIT.2008.4588574
   Alsaiari U, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P798, DOI 10.1109/ISQED.2008.143
   Alsaiari U, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P703
   Beausang J, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P751, DOI 10.1109/TEST.1996.557134
   Chang CM, 2008, DES AUT CON, P714
   DeHon A, 2005, IEEE DES TEST COMPUT, V22, P306, DOI 10.1109/MDT.2005.94
   Gupta P, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P857, DOI 10.1109/ASPDAC.2003.1195137
   Kim I, 1998, INT TEST CONF P, P1112, DOI 10.1109/TEST.1998.743312
   Konoura H, 2010, INT SYM QUAL ELECT, P646, DOI 10.1109/ISQED.2010.5450508
   Kothe R., 2006, DESIGN DIAGNOSTICS E, P208
   Mitra S, 2004, IEEE DES TEST COMPUT, V21, P228, DOI 10.1109/MDT.2004.18
   Nakura T., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P402, DOI 10.1109/ISSCC.2007.373464
   Ohba A., 1990, 1990 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. N.90CH2885-2), P41, DOI 10.1109/VLSIC.1990.111085
   Venkataraman S, 2000, INT TEST CONF P, P253, DOI 10.1109/TEST.2000.894213
   Zhou C, 2002, ASMC PROC, P82, DOI 10.1109/ASMC.2002.1001579
NR 15
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 17
DI 10.1145/2159542.2159549
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000007
DA 2024-07-18
ER

PT J
AU Abouzeid, F
   Clerc, S
   Firmin, F
   Renaudin, M
   Sas, T
   Sicard, G
AF Abouzeid, Fady
   Clerc, Sylvain
   Firmin, Fabian
   Renaudin, Marc
   Sas, Tiempo
   Sicard, Gilles
TI 40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power
   Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Reliability;
   Verification; Bose Choudhury Hocquenghem; CMOS; circuit; design; energy;
   library; logic; low power; methodology; subthreshold; ultra low voltage
ID SUBTHRESHOLD LOGIC; ENERGY
AB Ultra-low voltage is now a well-known solution for energy constrained applications designed using nanometric process technologies. This work is focused on setting up an automated methodology to enable the design of ultra-low voltage digital circuits exclusively using standard EDA tools. To achieve this goal, a 0.35V energy-delay optimized library was developed. This library, fully compliant with standard library design flow and characterization, was verified through the design and fabrication of a BCH decoder circuit, following a standard front-end to back-end flow. At 0.33V, it performs at 600 kHz with a dynamic energy consumption reduced by a factor 14x from nominal 1.1V. Based on this design, experiments, and preliminary silicon results, two additional libraries were developed in order to enhance future ultra-low voltage circuit performance.
C1 [Abouzeid, Fady; Clerc, Sylvain; Firmin, Fabian] STMicroelectronics, F-38920 Crolles, France.
C3 STMicroelectronics
RP Abouzeid, F (corresponding author), STMicroelectronics, 850 Rue Jean Monnet, F-38920 Crolles, France.
EM fady.abouzeid@st.com
RI Abouzeid, Fady/GLU-6519-2022
OI Abouzeid, Fady/0000-0001-8711-0664
CR ABOUZEID F, 2008, P ED FAIBL TENS FAIB
   Bol D., 2008, P IEEE COMP SOC ANN, P179
   Bol D, 2008, PR IEEE COMP DESIGN, P294, DOI 10.1109/ICCD.2008.4751876
   Calhoun BH, 2005, IEEE J SOLID-ST CIRC, V40, P1778, DOI 10.1109/JSSC.2005.852162
   CALHOUN BH, 2004, P INT S LOW POW EL D
   Chang IJ, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P14, DOI 10.1109/LPE.2006.4271800
   Chavan A, 2008, AEROSP CONF PROC, P2354
   Darnell M., 1985, IEE P F COMMUNICATIO, V132, P68, DOI [DOI 10.1049/IP-F-1:19850011, 10.1049/ip-f-1:19850011]
   GRANIELLO B, 2005, P INT EL
   Hanson S, 2007, DES AUT CON, P700, DOI 10.1109/DAC.2007.375254
   Hanson S, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P338, DOI 10.1109/LPE.2006.4271861
   Keane J, 2006, DES AUT CON, P425, DOI 10.1109/DAC.2006.229226
   MASGONTY JM, 2001, P WORKSH POW TIM MOD
   Nanua M, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P639
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Soeleman H, 2001, IEEE T VLSI SYST, V9, P90, DOI 10.1109/92.920822
   SYLVESTER D, 2006, P IEEE AUST C INT SY
   Verma N, 2008, IEEE T ELECTRON DEV, V55, P163, DOI 10.1109/TED.2007.911352
   Wang A, 2005, IEEE J SOLID-ST CIRC, V40, P310, DOI 10.1109/JSSC.2004.837945
NR 19
TC 3
Z9 3
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 35
DI 10.1145/1970353.1970369
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700015
DA 2024-07-18
ER

PT J
AU Liao, XF
   Srikanthan, T
AF Liao, Xiongfei
   Srikanthan, Thambipillai
TI Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on
   Multicore Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation; Measurement; Performance;
   Simulation; parallelization; parallelization of SystemC engine;
   cycle-level microarchitectural simulation; multi-/many-core systems;
   UNISIM
AB UNISIM has been shown to ease the development of simulators for multi-/many-core systems. However, UNISIM cycle-level simulations of large-scale multiprocessor systems could be very time consuming. In this article, we propose a systematic framework for accelerating UNISIM cycle-level simulations on multicore platforms. The proposed framework relies on exploiting the fine-grained parallelism within the simulated cycles using POSIX threads. A multithreaded simulation engine has been devised from the single-threaded UNISIM SystemC engine to facilitate the exploitation of inherent parallelism. An adaptive technique that manages the overall computation workload by adjusting the number of threads employed at any given time is proposed. In addition, we have introduced a technique to balance the workloads of multithreaded executions. This load balancing involves the distributions of SystemC objects among threads. A graph-partitioning-based technique has been introduced to automate such distributions. Finally, two strategies are proposed for realizing nonautomated and fully automated adaptive multithreaded simulations, respectively. Our investigations show that notable acceleration can be achieved by deploying the proposed framework. In particular, we show that simulations on an 8-core multicore platform can provide for close to 6X speedups when simulating many-core systems with large number of cores.
C1 [Liao, Xiongfei; Srikanthan, Thambipillai] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 637553, Singapore.
C3 Nanyang Technological University
RP Liao, XF (corresponding author), Nanyang Technol Univ, Ctr High Performance Embedded Syst, 50 Nanyang Dr, Singapore 637553, Singapore.
EM liao0016@ntu.edu.sg
OI Srikanthan, Thambipillai/0000-0003-3664-4345
CR [Anonymous], P 31 ANN INT S COMP
   AUGUST D, 2007, COMPUTER ARCHITECTUR, V6, P45, DOI DOI 10.1109/L-CA.2007.12
   *CELLSIM, 2009, CELLSIM SIM
   Chidester M., 2002, ACM Transactions on Modeling and Computer Simulation, V12, P176, DOI 10.1145/643114.643116
   COMBES P, 2008, P INT S PAR DISTR AP
   DONALD J, 2006, COMPUTER ARCHITECTUR, V5, P14
   EZUDHEEN P, 2009, P WORKSH PRINC ADV D
   Falsafi B., 1997, ACM Transactions on Modeling and Computer Simulation, V7, P104, DOI 10.1145/244804.244808
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Huang K., 2008, P INT S IND EMB SYST
   KAOUANE L, 2008, P INT C COMP SCI ITS
   Karypis G, 1998, SIAM J SCI COMPUT, V20, P359, DOI 10.1137/S1064827595287997
   LIAO X, 2009, T HIGH PERFORM EMBED, V4
   LOW Y, 1999, SURVEY LANGUAGES RUN
   NAGUIB YN, 2007, P C DES AUT TEST EUR
   Nanjundappa M., 2010, P AS S PAC DES AUT C
   *OSCI, 2009, OSCI STAND REF IMPL
   PATEL H, 2005, IEEE T COMPUT AID DE, V24
   PENRY D, 2006, P INT S HIGH PERF CO
   PEREZ DG, 2004, P C DES AUG TEST EUR
   *PI, 2009, CALC PHI US MPI
   SAVOIU N, 2002, P C DES AUT TEST EUR
   SMITH J, 1987, P 24 ACM IEEE DES AU
   SOULE L, 1988, P 25 ACM IEEE DES AU
   Tota SV, 2009, IEEE T VLSI SYST, V17, P384, DOI 10.1109/TVLSI.2008.2011239
   TRAMS M, 2004, 1 MATURE REVISION SY
   TSAI JJ, 1993, P 25 C WINT SIM WSC
   *UNISIM, 2009, UNITED SIMULATION EN
   Vangal S., 2007, P IEEE INT C SOL STA
NR 29
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 26
DI 10.1145/1970353.1970359
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700006
DA 2024-07-18
ER

PT J
AU Dhiman, G
   Marchetti, G
   Rosing, T
AF Dhiman, Gaurav
   Marchetti, Giacomo
   Rosing, Tajana
TI vGreen: A System for Energy-Efficient Management of Virtual Machines
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Virtualization; migration; energy;
   workload characterization
AB In this article, we present vGreen, a multitiered software system for energy-efficient virtual machine management in a clustered virtualized environment. The system leverages the use of novel hierarchical metrics that work across the different abstractions in a virtualized environment to capture power and performance characteristics of both the virtual and physical machines. These characteristics are then used to implement policies for scheduling and power management of virtual machines across the cluster. We show through real implementation of the system on a state-of-the-art testbed of server machines that vGreen improves both average performance and system-level energy savings by close to 40% across benchmarks with varying characteristics.
C1 [Dhiman, Gaurav; Marchetti, Giacomo; Rosing, Tajana] Univ Calif San Diego, Dept Comp Sci, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego
RP Dhiman, G (corresponding author), Univ Calif San Diego, Dept Comp Sci, San Diego, CA 92103 USA.
EM gdhiman@cs.ucsd.edu
FU Oracle Corp.; UC MICRO; Center for Networked Systems (CNS) at UCSD;
   MARCO/DARPA Gigascale Systems Research Center; NSF Greenlight
FX This work has been funded in part by Oracle Corp., UC MICRO, Center for
   Networked Systems (CNS) at UCSD, MARCO/DARPA Gigascale Systems Research
   Center and NSF Greenlight Authors' address: G. Dhiman (corresponding
   author), G. Marchetti, T. Rosing, Department of Computer Science,
   University of California, San Diego, CA; email: gdhiman@cs.ucsd.edu.
CR Abdelsalam HS, 2009, 2009 COMPUTATION WORLD: FUTURE COMPUTING, SERVICE COMPUTATION, COGNITIVE, ADAPTIVE, CONTENT, PATTERNS, P416, DOI 10.1109/ComputationWorld.2009.38
   [Anonymous], AM EL COMP CLOUD AM
   [Anonymous], P 21 ACM SIGOPS S OP
   [Anonymous], P 4 INT WORKSH FEEDB
   [Anonymous], P ANN C USENIX ANN T
   [Anonymous], SIGOPS OPER SYST REV
   [Anonymous], P CLOUD COMP ITS APP
   AYOUB R, 2010, P IEEE DES AUT TEST
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Bobroff N, 2007, 2007 10TH IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM 2009), VOLS 1 AND 2, P119, DOI 10.1109/INM.2007.374776
   CHASE J.S., 2001, P 19 ACM S OPERATING, P103
   Clark C, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND SYMPOSIUM ON NETWORKED SYSTEMS DESIGN & IMPLEMENTATION (NSDI '05), P273
   DHIMAN G., 2009, P INT S LOW POW EL D
   DHIMAN G, 2008, P WORKSH POW AW COMP
   Dhiman G, 2010, DES AUT CON, P807
   Dhiman G, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P207
   Fan XB, 2007, CONF PROC INT SYMP C, P13, DOI 10.1145/1273440.1250665
   Ge R., 2007, PROC INT C PARALLEL, P18
   Haletky E.L., 2008, VMWARE ESX SERVER EN
   Hermenier F., 2009, P 2009 ACM SIGPLAN S
   *IPMI, 2004, INT PLATF MAN INT V2
   Isci C, 2006, INT SYMP MICROARCH, P359
   Kansal A., 2010, 1 ACM S CLOUD COMP, P39
   Knauerhase R, 2008, IEEE MICRO, V28, P54, DOI 10.1109/MM.2008.48
   Koller Ricardo., 2010, Proceedings of the 7th international conference on Autonomic computing, P31
   Liu L., 2009, P 6 INT C AUTONOMIC, P29, DOI DOI 10.1145/1555312.1555319
   MCNETT M, 2007, P 21 C LARG INST SYS, P1
   MEISNER D, 2009, P 14 INT C ARCH SUPP
   Merkel A, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P153
   Nathuji R, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P237
   Pakbaznia E, 2009, I SYMPOS LOW POWER E, P145
   Raghavendra R, 2008, ACM SIGPLAN NOTICES, V43, P48, DOI 10.1145/1353536.1346289
   Ranganathan P, 2006, CONF PROC INT SYMP C, P66, DOI 10.1145/1150019.1136492
   Snavely A, 2000, ACM SIGPLAN NOTICES, V35, P234, DOI 10.1145/384264.379244
   Stoess J, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 2007 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   Verma A, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P175
   *VMWAR, 2009, VMWAR DISTR RES SCHE
   Wang LZ, 2009, IEEE SYST J, V3, P477, DOI 10.1109/JSYST.2009.2028589
   WANG R, 2009, P 1 WORKSH AUT CTR D, P7
   Wood T., 2007, P 4 USENIX S NETW SY, P229, DOI DOI 10.1109/ICAC.2006.1662416
NR 40
TC 28
Z9 36
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 6
DI 10.1145/1870109.1870115
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600006
DA 2024-07-18
ER

PT J
AU Jayakumar, N
   Khatri, SP
AF Jayakumar, Nikhil
   Khatri, Sunil P.
TI A Simultaneous Input Vector Control and Circuit Modification Technique
   to Reduce Leakage with Zero Delay Penalty
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Low power; leakage; input vector
   control; ASIC; subthreshold leakage
AB Leakage power currently comprises a large fraction of the total power consumption of an IC. Techniques to minimize leakage have been researched widely. However, most approaches to reducing leakage have an associated performance penalty. In this article, we present an approach which minimizes leakage by simultaneously modifying the circuit while deriving the input vector that minimizes leakage. In our approach, we selectively modify a gate so that its output (in sleep mode) is in a state which helps minimize the leakage of other gates in its transitive fanout. Gate replacement is performed in a slack-aware manner, to minimize the resulting delay penalty. One of the major advantages of our technique is that we achieve a significant reduction in leakage without increasing the delay of the circuit.
C1 [Jayakumar, Nikhil] Juniper Networks, Sunnyvale, CA 94089 USA.
   [Khatri, Sunil P.] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77840 USA.
C3 Juniper Networks; Texas A&M University System; Texas A&M University
   College Station
RP Jayakumar, N (corresponding author), Juniper Networks, 1194 N Mathilda Ave, Sunnyvale, CA 94089 USA.
EM sunilkhatri@tamu.edu
CR [Anonymous], M520 UCBERL
   Kumagai K., 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215), P44, DOI 10.1109/VLSIC.1998.687998
   Kuroda T, 1996, IEEE J SOLID-ST CIRC, V31, P1770, DOI 10.1109/JSSC.1996.542322
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   Rabaey JanM., 1996, DIGITAL INTEGRATED C
   Rao RM, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P689
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Wang Q, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P490, DOI 10.1109/ICCAD.1998.742957
   Yuan L, 2005, DES AUT CON, P47, DOI 10.1109/DAC.2005.193771
NR 9
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 9
DI 10.1145/1870109.1870118
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600009
DA 2024-07-18
ER

PT J
AU Sham, CW
   Young, EFY
   Lu, JW
AF Sham, Chiu-Wing
   Young, Evangeline F. Y.
   Lu, Jingwei
TI Congestion Prediction in Early Stages of Physical Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Estimation; placement; floorplanning
AB Routability optimization has become a major concern in physical design of VLSI circuits. Due to the recent advances in VLSI technology, interconnect has become a dominant factor of the overall performance of a circuit. In order to optimize interconnect cost, we need a good congestion estimation method to predict routability in the early designing stages. Many congestion models have been proposed but there's still a lot of room for improvement. Besides, routers will perform rip-up and reroute operations to prevent overflow, but most models do not consider this case. The outcome is that the existing models will usually underestimate the routability. In this paper, we have a comprehensive study on our proposed congestion models. Results show that the estimation results of our approaches are always more accurate than the previous congestion models.
C1 [Sham, Chiu-Wing; Lu, Jingwei] Hong Kong Polytech Univ, Hong Kong, Hong Kong, Peoples R China.
   [Young, Evangeline F. Y.] Chinese Univ Hong Kong, Hong Kong, Hong Kong, Peoples R China.
C3 Hong Kong Polytechnic University; Chinese University of Hong Kong
RP Sham, CW (corresponding author), Hong Kong Polytech Univ, Hong Kong, Hong Kong, Peoples R China.
EM cwsham@alumni.cuhk.net
RI Sham, Chiu-Wing/C-3819-2014
OI Sham, Chiu-Wing/0000-0001-7007-6746
FU Council of the Hong Kong Special Administrative Region, China [PolyU
   5262/07E]
FX The work described in this article was partially supported by the
   Competitive Earmarked Research Grant from the Research Grants Council of
   the Hong Kong Special Administrative Region, China (Project No. PolyU
   5262/07E).
CR Caldwell AE, 2000, DES AUT CON, P477
   CHANG CC, 2000, P SRC TECHN C
   CHEN HM, 1999, P IEEE INT C COMP AI, P354
   Kahng A.B., 2003, PROC ACM INT WORKSHO, P61
   KASTNER R, 2002, IEEE T COMPUT AID DE
   Kusnadi, 1999, Proceedings. 1999 International Symposium on Physical Design, P186, DOI 10.1145/299996.300069
   LAI STW, 2003, P DES AUT TEST EUR C
   Lou J., 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P112, DOI 10.1145/369691.369749
   Ma YC, 2003, DES AUT CON, P806, DOI 10.1109/DAC.2003.1219129
   Moffitt M.D., 2008, P 13 ASIA S PACIFIC, P226
   Pan M., 2006, ICCAD '06, P464
   Saeedi M., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P72, DOI 10.1145/1123008.1123023
   SHAM C, 2005, P INT WORKSH SYST LE, P91
   Sham CW, 2005, ASIA S PACIF DES AUT, P1107
   Taghavi T, 2007, PROCEEDINGS OF SLIP '07: 2007 INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P15, DOI 10.1145/1231956.1231961
   Wang M., 2000, P ASP ACM IEEE DES A, P185
   Wang MG, 2000, IEEE T COMPUT AID D, V19, P1140, DOI 10.1109/43.875296
   Westra J., 2004, Proc. Int. Symp. on Physical Design, P204, DOI DOI 10.1145/981066.981110
   XIAO L, 2008, INT SOC PHYS DESIGN
   Yang XJ, 2002, IEEE T COMPUT AID D, V21, P72, DOI 10.1109/43.974139
NR 20
TC 11
Z9 13
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 12
DI 10.1145/1455229.1455241
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900012
DA 2024-07-18
ER

PT J
AU Garg, S
   Marculescu, D
AF Garg, Siddharth
   Marculescu, Diana
TI System-Level Throughput Analysis for Process Variation Aware Multiple
   Voltage-Frequency Island Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB The increasing variability in manufacturing process parameters is expected to lead to significant performance degradation in deep submicron technologies. Multiple Voltage-Frequency Island (VFI) design styles with fine-grained, process-variation aware clocking have recently been shown to possess increased immunity to manufacturing process variations. In this article, we propose a theoretical framework that allows designers to quantify the performance improvement that is to be expected if they were to migrate from a fully synchronous design to the proposed multiple VFI design style. Specifically, we provide techniques to efficiently and accurately estimate the probability distribution of the execution rate (or throughput) of both single and multiple VFI systems under the influence of manufacturing process variations. Finally, using an MPEG-2 encoder benchmark, we demonstrate how the proposed analysis framework can be used by designers to make architectural decisions such as the granularity of VFI domain partitioning based on the throughput constraints their systems are required to satisfy.
C1 [Garg, Siddharth; Marculescu, Diana] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Garg, S (corresponding author), Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
EM sgarg1@andrew.cmu.edu
RI Marculescu, Diana/Q-4925-2019
OI Marculescu, Diana/0000-0002-5734-4221
FU Semiconductor Research Corporation [2005-HU-1314]
FX This research was supported in part by Semiconductor Research
   Corporation contract number 2005-HU-1314.
CR Belete D, 2002, INT TEST CONF P, P1111, DOI 10.1109/TEST.2002.1041868
   BOWMAN K, 2002, IEEE J SOLID-ST CIRC, V37, P2
   Carloni LP, 2000, DES AUT CON, P361, DOI 10.1145/337292.337441
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   CHAPIRO DM, 1984, THESIS STANFORD U
   Chelcea T, 2001, DES AUT CON, P21, DOI 10.1109/DAC.2001.935470
   Datta A, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P358, DOI 10.1109/ISQED.2005.12
   DEVECIANA G, 1998, P IEEE ACM DES AUT C
   Devgan A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P607
   Ernst D., 2003, PROC INT S MICROARCH, P7
   FRIEDBERG P, 2006, SPIE, V6155
   Hemani A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P873, DOI 10.1109/DAC.1999.782202
   HU XS, 2001, IEEE T TVLSI
   Hung W.-L., 2006, Proceedings of ICCAD'06, P303, DOI DOI 10.1109/ICCAD.2006.320050
   KARP RM, 1978, DISCRETE MATH, V23, P309, DOI 10.1016/0012-365X(78)90011-0
   Kulkarni S., 2006, INT C COMPUTER AIDED, P39
   Lackey DE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P195, DOI 10.1109/ICCAD.2002.1167534
   Liang X, 2007, INT SYMP MICROARCH, P15, DOI 10.1109/MICRO.2007.40
   Marculescu D, 2005, DES AUT CON, P11
   MARCULESCU D, 2002, P 29 INT S COMP ARCH, V30, P158
   Marculescu Diana., 2006, ICCAD 06, P541
   Mathur A., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P408, DOI 10.1145/293625.293631
   NASSIF SR, 2000, P IEEE INT S QUAL EL
   Niyogi K, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P381, DOI 10.1109/LPE.2005.195551
   Niyogi K, 2005, ASIA S PACIF DES AUT, P292, DOI 10.1145/1120725.1120852
   SEMERARO G, 2002, P 35 ANN ACM IEEE IN
   STANLEYMARBELL P, 2007, P INT C HIGH PERF EM
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Teodorescu R, 2007, INT SYMP MICROARCH, P27, DOI 10.1109/MICRO.2007.43
   Tiwari A, 2007, CONF PROC INT SYMP C, P323, DOI 10.1145/1273440.1250703
   Tschanz J.W., 2002, IEEE J SOLID-ST CIRC, V37, P11
   Wang F, 2008, ASIA S PACIF DES AUT, P227
   Wang Y, 2007, PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM-JOINTLY WITH THE 21ST EUROPEAN FREQUENCY AND TIME FORUM, VOLS 1-4, P595
   Zhan YP, 2005, DES AUT CON, P77
NR 34
TC 15
Z9 20
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 59
DI 10.1145/1391962.1391967
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ahn, YJ
   Han, KS
   Lee, GH
   Song, HJ
   Yoo, JH
   Choi, KY
   Feng, XG
AF Ahn, Yongjin
   Han, Keesung
   Lee, Ganghee
   Song, Hyunjik
   Yoo, Junhee
   Choi, Kiyoung
   Feng, Xingguang
TI SoCDAL: System-on-chip design accelerator
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithm; design; performance
ID ARCHITECTURES; ALGORITHM
AB Time-to-market pressure and the ever-growing design complexity of multiprocessor system-on-chips have demanded an efficient design environment that enables fast exploration of large design space. In this article, we introduce a new design environment, called SoCDAL, for accelerating multiprocessor system-on-chip design through fast design-space exploration targeting real-time multimedia systems. SoCDAL is a set of mostly automated tools covering system specification,, hardware/software estimation, application-to-architecture mapping, simulation model generation, and system verification through simulation. For system specification, the process network model has been widely used for system specification because of its modeling capability. However, it is hard to use for real-time systems design, since its behavior cannot be estimated statically. We introduce a new approach which enables analyzing a process network model statically with some restrictions. For the hardware/software estimation, we analyze codes statically. Application-to-architecture mapping process implements a novel algorithm to support an arbitrary number of processors, with performance evaluation by static scheduling considering communication behavior. Mapping results are used to generate simulation models automatically at several transaction levels to be pipelined to a commercial tool. We show the effectiveness of our approaches by some experimental results with multimedia applications such as JPEG, H.263, and H.264 encoders, as well as an H.264 decoder.
C1 [Ahn, Yongjin; Han, Keesung; Lee, Ganghee; Song, Hyunjik; Yoo, Junhee; Choi, Kiyoung] Seoul Natl Univ, Dept Elect Engn & Comp Sci Elect Engn, Seoul 151742, South Korea.
   [Feng, Xingguang] Samsung Elect Co, Syst LSI Div, Kiheung 446577, South Korea.
C3 Seoul National University (SNU); Samsung
RP Ahn, YJ (corresponding author), Seoul Natl Univ, Dept Elect Engn & Comp Sci Elect Engn, Seoul 151742, South Korea.
EM fayjin@poppy.snu.ac.kr; kshan@poppy.snu.ac.kr; berean97@poppy.snu.ac.kr;
   pupasong@poppy.snu.ac.kr; ihavnoid@poppy.snu.ac.kr; kchoi@snu.ac.kr;
   fengxingguang@hotmail.com
CR [Anonymous], 1974, PROC IFIP C 74
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Basten T, 2001, CONCUR SYST ENGN SER, V59, P1
   *CDFG, 1998, CONTR DAT FLOW GRAPH
   CHIODO M, 1994, IEEE MICRO, V14, P26, DOI 10.1109/40.296155
   *CONVERGENSC, 2004, CONVERGENSC INC DES
   Davies TF, 2001, THYROID, V11, P1, DOI 10.1089/10507250150500595
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   DWIVEDI BK, 2003, SYNTHESIS APPL SPECI
   Engels DW, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P275, DOI 10.1109/SBCCI.2000.876042
   Ernst R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P598, DOI 10.1109/ICCAD.1997.643600
   Girault A, 1999, IEEE T COMPUT AID D, V18, P742, DOI 10.1109/43.766725
   *GLPK, 1996, GNU LIN PROGR
   Gupta S., 2003, P 16 INT C VLSI DES
   Ha SH, 1997, IEEE T COMPUT, V46, P768, DOI 10.1109/12.599897
   HAMANN A, 2004, WIP P EUR C REAL TIM, P17
   Han KH, 2004, IEEE T EVOLUT COMPUT, V8, P156, DOI 10.1109/TEVC.2004.823467
   Han KH, 2002, IEEE T EVOLUT COMPUT, V6, P580, DOI 10.1109/TEVC.2002.804320
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Hou JW, 1996, FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, P70, DOI 10.1109/HCS.1996.492228
   Jantsch A, 2005, IEE P-COMPUT DIG T, V152, P114, DOI 10.1049/ip-cdt:20045098
   Jeon J, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P662, DOI 10.1109/ASPDAC.2001.913385
   KIM S, 2003, IEEE T VERY LARGE SC, V13, P539
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Knudsen PV, 1998, HARDW SOFTW CODES, P55, DOI 10.1109/HSC.1998.666238
   LAHIRI K, 1999, P INT C COMP AID DES, P566
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LI YTS, 1995, P IEEE ACM INT C COM, P380
   Lieverse P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P31, DOI 10.1109/ICCAD.2001.968594
   LIU X, 2002, P C SOFTW EN CONTR I
   *MAXSIM, 1998, ARM REALVIEW MAXSIM
   MICHELI G, 1997, P IEEE
   Oh H, 1999, HARDW SOFTW CODES, P183, DOI 10.1109/HSC.1999.777429
   PANKERT M, 1994, INT CONF ACOUST SPEE, P449
   Pasricha S, 2005, IEEE INT CONF ASAP, P79
   PASRICHA S, 2002, SYN US GROUP C BANG
   Pasricha S, 2006, ASIA S PACIF DES AUT, P30, DOI 10.1109/ASPDAC.2006.1594641
   Patel H.D., 2004, SYSTEMC KERNEL EXTEN
   *PEAC, 2006, PEACE COD ENV
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   Pimentel AD, 2001, COMPUTER, V34, P57, DOI 10.1109/2.963445
   PRAKASH S, 1992, J PARALLEL DISTR COM, V16, P338, DOI 10.1016/0743-7315(92)90017-H
   PRINTZ H, 1991, CMUCS91101 CARN MELL
   Sgroi M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P805, DOI 10.1109/DAC.1999.782140
   Shor Peter W., 1998, Documenta Mathematica, V1, P467
   *SUIF1, 1996, SUIF 1 X COMP SYST
   SYNTHESIS CC, 2005, C BASED DESIGN
   *TEAK, 2003, CEVA DSP COR
   Vanmeerbeeck G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P30, DOI 10.1109/HSC.2001.924646
   YEN TY, 1996, THESIS DEP PRINCETON
   Yoo JH, 2006, ASIA S PACIF DES AUT, P905
NR 51
TC 11
Z9 13
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 17
DI 10.1145/1297666.1297683
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500016
DA 2024-07-18
ER

PT J
AU Yan, JT
AF Yan, Jin-Tai
TI Timing-driven octilinear steiner tree construction based on
   steiner-point reassignment and path reconstruction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; verification
AB It is well known that the problem of constructing a timing-driven rectilinear Steiner tree for any signal net is important in performance- driven designs and has been extensively studied. Until now, many efficient approaches have been proposed for the construction of a timing- driven rectilinear Steiner tree. As technology process advances,+ 45 degrees and- 45 degrees diagonal segments can be permitted in an octilinear routing model. To our knowledge, no approach is proposed to construct a timing- driven octilinear Steiner tree for any signal net. In this paper, given a rectilinear Steiner tree for any signal net, we propose an efficient transformation-based approach to construct a timing- driven octilinear Steiner tree based on the computation of the octilinear distance and the concept of Steiner-point reassignment and path reconstruction in an octilinear routing model. The experimental results show that our proposed transformation-based approach can use reasonable CPU time to construct a TOST, and a 10% - 18% improvement in timing delay and a 5% - 14% improvement in total wire length in the original RSTs are obtained in the construction of TOSTs for the tested signal nets.
C1 Chang Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
RP Yan, JT (corresponding author), Chang Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
RI Yan, Jin-Tai/AAE-9112-2022
OI Yan, Jin-Tai/0000-0002-7614-2545
CR CHANG C, 2002, P 45 IEEE MIDW S CIR, P211
   CHIANG C, 1994, IEEE T COMPUT AID D, V13, P1461, DOI 10.1109/43.331403
   CHIANG C, 2003, P GLSVLSI, P104
   CONG JS, 1992, IEEE T COMPUT AID D, V11, P739, DOI 10.1109/43.137519
   Coulston G. C. S., 2003, P ACM GREAT LAK S VL, P1
   GAREY MR, 1977, SIAM J APPL MATH, V32, P826, DOI 10.1137/0132071
   Hong X., 1993, P 30 INT DESIGN AUTO, P177
   Hou HB, 1999, IEEE T COMPUT AID D, V18, P436, DOI 10.1109/43.752927
   Hu J, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P99, DOI 10.1109/ICCAD.2000.896457
   Kahng AB, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P827, DOI 10.1109/ASPDAC.2003.1195132
   SARRAFZADEH M, 1992, IEEE T COMPUT AID D, V11, P1095, DOI 10.1109/43.159995
   Teig S., 2002, P 2002 INT WORKSHOP, P33
   Yan JT, 2005, IEEE INT SYMP CIRC S, P1370
   Yan JT, 2004, ASIA S PACIF DES AUT, P683
   ZHU Q, 2004, P 2004 AS S PAC DES, P687
NR 15
TC 15
Z9 15
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 26
DI 10.1145/1344418.1344422
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500004
DA 2024-07-18
ER

PT J
AU Roy, S
   Chakrabarti, PP
   Dasgupta, P
AF Roy, Suchismita
   Chakrabarti, P. P.
   Dasgupta, Pallab
TI Event propagation for accurate circuit delay calculation using SAT
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; critical delay; event propagation; SAT
AB A SAT-based modeling for event propagation in gate-level digital circuits, which is used for accurate calculation of critical delay in combinational and sequential circuits, is presented in this article. The accuracy of the critical delay estimation process depends on the accuracy with which the circuit in operation is modeled. A high level of precision in the modeling of the internal events in a circuit for the sake of greater accuracy causes a combinatorial blowup in the size of the problem, resulting in a scalability bottleneck for which most existing techniques effect a trade-off by restricting themselves to less precise models. SAT based techniques have a good track record in efficiency and scalability when the problem sizes become too large for most other methods. This article proposes a SAT-based technique for symbolic event propagation within a circuit which facilitates the estimation of the critical delay of circuits with a greater degree of accuracy, while at the same time scaling efficiently to large circuits. We report very encouraging results on the ISCAS85 and ISCAS89 benchmark circuits using the proposed technique.
C1 Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Roy, S (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM suchismita27@yahoo.com
CR [Anonymous], 2001, MODEL CHECKING
   BELL JL, 1998, P 8 INT WORKSH POW T, P245
   BENKOSKI J, 1990, IEEE T COMPUT AID D, V9, P1073
   CHEN HC, 1993, IEEE T COMPUT AID D, V12, P196, DOI 10.1109/43.205001
   Devadas S., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P549, DOI 10.1109/DAC.1992.227744
   ESILVA LG, 2002, ACM T DES AUTOMAT EL, V7, P137
   Goldberg E, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P142, DOI 10.1109/DATE.2002.998262
   JIN H, 2004, P 16 C COMP AID DES
   KEUTZER K, 1991, IEEE T COMPUT AID D, V10, P427, DOI 10.1109/43.75626
   LAM WKC, 1994, P 31 ACM IEEE DES AU, P100
   LAM WKC, 1993, P 30 ACM IEEE DES AU, P128
   LARRABEE T, 1992, IEEE T COMPUT AID D, V11, P4, DOI 10.1109/43.108614
   MCGEER P, 1989, P 26 DAC, P561
   McGeer P.C., 1993, LOGIC SYNTHESIS OPTI, P167
   MCGEER PC, 1989, THESIS U CALIFORNIA
   MONDAL A, 2006, IN PRESS IEEE T COMP
   Yalcin H., 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P249, DOI 10.1145/264995.264998
NR 17
TC 12
Z9 12
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 36
DI 10.1145/1255456.1255473
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700017
DA 2024-07-18
ER

PT J
AU Vanbroekhoven, P
   Janssens, G
   Bruynooghe, M
   Catthoor, F
AF Vanbroekhoven, Peter
   Janssens, Gerda
   Bruynooghe, Maurice
   Catthoor, Francky
TI A practical dynamic single assignment transformation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; data flow analysis; single assignment; arrays;
   parallelization; reaching definitions
ID VERIFICATION
AB This paper presents a novel method to construct a dynamic single assignment (DSA) form of array intensive, pointer free C programs. A program in DSA form does not perform any destructive update of scalars and array elements; that is, each element is written at most once. As DSA makes the dependencies between variable references explicit, it facilitates complex analyses and optimizations of programs. Existing transformations into DSA perform a complex data flow analysis with exponential analysis time, and they work only for a limited class of input programs. Our method removes irregularities from the data flow by adding copy assignments to the program, so that it can use simple data flow analyses. The presented DSA transformation scales very well with growing program sizes and overcomes a number of important limitations of existing methods. We have implemented the method and it is being used in the context of memory optimization and verification of those optimizations. Experiments show that in practice, the method scales well indeed, and that added copy operations can be removed in case they are unwanted.
C1 Katholieke Univ Leuven, B-3000 Louvain, Belgium.
   Interuniv Microelect Ctr, Louvain, Belgium.
C3 KU Leuven; Interuniversity Microelectronics Centre
RP Vanbroekhoven, P (corresponding author), Katholieke Univ Leuven, B-3000 Louvain, Belgium.
EM peter.vanbroekhoven@cs.kuleuven.be
RI Janssens, Gerda/N-2662-2013; Bruynooghe, Maurice/A-6196-2014
OI Bruynooghe, Maurice/0000-0002-6881-1462
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   ALIAS C, 2003, F2SARE
   BALLANCE RA, 1990, P ACM SIGPLAN C PROG, P257
   Barthou D, 1997, J PARALLEL DISTR COM, V40, P210, DOI 10.1006/jpdc.1996.1261
   Benini L, 2000, ACM T DES AUTOMAT EL, V5, P115, DOI 10.1145/335043.335044
   BU J, 1988, P ICASSP 88, V4, P2028
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   CYTRON R, 1991, ACM T PROGR LANG SYS, V13, P451, DOI 10.1145/115372.115320
   DEGREEF E, 1996, P DAGST SEM LOOP PAR
   Feautrier P., 1988, Conference Proceedings. 1988 International Conference on Supercomputing, P429, DOI 10.1145/55364.55406
   FEAUTRIER P, 1988, RAIRO-RECH OPER, V22, P243
   GENIN D, 1989, SILAGE REFERENCE MAN
   KARP RM, 1967, J ACM, V14, P563, DOI 10.1145/321406.321418
   KIENHUIS B, 2000, MATPARSER ARRAY DATA
   KIENHUIS B, 2000, 8 INT WORKSH HARDW S, P13
   KNOBE K, 1998, S PRINCIPLES PROGRAM, P107
   LI Z, 1992, P 19 INT S COMP ARCH, P313
   OFFNER C, 2003, HPL2003169
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   PUGH W, 1991, P SUPERCOMPUTING
   Quinton P., 1984, 11th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No. 84CH2051-1), P208, DOI 10.1145/800015.808184
   Scholz Sven-Bodo, 1994, P 6 INT WORKSH IMPL
   Shashidhar KC, 2005, LECT NOTES COMPUT SC, V3443, P221, DOI 10.1007/978-3-540-31985-6_15
   Shashidhar KC, 2003, J UNIVERS COMPUT SCI, V9, P248
   Troncon R., 2002, Verification, Model Checking, and Abstract Interpretation. Third International Workshop, VMCAI 2002. Revised Papers (Lecture Notes in Computer Science Vol.2294), P167
   VENBROEKHOVEN P, 2003, LANG COMP TOOLS EMB, P24
   VENBROEKHOVEN P, 2005, P 3 AS S PROGR LANG
NR 27
TC 7
Z9 9
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 40
DI 10.1145/1278349.1278353
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600004
OA Green Accepted, Green Submitted
DA 2024-07-18
ER

PT J
AU Kulkarni, D
   Najjar, WA
   Rinker, R
   Kurdahi, FJ
AF Kulkarni, D
   Najjar, WA
   Rinker, R
   Kurdahi, FJ
TI Compile-time area estimation for LUT-based FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE measurement; performance; reconfigurable computing; resource estimation;
   compiler optimization
AB The Cameron Project has developed a system for compiling codes written in a high-level language called SA-C, to FPGA-based reconfigurable computing systems. In order to exploit the parallelism available on the FPGAs, the SA-C compiler performs a large number of optimizations such as full loop unrolling, loop fusion and strip-mining. However, since the area on an FPGA is limited, the compiler needs to know the effect of compiler optimizations on the FPGA area; this information is typically not available until after the synthesis and place and route stage, which can take hours. In this article, we present a compile-time area estimation technique to guide SA-C compiler optimizations. We demonstrate our technique for a variety of benchmarks written in SA-C. Experimental results show that our technique predicts the area required for a design to within 2.5% of actual for small image processing operators and to within 5.0% for larger benchmarks. The estimation time is in the order of milliseconds, compared with minutes for the synthesis tool.
C1 Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
   Univ Idaho, Dept Comp Sci, Moscow, ID 83844 USA.
   Univ Calif Irvine, Dept Elect & Comp Engn, Irvine, CA 92717 USA.
C3 University of California System; University of California Riverside;
   Idaho; University of Idaho; University of California System; University
   of California Irvine
RP Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
EM kulkarni@cs.ucr.edu; najjar@cs.ucr.edu; rinker@cs.uidaho.edu;
   kurdahi@ece.uci.edu
OI Najjar, Walid/0000-0001-6761-6801; Kurdahi, Fadi/0000-0002-6982-365X
CR *ANN MICR SYST INC, 2000, WILDST REF MAN
   Böhm W, 2002, ANN IEEE SYM FIELD P, P301, DOI 10.1109/FPGA.2002.1106693
   Böhm W, 2002, J SUPERCOMPUT, V21, P117, DOI 10.1023/A:1013623303037
   BOHM W, 2001, P IEEE S FIELD PROGR
   COHEN A, 1992, COMMUN PUR APPL MATH, V45, P485, DOI 10.1002/cpa.3160450502
   DeHon A, 2000, COMPUTER, V33, P41, DOI 10.1109/2.839320
   DRAPER B, 2001, P INT C VIS SYST VAN, P220
   Enzler R., 2000, P 10 INT WORKSH FIEL, P525
   HAMMES J, 2001, P IPDPS 8 REC ARCH W
   HAMMES J, 2001, P LOS AL COMP SCI I
   KANNAN P, 2002, P 39 C DES AUT NEW O
   KULKARNI D, 2002, P IEEE S FIELD PROGR
   Najjar WA, 2003, COMPUTER, V36, P63, DOI 10.1109/MC.2003.1220583
   OHM S, 1995, P INT S SYST SYNTH
   OHM SY, 1994, IEEE IC CAD, P182
   Rinker R, 2001, IEEE T VLSI SYST, V9, P130, DOI 10.1109/92.920828
   SHAYEE K, 2003, P IEEE S FIELD PROGR
   Weiss K., 2000, FPGA'00. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P195, DOI 10.1145/329166.329207
   *XIL INC, 2000, VIRT 2 5V FIELD PROG
   XU M, 1996, IEEE T VLSI SYSTEMS
NR 20
TC 22
Z9 23
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 104
EP 122
DI 10.1145/1124713.1124721
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100007
DA 2024-07-18
ER

PT J
AU Xiang, H
   Tang, XP
   Wong, MDF
AF Xiang, H
   Tang, XP
   Wong, MDF
TI An algorithm for integrated pin assignment and buffer planning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; theory
AB The buffer block methodology has become increasingly popular as more and more buffers are needed in deep-submicron design, and it leads to many challenging problems in physical design. In this article, we present a polynomial-time exact algorithm for integrated pin assignment and buffer planning for all two-pin nets from one macro block (source block) to all other blocks of a given buffer block plan, while minimizing the total cost alpha (.) W + beta (.) R for any positive a and p where W is the total wirelength, and R is the number of buffers. By applying this algorithm iteratively (each time, pick one block as the source block), it provides a polynomial-time algorithm for pin assignment and buffer planning for nets among multiple macro blocks. Experimental results demonstrate its efficiency and effectiveness.
C1 IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
C3 International Business Machines (IBM); University of Illinois System;
   University of Illinois Urbana-Champaign
RP IBM Corp, TJ Watson Res Ctr, 1101 Kitchawan Rd,Rte 134,POB 218, Yorktown Hts, NY 10598 USA.
EM huaxiang@us.ibm.com; xtang@us.ibm.com; mdfwong@uiuc.edu
OI Wong, Martin DF/0000-0001-8274-9688
CR AHUJA RK, 1992, MATH PROGRAM, V53, P243, DOI 10.1007/BF01585705
   [Anonymous], 1993, NETWORK FLOWS THEORY
   Bakoglu H., 1990, CIRCUITS INTERCONNEC
   CONG J, 1999, P INT C COMP AID DES, P358
   Cormen T.H., 1992, INTRO ALGORITHMS
   Dragan FF, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P120, DOI 10.1109/ASPDAC.2001.913291
   Dragan FF, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P104, DOI 10.1109/ICCAD.2000.896458
   OTTEN R, 1998, P INT S PHYS DES APR, P104
   Preas B.T., 1988, PHYS DESIGN AUTOMATI
   SARKAR P, 2000, P INT S PHYS DES ISP
   TANG X, 2000, P ACM INT S PHYS DES, P180
NR 11
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2005
VL 10
IS 3
BP 561
EP 572
DI 10.1145/1080334.1080340
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 960AL
UT WOS:000231562500006
DA 2024-07-18
ER

PT J
AU Xiao, L
   Hsiao, MS
   Chakravarty, S
   Thadikaran, PJ
AF Xiao, L
   Hsiao, MS
   Chakravarty, S
   Thadikaran, PJ
TI Efficient techniques for transition testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE test application time reduction; test chain; test data volume reduction;
   transition faults; yield loss
AB Scan-based transition tests are added to improve the detection of speed failures in sequential circuits. Empirical data suggests that both data volume and application time will increase dramatically for such transition testing. Techniques to address the above problem for a class of transition tests, called enhanced transition tests, are proposed in this article.
   The first technique, which combines the proposed transition test chains with the ATE repeat capability, reduces test data volume by 46.5% when compared with transition tests computed by a commercial transition test ATPG tool. However, the test application time may sometimes increase. To address the test time issue, a new DFT technique, Exchange Scan, is proposed. Exchange scan reduces both data volume and application time by 46.5%. These techniques rely on the use of hold-scan cells and highlight the effectiveness of hold-scan design to address test time and test data volume issues. In addition, we address the problem of yield loss due to incidental overtesting of functionally-untestable transition faults, and we formulate an efficient adjustment to the algorithm to keep the overtest ratio low. Our experimental results show that up to 14.5% reduction in overtest ratio can be achieved, with an average overtest reduction of 4.68%.
C1 Virginia Tech, Blacksburg, VA USA.
   Intel Corp, Santa Clara, CA 95051 USA.
C3 Virginia Polytechnic Institute & State University; Intel Corporation
RP 8215 SW Blvd 1015, Dallas, TX 75206 USA.
EM x-liu@ti.com
CR Chandra A, 2001, IEEE VLSI TEST SYMP, P42, DOI 10.1109/VTS.2001.923416
   Das D, 2000, INT TEST CONF P, P115, DOI 10.1109/TEST.2000.894198
   Dervisoglu B. I., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P365, DOI 10.1109/TEST.1991.519696
   ELDRED RD, 1959, J ACM, V6, P33, DOI 10.1145/320954.320957
   Hamzaoglu I, 1999, DIG PAP INT SYMP FAU, P260, DOI 10.1109/FTCS.1999.781060
   Heragu K, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P32, DOI 10.1109/VTEST.1996.510832
   Hsiao MS, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P949, DOI 10.1109/DATE.2002.998414
   Hsu FF, 2001, INT TEST CONF P, P538, DOI 10.1109/TEST.2001.966672
   KELLER B, 2001, P ITC, P748
   KONEMANN B, 1991, ETC 91, P237
   Lai WC, 2000, INT TEST CONF P, P1080, DOI 10.1109/TEST.2000.894321
   LAI WC, 2000, P VLSI TEST S, P15
   Lee KJ, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P74, DOI 10.1109/ICCAD.1998.742853
   Liu X, 2003, J ELECTRON TEST, V19, P437, DOI 10.1023/A:1024696110831
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   SAVIR J, 1993, P VLSI TEST S, V12, P8
   Smith G. L., 1985, International Test Conference 1985 Proceedings. The Future of Test (Cat. No.85CH2230-1), P342
   Tendolkar N, 2002, IEEE VLSI TEST SYMP, P3, DOI 10.1109/VTS.2002.1011103
   WAICUKAUSKI JA, 1987, IEEE DES TEST COMPUT, V4, P32, DOI 10.1109/MDT.1987.295104
NR 19
TC 7
Z9 7
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 258
EP 278
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800004
DA 2024-07-18
ER

PT J
AU Wu, LM
   Wang, KC
   Chiu, CY
AF Wu, LM
   Wang, KC
   Chiu, CY
TI A BNF-based automatic test program generator for compatible
   microprocessor verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE verification; advanced microprocessor; automatic program generator; BNF;
   compatibility verification; coverage; top-down recursive descent parsing
   method
AB A novel Backus-Naur-form- (BNF-) based method to automatically generate test programs from simple to complex ones for advanced microprocessors is presented in this paper. We use X86 architecture to illustrate our design method. Our method is equally applicable to other processor architectures by redefining BNF production rules. Design issues for an automatic program generator (APG) are first outlined. We have resolved the design issues and implemented the APG by a top-down recursive descent parsing method which was originated from compiler design. Our APG can produce not only random test programs but also a sequence of instructions for a specific module to be tested by specifying a user menu-driven file. In addition, test programs generated by our APG have the features of no infinite loop, not entering illegal states, controllable data dependency, flexible program size, and data cache testable. Our method has been shown to be efficient and feasible for the development of an APG compared with other approaches. We have also developed a coverage tool to integrate with the APG. Experimental evaluation of the generated test programs indicates that our APG, with the guidance of the coverage tool, only needs to generate a small number of test programs to sustain high coverage.
C1 Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Natl Chiao Tung Univ, Dept Comp & Informat Sci, Hsinchu 300, Taiwan.
EM wulm@pds.cis; kwang@cis.nctu.edu.tw; takaku@pds.cis
CR Adir A, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P77, DOI 10.1109/HLDVT.2002.1224432
   ADIR A, 2002, HIGH LEV DES VAL TES, P83
   ADIR A, 2001, HIGH LEV DES VAL TES, P64
   AHARON A, 1991, IBM SYST J, V30, P527, DOI 10.1147/sj.304.0527
   AHARON A, 1995, DES AUT CON, P279, DOI 10.1109/DAC.1995.249960
   ALARIAN SA, 1989, P 1989 INT TEST C AU, P945
   Bin E, 2002, IBM SYST J, V41, P386, DOI 10.1147/sj.413.0386
   BRAHME D, 1984, IEEE T COMPUT, V33, P475, DOI 10.1109/TC.1984.1676471
   CHANDRA A, 1995, IEEE T VLSI SYST, V3, P188, DOI 10.1109/92.386220
   EMEK R, 2002, HIGH LEV DES VAL TES, P145
   Fine S, 2003, DES AUT CON, P286
   FISCHER CN, 1988, CRAFTING COMPILER, P26
   Fournier L, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P434, DOI 10.1109/DATE.1999.761162
   Grinwald R, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P158, DOI 10.1109/DAC.1998.724458
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   HOLUB AI, 1990, COMPILER DESIGN C
   Hu E., 1994, Proceedings. Seventh Annual IEEE International ASIC Conference and Exhibit (Cat. No.94TH0685-8), P236, DOI 10.1109/ASIC.1994.404568
   HWANG K, 1993, ADV COMPUTER ARCHITE, P312
   *INT CORP, 1997, INT ARCH SOFTW DEV M, V3
   *INT CORP, 1997, INT ARCH SOFTW DEV M, V2
   *INT CORP, 1996, PENT PRO FAM DEV MAN, V3
   *INT CORP, 1996, PENT PRO FAM DEV MAN, V2
   JOHNES D, 1991, P IEEE ICC       OCT, P329
   KLUG HP, 1988, P 1988 INT TEST C SE, P73
   Lichtenstein Y., 1994, Proceedings of the Sixth Innovative Applications of Artificial Intelligence Conference, P83
   LIU TT, 1999, SUPER TRACER PROGRAM
   Malik N, 1997, P IEEE RAP SYST PROT, P168, DOI 10.1109/IWRSP.1997.618893
   Miyake J., 1994, Proceedings of the Third Asian Test Symposium (Cat. No.94TH8016), P292, DOI 10.1109/ATS.1994.367216
   MIYAKE J, 1992, P EUR C DES AUT MARC, P350
   OKRAFKA B, 1995, CONFERENCE PROCEEDINGS OF THE 1995 IEEE FOURTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P38, DOI 10.1109/PCCC.1995.472514
   SAVIR J, 1984, IEEE T COMPUT, V33, P467, DOI 10.1109/TC.1984.1676470
   THATTE SM, 1980, IEEE T COMPUT, V29, P429, DOI 10.1109/TC.1980.1675602
   TURUMELLA B, 1995, P IEEE ICC JUN 1995, P472
   WANG KC, 1998, P 1998 INT COMP S, P60
NR 34
TC 8
Z9 14
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2004
VL 9
IS 1
BP 105
EP 132
DI 10.1145/966137.966142
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 768UZ
UT WOS:000188554600005
DA 2024-07-18
ER

PT J
AU Jone, WB
   Wang, JS
   Lu, HI
   Hsu, IP
   Chen, JY
AF Jone, WB
   Wang, JS
   Lu, HI
   Hsu, IP
   Chen, JY
TI Design theory and implementation for low-power segmented bus systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID FLOWS
AB The concept of bus segmentation has been proposed to minimize power consumption by reducing the switched capacitance on each bus [Chen et al. 1999]. This paper details the design theory and implementation issues of segmented bus systems. Based on a graph model and the Gomory-Hu cut-equivalent tree algorithm, a bus can be partitioned into several bus segments separated by pass transistors. Highly communicating devices are placed to adjacent bus segments, so most data communication can be achieved by switching a small portion of the bus segments. Thus, a significant amount of power consumption can be saved. It can be proved that the proposed bus partitioning method achieves an optimal solution. The concept of tree clustering is also proposed to merge bus segments for further power reduction. The design flow, which includes bus tree construction in the register-transfer level and bus segmentation cell placement and routing in the physical level, is discussed for design implementation. The technology has been applied to a mu-controller design, and simulation results by PowerMill show significant improvement in power consumption.
C1 Univ Cincinnati, Dept Elect & Comp Engn & Comp Sci, Cincinnati, OH 45221 USA.
   Natl Chung Cheng Univ, Dept Elect Engn, Chiayi 621, Taiwan.
   Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   Faraday Technol Corp, Hsinchu 300, Taiwan.
   Winbond Elect Corp, Comp Prod Design Dept 3, Hsinchu, Taiwan.
C3 University System of Ohio; University of Cincinnati; National Chung
   Cheng University; Academia Sinica - Taiwan; Winbond Electronics
   Corporation
RP Univ Cincinnati, Dept Elect & Comp Engn & Comp Sci, Rhodes 836B,POB 210030, Cincinnati, OH 45221 USA.
EM wjone@ececs.uc.edu; ieegsw@ccu.edu.tw; hil@iis.sinica.edu.tw;
   iphsu@faraday.com.tw; cychen16@winbond.com.tw
CR BELLAOUAR A, 1995, S LOW POW EL, P52
   CARDARILLI GC, 1996, INT S CIRC SYST MAY, V4, P21
   Caufape S, 1996, EUR CONF DESIG AUTOM, P205, DOI 10.1109/EDTC.1996.494150
   Chandrakasan A., 1995, Low Power Digital CMOS Design
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chen JY, 1999, IEEE T VLSI SYST, V7, P25, DOI 10.1109/92.748197
   *COMP DES AUT INC, 0 6 MUM PASSP PREL D
   *EP DES TECHN INC, POW US MAN
   GOLSHAN R, 1994, INT S CIRC SYST MAY, V4, P351
   GOMORY RE, 1961, J SOC IND APPL MATH, V9, P551, DOI 10.1137/0109047
   HARTVIGSEN D, 1995, OPER RES LETT, V17, P201, DOI 10.1016/0167-6377(95)00018-F
   HIRAKI M, 1995, IEEE J SOLID-ST CIRC, V30, P397, DOI 10.1109/4.375959
   IKEDA M, 1994, EUR DES TEST C 1994, P546
   LIU D, 1994, IEEE J SOLID-ST CIRC, V29, P663, DOI 10.1109/4.293111
   MACKENZIE S, 1992, 8051 MICROCONTROLLER
   Mehra R, 1997, IEEE J SOLID-ST CIRC, V32, P433, DOI 10.1109/4.557644
   NAKAGOME Y, 1993, IEEE J SOLID-ST CIRC, V28, P414, DOI 10.1109/4.210023
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   STAN MR, 1995, PR GR LAK SYMP VLSI, P70, DOI 10.1109/GLSV.1995.516027
   SUNDSTORM R, 1990, BIP CIRC TECHN M SEP, P144
   *SYN INC, HDL COMP VER REF MAN
   *TSMC, 0 6 MUM LOG CMOS PRO
NR 22
TC 24
Z9 27
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2003
VL 8
IS 1
BP 38
EP 54
DI 10.1145/606603.606606
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 645CX
UT WOS:000180959600003
DA 2024-07-18
ER

PT J
AU Lin, WX
   Wu, HJ
   Gao, P
   Luo, WJ
   Cai, ST
   Xiong, XM
AF Lin, Wenxiong
   Wu, Haojie
   Gao, Peng
   Luo, Wenjun
   Cai, Shuting
   Xiong, Xiaoming
TI Sequential Routing-based Time-division Multiplexing Optimization for
   Multi-FPGA Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Multi-FPGA system; time-division multiplexing; sequential routing
AB Multi-field programming gate array (FPGA) systems are widely used in various circuit design-related areas, such as hardware emulation, virtual prototypes, and chiplet design methodologies. However, a physical resource clash between inter-FPGA signals and I/O pins can create a bottleneck in a multi-FPGA system. Specifically, inter-FPGA signals often outnumber I/O pins in a multi-FPGA system. To solve this problem, time-division multiplexing (TDM) is introduced. However, undue time delay caused by TDM may impair the performance of a multi-FPGA system. Therefore, a more efficient TDM solution is needed. In this work, we propose a new routing sequence strategy to improve the efficiency of TDM. Our strategy consists of two parts: a weighted routing algorithm and TDM assignment optimization. The algorithm takes into account the weight of the net to generate a high-quality routing topology. Then, a net-based TDM assignment is performed to obtain a lower TDM ratio for the multi-FPGA system. Experiments on the public dataset of CAD Contest 2019 at ICCAD showed that our routing sequence strategy achieved good results. Especially in those testcases of unbalanced designs, the performance of multi-FPGA systems was improved up to 2.63. Moreover, we outperformed the top two contest finalists as to TDM results in most of the testcases.
C1 [Lin, Wenxiong; Wu, Haojie; Gao, Peng; Luo, Wenjun; Cai, Shuting; Xiong, Xiaoming] Guangdong Univ Technol, Higher Educ Mega Ctr, 100 Waihuan Xi Rd, Guangzhou 510000, Peoples R China.
C3 Guangdong University of Technology
RP Gao, P; Cai, ST (corresponding author), Guangdong Univ Technol, Higher Educ Mega Ctr, 100 Waihuan Xi Rd, Guangzhou 510000, Peoples R China.
EM 2112104203@mail2.gdut.edu.cn; 3120002120@mail2.gdut.edu.cn;
   pengao@gdut.edu.cn; 2112104072@mail2.gdut.edu.cn;
   shutingcai@gdut.edu.cn; xmxiong@gdut.edu.cn
OI Xiong, Xiaoming/0000-0002-2421-7621; Gao, Peng/0000-0002-9954-1856; Lin,
   Wenxiong/0000-0002-9456-9286
CR ALPERT CJ, 1993, 1993 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS : PROCEEDINGS, VOLS 1-4 ( ISCAS 93 ), P1869, DOI 10.1109/ISCAS.1993.394112
   Babb J., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P142, DOI 10.1109/FPGA.1993.279469
   Constantinides GA, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P167, DOI 10.1145/3020078.3030014
   Lin TW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218667
   Ling A, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P3, DOI 10.1145/3020078.3030013
   Liu WK, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643558
   MEHLHORN K, 1988, INFORM PROCESS LETT, V27, P125, DOI 10.1016/0020-0190(88)90066-X
   Su YH, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942051
   Turki M, 2015, DES AUTOM EMBED SYST, V19, P223, DOI 10.1007/s10617-014-9155-4
   Zheng D, 2021, ASIA S PACIF DES AUT, P176, DOI 10.1145/3394885.3431565
   Zou P, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218569
NR 11
TC 0
Z9 0
U1 6
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 104
DI 10.1145/3626322
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600017
DA 2024-07-18
ER

PT J
AU Praveen, P
   Singh, RK
AF Praveen, Pushkar
   Singh, R. K.
TI Design of Enhanced Reversible 9T SRAM Design for the Reduction in
   Sub-threshold Leakage Current with 14nm FinFET Technology
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Schmitt-trigger; Feynman (FG); Fredkin gate (FRG)
ID LOW-POWER; READ; VOLTAGE; CELLS
AB Power dissipation is considered one of the important issues in low power Very-large-scale integration (VLSI) circuit design and is related to the threshold voltage. Generally, the sub-threshold leakage current and the leakage power dissipation are increased by reducing the threshold voltage. The overall performance of the circuit completely depends on this leakage power dissipation because this leakage and power consumption causes the components that are functioning by the battery for a long period to be washed-out rapidly. In this research, the reversible logic gate-based 9T static random access memory (SRAM) is designed in 14nm FinFET technology to reduce leakage power consumption in memory related applications. The Schmitt-trigger (ST)-based 9T SRAM cell is designed to attain high read-write stability and low power consumption using a single bit line structure. The reversible logic gates of Feynman (FG) and Fredkin gate (FRG) are combined to develop a row and column decoder in an SRAM design to diminish the leakage power. Moreover, the transistor stacking effect is applied to the proposed memory design to reduce the leakage power in active mode. The proposed reversible logic and transistor stacking based SRAM design is implemented in Tanner EDA Tool version 16.0. It also performs both read and write operations using the proposed circuit. The performance measures of read access time (RAT), write access time (WAT), read, write, and static power by varying supply voltage and temperature, delay and stability analysis (read/write static noise margin) are examined and compared with existing SRAM designs.
C1 [Praveen, Pushkar] Veer Madho Singh Bhandari Uttarakhand Tech Univ, Dept Elect & Commun Engn, Dehra Dun 248007, Uttarakhand, India.
   [Singh, R. K.] Bipin Tripathi Kumaon Inst Technol, Dept Elect & Commun Engn, Dwarahat 263653, Uttarakhand, India.
C3 Uttarakhand Technical University; Bipin Tripathi Kumaon Institute of
   Technology
RP Praveen, P (corresponding author), Veer Madho Singh Bhandari Uttarakhand Tech Univ, Dept Elect & Commun Engn, Dehra Dun 248007, Uttarakhand, India.
EM pushkarpraveen11@gmail.com; rksinghkec12@rediffmail.com
CR Abbasian E, 2023, IEEE T CIRCUITS-I, V70, P2037, DOI 10.1109/TCSI.2023.3247807
   Abbasian E, 2022, ARAB J SCI ENG, V47, P14543, DOI 10.1007/s13369-022-06821-6
   Abbasian E, 2022, ANALOG INTEGR CIRC S, V112, P141, DOI 10.1007/s10470-022-02015-0
   Abbasian E, 2022, SILICON-NETH, V14, P6909, DOI 10.1007/s12633-021-01432-6
   Abbasian E, 2021, INT J CIRC THEOR APP, V49, P970, DOI 10.1002/cta.2954
   Ahmad S, 2018, IEEE T DEVICE MAT RE, V18, P337, DOI 10.1109/TDMR.2018.2839612
   Aly RE, 2007, IEEE T CIRCUITS-II, V54, P318, DOI 10.1109/TCSII.2006.877276
   Anh-Tuan D, 2011, IEEE T CIRCUITS-I, V58, P1252, DOI 10.1109/TCSI.2010.2103154
   Aswini V, 2021, INT SYMP ADV TOP, DOI 10.1109/ATEE52255.2021.9425314
   Birla S., 2021, B ELECT ENG INFORM, V10/ 6, P3094
   Birla S, 2019, INT J ELECTRON TELEC, V65, P603, DOI 10.24425/ijet.2019.129819
   Birla S, 2019, CIRCUIT WORLD, V45, P196, DOI 10.1108/CW-12-2018-0098
   Chang MF, 2013, IEEE J SOLID-ST CIRC, V48, P2558, DOI 10.1109/JSSC.2013.2273835
   Chen I-Hsuan, 2021, 2021 7 INT C APPL SY
   Chip-Hong Chang, 2016, Journal of Low Power Electronics and Applications, V6, DOI 10.3390/jlpea6030016
   Duari Chusen, 2020, Journal of Integrated Circuits and Systems, V15, P1
   Gupta R, 2022, INT J ELECTRON, V109, P652, DOI 10.1080/00207217.2021.1941285
   Khan QM, 2022, IEEE LETT ELECTROMAG, V4, P25, DOI 10.1109/LEMCPA.2022.3163963
   Kumar C, 2018, PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), P1363, DOI 10.1109/ICCONS.2018.8662955
   Kumar H, 2021, J CIRCUIT SYST COMP, V30, DOI 10.1142/S0218126621501061
   Kumar H, 2021, WIRELESS PERS COMMUN, V117, P1959, DOI 10.1007/s11277-020-07953-4
   Kumar Harekrishna, 2021, A low leakage 9T SRAM cell with improve stability in sub-threshold region for IoT applications
   Kumar H, 2021, MATER TODAY-PROC, V42, P1617, DOI 10.1016/j.matpr.2020.06.475
   Kumar TS, 2021, ANALOG INTEGR CIRC S, V109, P545, DOI 10.1007/s10470-021-01938-4
   Kumar TS, 2022, SILICON-NETH, V14, P5213, DOI 10.1007/s12633-021-01290-2
   Lakshmi TV., 2021, Int J Syst Dyn Appl (IJSDA), V11, P1
   Lorenzo R, 2017, ANALOG INTEGR CIRC S, V92, P315, DOI 10.1007/s10470-017-0997-0
   Lv YH, 2021, MICROELECTRON RELIAB, V125, DOI 10.1016/j.microrel.2021.114376
   Mahmoodi E, 2020, INTEGRATION, V75, P52, DOI 10.1016/j.vlsi.2020.06.006
   Mansore SR, 2017, 2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), P220, DOI 10.1109/iNIS.2017.52
   Meena S., 2018, 2018 Second International Conference on Electronics, Communication and Aerospace Technology (ICECA), P1536, DOI 10.1109/ICECA.2018.8474815
   Mishra JK, 2019, ANALOG INTEGR CIRC S, V101, P31, DOI 10.1007/s10470-019-01483-1
   Mohammed MU, 2021, MICROELECTRON J, V114, DOI 10.1016/j.mejo.2021.105116
   Chandrika OM, 2022, J SUPERCOMPUT, V78, P2287, DOI 10.1007/s11227-021-03851-z
   Mohanty S. P., 2011, Proceedings of the 2011 International Symposium on Electronic System Design (ISED 2011), P39, DOI 10.1109/ISED.2011.11
   Mushtaq U, 2021, ANALOG INTEGR CIRC S, V107, P671, DOI 10.1007/s10470-020-01765-z
   Mushtaq U, 2020, INT J NUMER MODEL EL, V33, DOI 10.1002/jnm.2730
   Naghizadeh S, 2019, CIRC SYST SIGNAL PR, V38, P287, DOI 10.1007/s00034-018-0858-9
   Pal S, 2019, IEEE T ELECTRON DEV, V66, P4745, DOI 10.1109/TED.2019.2942493
   Panchal Ashish, 2023, Memories-Materials, Devices, Circuits and Systems, V4
   Pattanaik M., 2012, Circuits and Systems, V3, P200
   Ramyajothikumar M., 2020, Journal of Critical Reviews, V7, P8
   Rao DMD, 2022, SUSTAIN COMPUT-INFOR, V35, DOI 10.1016/j.suscom.2022.100685
   Roy C, 2021, MICROELECTRON RELIAB, V120, DOI 10.1016/j.microrel.2021.114126
   Roy C, 2020, MICROSYST TECHNOL, V26, P1591, DOI 10.1007/s00542-019-04700-z
   Sachdeva Ashish, 2021, Communication and Intelligent Systems. Proceedings of ICCIS 2020. Lecture Notes in Networks and Systems (LNNS 204), P945, DOI 10.1007/978-981-16-1089-9_73
   Sachdeva A, 2021, ANALOG INTEGR CIRC S, V109, P187, DOI 10.1007/s10470-021-01898-9
   Saun Shikha, 2019, IOP Conference Series: Materials Science and Engineering, V561, DOI 10.1088/1757-899X/561/1/012093
   Sharma VK, 2016, J CIRCUIT SYST COMP, V25, DOI 10.1142/S0218126616501346
   Sharma VK, 2014, J LOW POWER ELECTRON, V10, P45, DOI 10.1166/jolpe.2014.1293
   Sharma VK, 2015, INT J ELECTRON, V102, P1852, DOI 10.1080/00207217.2014.996786
   Sharma VK, 2014, WIRELESS PERS COMMUN, V78, P57, DOI 10.1007/s11277-014-1735-x
   Sharma V, 2018, AEU-INT J ELECTRON C, V87, P144, DOI 10.1016/j.aeue.2018.01.030
   Sharma VK., 2021, AUST J ELECT ELECT E, V18, P217, DOI [10.1080/1448837X.2021.1966957, DOI 10.1080/1448837X.2021.1966957]
   Singh Balraj, 2019, Advances in Signal Processing and Communication. Select Proceedings of ICSC 2018. Lecture Notes in Electrical Engineering (LNEE 526), P541, DOI 10.1007/978-981-13-2553-3_52
   Singh P, 2018, IEEE ACCESS, V6, P2279, DOI 10.1109/ACCESS.2017.2782740
   Tu MH, 2012, IEEE J SOLID-ST CIRC, V47, P1469, DOI 10.1109/JSSC.2012.2187474
   Wang B, 2015, IEEE T CIRCUITS-I, V62, P441, DOI 10.1109/TCSI.2014.2360760
NR 58
TC 1
Z9 1
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 105
DI 10.1145/3616538
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600018
DA 2024-07-18
ER

PT J
AU Venieris, SI
   Fernandez-Marques, J
   Lane, ND
AF Venieris, Stylianos I.
   Fernandez-Marques, Javier
   Lane, Nicholas D.
TI Mitigating Memory Wall Effects in CNN Engines with On-the-Fly Weights
   Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neural networks; hardware accelerator; weights generation
ID DS-CDMA; ACCELERATOR
AB The unprecedented accuracy of convolutional neural networks (CNNs) across a broad range of AI tasks has led to their widespread deployment in mobile and embedded settings. In a pursuit for high-performance and energy-efficient inference, significant research effort has been invested in the design of field-programmable gate array (FPGA)-based CNN accelerators. In this context, single computation engines constitute a popular design approach that enables the deployment of diverse models without the overhead of fabric reconfiguration. Nevertheless, this flexibility often comes with significantly degraded performance on memory-bound layers and resource underutilisation due to the suboptimal mapping of certain layers on the engine's fixed configuration. In this work, we investigate the implications in terms of CNN engine design for a class of models that introduce a pre-convolution stage to decompress the weights at runtime. We refer to these approaches as on-the-fly. This article presents unzipFPGA, a novel CNN inference system that counteracts the limitations of existing CNN engines. The proposed framework comprises a novel CNN hardware architecture that introduces a weights generator module that enables the on-chip on-the-fly generation of weights, alleviating the negative impact of limited bandwidth on memory-bound layers. We further enhance unzipFPGA with an automated hardware-aware methodology that tailors the weights generation mechanism to the target CNNdevice pair, leading to an improved accuracy-performance balance. Finally, we introduce an input selective processing element (PE) design that balances the load between PEs in suboptimally mapped layers. Quantitative evaluation shows that the proposed framework yields hardware designs that achieve an average of 2.57x performance efficiency gain over highly optimised GPU designs for the same power constraints and up to 3.94x higher performance density over a diverse range of state-of-the-art FPGA-based CNN accelerators.
C1 [Venieris, Stylianos I.; Fernandez-Marques, Javier; Lane, Nicholas D.] Samsung AI Ctr, 50-60 Stat Rd, Cambridge CB1 2JH, England.
   [Lane, Nicholas D.] Univ Cambridge, Old Schools, Trinity Lane, Cambridge CB2 1TN, England.
C3 University of Cambridge
RP Venieris, SI (corresponding author), Samsung AI Ctr, 50-60 Stat Rd, Cambridge CB1 2JH, England.
EM s.venieris@samsung.com; j1.fernandez@samsung.com; nic.lane@samsung.com
OI Venieris, Stylianos/0000-0001-5181-6251
CR Abdelfattah MS, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218596
   Abdelfattah MS, 2018, I C FIELD PROG LOGIC, P411, DOI 10.1109/FPL.2018.00077
   Adachi F, 1998, IEEE COMMUN MAG, V36, P56, DOI 10.1109/35.714618
   Adachi F, 1997, ELECTRON LETT, V33, P27, DOI 10.1049/el:19970022
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Alizadeh Milad, 2019, INT C LEARN REPR ICL
   Almeida Mario, 2019, EMDL
   Alwani M, 2016, INT SYMP MICROARCH
   Andreev Boris D., 2003, P 13 ACM GREAT LAK S, P229, DOI DOI 10.1145/764808.764868
   Aydonat U, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P55, DOI 10.1145/3020078.3021738
   Azizimazreah A, 2022, IEEE T COMPUT, V71, P534, DOI 10.1109/TC.2020.3048624
   Baek E, 2020, ANN I S COM, P940, DOI 10.1109/ISCA45697.2020.00081
   Bhattacharya S., 2016, PROC 14 ACM C EMBEDD, P176
   Blalock D., 2020, What is the state of neural network pruning?, P129
   Blott M, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3242897
   Chen LC, 2018, IEEE T PATTERN ANAL, V40, P834, DOI 10.1109/TPAMI.2017.2699184
   Chen Y, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P73, DOI 10.1145/3289602.3293915
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Csordas G, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P188, DOI [10.1109/ICFPT47387.2019.00030, 10.1109/ICFPT47387.2019.0003]
   DavidHa AndrewDai, 2017, INT C LEARN REPR ICL
   Deng CH, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P189, DOI 10.1109/MICRO.2018.00024
   Ding CW, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P395, DOI 10.1145/3123939.3124552
   Dong Z, 2019, IEEE I CONF COMP VIS, P293, DOI 10.1109/ICCV.2019.00038
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Fernández-Marqués J, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL WORKSHOP ON EMBEDDED AND MOBILE DEEP LEARNING (EMDL '18), P13, DOI 10.1145/3212725.3212731
   Fernandez-Marques Javier, 2018, C MACH LEARN SYST ML
   Fernandez-Marques Javier, 2020, C MACH LEARN SYST ML
   Fowers J, 2018, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2018.00012
   Gale T, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00021
   Gokhale V, 2017, IEEE INT SYMP CIRC S, P2082
   Gondimalla A, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P151, DOI 10.1145/3352460.3358291
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Han  S., 2015, ARXIV151000149
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2234
   Hegde K, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P319, DOI 10.1145/3352460.3358275
   Ignatov A, 2019, IEEE INT CONF COMP V, P3617, DOI 10.1109/ICCVW.2019.00447
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jang JW, 2021, CONF PROC INT SYMP C, P15, DOI 10.1109/ISCA52012.2021.00011
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kao SC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415639
   Kim S, 2009, 2009 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2, P483, DOI 10.1109/PACRIM.2009.5291322
   Kingma Diederik, 2015, P 3 INT C LEARN REPR
   Kouris A, 2020, DES AUT TEST EUROPE, P1656, DOI 10.23919/DATE48585.2020.9116248
   Kouris A, 2019, IEEE INT C INT ROBOT, P51, DOI [10.1109/IROS40897.2019.8967722, 10.1109/iros40897.2019.8967722]
   Kouris A, 2018, I C FIELD PROG LOGIC, P155, DOI 10.1109/FPL.2018.00034
   Krishnamoorthi R, 2018, Arxiv, DOI arXiv:1806.08342
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Lascorz AD, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P28, DOI 10.1145/3352460.3358295
   Lee R, 2019, MOBICOM'19: PROCEEDINGS OF THE 25TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, DOI 10.1145/3300061.3345455
   Li HM, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577308
   Liu Shuanglong, 2021, IEEE T NEURAL NETWOR
   Lu LQ, 2019, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2019.00013
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Ma Y, 2020, IEEE T COMPUT AID D, V39, P424, DOI 10.1109/TCAD.2018.2884972
   Ma YF, 2017, IEEE INT SYMP CIRC S, P456
   Manev K, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P179, DOI 10.1109/ICFPT47387.2019.00029
   Molchanov P, 2019, PROC CVPR IEEE, P11256, DOI 10.1109/CVPR.2019.01152
   Montgomerie-Corcoran A, 2021, ASIA S PACIF DES AUT, P703, DOI 10.1145/3394885.3431576
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Niu Y, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P266, DOI 10.1145/3373087.3375302
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Prost-Boucle A, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3270764
   Purohit Gaurav, 2013, 2013 International Conference on Advanced Electronic Systems (ICAES), P88, DOI 10.1109/ICAES.2013.6659367
   Qiu Q., 2018, P INT C MACH LEARN I
   Rintakoski T, 2004, 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P143, DOI 10.1109/ISSOC.2004.1411169
   Samajdar A, 2019, I C FIELD PROG LOGIC, P342, DOI 10.1109/FPL.2019.00061
   Shen YM, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P535, DOI 10.1145/3079856.3080221
   Shen YM, 2017, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2017.47
   Shi RB, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218581
   Siu K, 2018, I S WORKL CHAR PROC, P111, DOI 10.1109/IISWC.2018.8573527
   Srivastava N, 2020, INT S HIGH PERF COMP, P689, DOI 10.1109/HPCA47549.2020.00062
   Tseng VWS, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P2739
   Tu FB, 2017, IEEE T VLSI SYST, V25, P2220, DOI 10.1109/TVLSI.2017.2688340
   Umuroglu Y, 2020, I C FIELD PROG LOGIC, P291, DOI 10.1109/FPL50879.2020.00055
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Venieris S. I., 2018, 2018 28 INT C FIELD, P1
   Venieris SI, 2017, I C FIELD PROG LOGIC
   Venieris SI, 2021, 2021 IEEE INTERNATIONAL CONFERENCE ON SMART COMPUTING (SMARTCOMP 2021), P1, DOI 10.1109/SMARTCOMP52413.2021.00021
   Venieris SI, 2021, ANN IEEE SYM FIELD P, P165, DOI 10.1109/FCCM51124.2021.00027
   Venieris SI, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3186332
   Venieris SI, 2019, IEEE T NEUR NET LEAR, V30, P326, DOI 10.1109/TNNLS.2018.2844093
   Wang EW, 2020, IEEE T COMPUT, V69, P1795, DOI 10.1109/TC.2020.2978817
   Wang TZ, 2020, PROC CVPR IEEE, P2075, DOI 10.1109/CVPR42600.2020.00215
   Wang YH, 2017, PR MACH LEARN RES, V70
   Wen W, 2016, ADV NEUR IN, V29
   Wu CJ, 2019, INT S HIGH PERF COMP, P331, DOI 10.1109/HPCA.2019.00048
   Chang AXM, 2017, Arxiv, DOI arXiv:1708.00117
   Xilinx, 2020, Adaptive Machine Learning Acceleration
   Xing Y., 2019, IEEE T COMP AID DES
   Yan S, 2021, I C FIELD PROG LOGIC, P17, DOI 10.1109/FPL53798.2021.00011
   Yang L, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218676
   Yang Yingzhen, 2020, INT C LEARN REPR ICL
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Yu YX, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P122, DOI 10.1145/3373087.3375311
   Yu YX, 2020, IEEE T VLSI SYST, V28, P1545, DOI 10.1109/TVLSI.2020.2995741
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhao YR, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P45, DOI 10.1109/ICFPT47387.2019.00014
   Zhou XD, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P15, DOI 10.1109/MICRO.2018.00011
NR 106
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 92
DI 10.1145/3611673
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Murali, G
   Agnesina, A
   Lim, SK
AF Murali, Gauthaman
   Agnesina, Anthony
   Lim, Sung Kyu
TI A PPA Study of Reinforced Placement Parameter Autotuning: Pseudo-3D vs.
   True-3D Placers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical design for 3D ICs; pseudo 3D placement; true 3D placement; RL
   for 3D physical design
AB 3D Place and Route (P&R) flows either involve true-3D placement algorithms or use commercial 2D tools to transform a 2D design into a 3D design. Irrespective of the nature of the placers, several placement parameters in these tools affect the quality of the final 3D designs. Different parameter settings work well with different circuits, and it is impossible to manually tune them for a particular circuit. Automated approaches involving reinforcement learning have been shown to adapt and learn the parameter settings and create trained models. However, their effectiveness depends on the input dataset quality. Using a set of 10 netlists and 10-21 handpicked placement parameters in P&R flows involving pseudo-3D or true-3D placement, the dataset quality is analyzed. The datasets are the design metrics obtained through different P&R stages, such as placement optimization, clock tree synthesis, or 3D partitioning and global routing. The training runtime and the quality of the final design metrics are compared. On a pseudo-3D flow, the training takes around 126-290 hours, whereas, on a true-3D placer-based flow, it takes around 305-410 hours. It is observed that the datasets obtained from different stages lead to drastically different final design results. With the RL-based training processes, the quality of results in 3D designs improves by up to 23.7% compared to their corresponding untrained P&R flows.
C1 [Murali, Gauthaman; Agnesina, Anthony; Lim, Sung Kyu] Georgia Inst Technol, Atlanta, GA 30308 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Murali, G (corresponding author), Georgia Inst Technol, Atlanta, GA 30308 USA.
EM gauthaman@gatech.edu; agnesina@gatech.edu; limsk@ece.gatech.edu
OI Lim, Sung Kyu/0000-0002-2267-5282; Murali,
   Gauthaman/0000-0003-0146-4977; Agnesina, Anthony/0000-0003-0393-0230
FU Semiconductor Research Corporation [2929]; National Science Foundation;
   CAEML I/UCRC
FX This research is funded by the Semiconductor Research Corporation under
   GRC Task 2929, and the National Science Foundation and the industry
   members of the CAEML I/UCRC.
CR Agnesina A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415690
   Agnesina Anthony, 2020, P NEURIPS 2020 WORKS
   Caldwell AE, 2002, IEEE DES TEST COMPUT, V19, P72
   Chang K, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967013
   Espeholt L, 2018, Arxiv, DOI arXiv:1802.01561
   Fiduccia C. M., 1982, DES AUT C P, P175, DOI DOI 10.1109/DAC.1982.1585498
   Hsu MK, 2011, DES AUT CON, P664
   Kim DH, 2013, IEEE T VLSI SYST, V21, P862, DOI 10.1109/TVLSI.2012.2201760
   Ku BW, 2020, IEEE T COMPUT AID D, V39, P1151, DOI 10.1109/TCAD.2019.2952542
   Lu JW, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P11, DOI 10.1145/2872334.2872361
   Luo GJ, 2013, IEEE T COMPUT AID D, V32, P510, DOI 10.1109/TCAD.2012.2232708
   Mnih V, 2016, PR MACH LEARN RES, V48
   Murali G, 2022, ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P97, DOI 10.1145/3505170.3506725
   Panth S, 2017, IEEE T COMPUT AID D, V36, P1716, DOI 10.1109/TCAD.2017.2648839
   Park H, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P47, DOI 10.1145/3372780.3375567
   Pentapati SSK, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415720
   Sidford Aaron, 2018, P 32 INT C NEUR INF, P5192
   Stefanidis A, 2019, INT WORKS POW TIM, P17, DOI [10.1109/patmos.2019.8862056, 10.1109/PATMOS.2019.8862056]
   Strong E, 2019, PROC INT C TOOLS ART, P909, DOI 10.1109/ICTAI.2019.00129
   Vanna-Iampikul P., 2021, P INT S PHYS DES, P39, DOI DOI 10.1145/3439706.3447049
   Wang PY, 2019, IEEE ASME INT C ADV, P1379, DOI [10.1109/AIM.2019.8868667, 10.1109/aim.2019.8868667]
   Xu C, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P157, DOI 10.1145/3020078.3021747
   Yu CH, 2018, DES AUT CON, DOI 10.1145/3195970.3196109
   Zhong C, 2019, IEEE T COGN COMMUN, V5, P1125, DOI 10.1109/TCCN.2019.2952909
NR 24
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 75
DI 10.1145/3582007
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700008
OA Bronze
DA 2024-07-18
ER

PT J
AU Zhu, BW
   Zhang, XY
   Lin, YB
   Yu, B
   Wong, M
AF Zhu, Binwu
   Zhang, Xinyun
   Lin, Yibo
   Yu, Bei
   Wong, Martin
TI DRC-SG 2.0: Efficient Design Rule Checking Script Generation via Key
   Information Extraction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design Rule Checking; natural language processing; key information
   extraction
AB Design Rule Checking (DRC) is a critical step in integrated circuit design. DRC requires formatted scripts as the input to design rule checkers. However, these scripts are manually generated in the foundry, which is tedious and error prone for generation of thousands of rules in advanced technology nodes. To mitigate this issue, we propose the first DRC script generation framework, leveraging a deep learning-based key information extractor to automatically identify essential arguments from rules and a script translator to organize the extracted arguments into executable DRC scripts. We further enhance the performance of the extractor with three specific design rule generation techniques and a multi-task learning-based rule classification module. Experimental results demonstrate that the framework can generate a single rule script in 5.46 ms on average, with the extractor achieving 91.1% precision and 91.8% recall on the key information extraction. Compared with the manual generation, our framework can significantly reduce the turnaround time and speed up process design closure.
C1 [Zhu, Binwu; Zhang, Xinyun; Yu, Bei; Wong, Martin] Chinese Univ Hong Kong, Hong Kong, Peoples R China.
   [Lin, Yibo] Peking Univ, Beijing, Peoples R China.
C3 Chinese University of Hong Kong; Peking University
RP Zhu, BW (corresponding author), Chinese Univ Hong Kong, Hong Kong, Peoples R China.
EM bwzhu@cse.cuhk.edu.hk; xyzhang21@cse.cuhk.edu.hk; yibolin@pku.edu.cn;
   byu@cse.cuhk.edu.hk; mdfwong@cuhk.edu.hk
RI Yu, Bei/ABB-3824-2020; Wong, Martin/L-4568-2014
OI Yu, Bei/0000-0001-6406-4810; Wong, Martin/0000-0001-7706-9370; Zhang,
   Xinyun/0000-0002-7763-7507
FU Research Grants Council of Hong Kong SAR [CUHK14208021]
FX This work is supported The Research Grants Council of Hong Kong SAR
   (Project No. CUHK14208021).
CR [Anonymous], 2018, P INT C LEARN REPR I
   Baker C.F., 1998, P 36 ANN M ASS COMP, P86, DOI [DOI 10.3115/980845.980860, DOI 10.3115/980451.980860]
   Bhanushali K., 2014, Ph.D. Dissertation
   Cer D, 2018, Arxiv, DOI [arXiv:1803.11175, DOI 10.48550/ARXIV.1803.11175]
   Chen GJ, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415705
   Chen R, 2022, IEEE T COMPUT AID D, V41, P669, DOI 10.1109/TCAD.2020.3021663
   Clark LT, 2016, MICROELECTRON J, V53, P105, DOI 10.1016/j.mejo.2016.04.006
   Devlin J, 2019, 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES (NAACL HLT 2019), VOL. 1, P4171
   Geng H, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415661
   Geng H, 2020, IEEE T COMPUT AID D, V39, P2849, DOI 10.1109/TCAD.2019.2943568
   Harris CB, 2016, DES AUT TEST EUROPE, P966
   Hyun D, 2019, DES AUT TEST EUROPE, P324, DOI [10.23919/date.2019.8715016, 10.23919/DATE.2019.8715016]
   Islam R, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3322478
   Jiang YY, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317811
   Kingma D. P., 2014, arXiv
   Kingsbury Paul., 2002, P 3 INT C LANG RES E, P1989
   KLayout, About us
   Krishnamurthy R, 2020, PR IEEE COMP DESIGN, P393, DOI 10.1109/ICCD50377.2020.00072
   Lafferty John D, 2001, CONDITIONAL RANDOM F
   LayoutEditor, ABOUT US
   Lin Lin Lin Lin Y Y Y Y, P ACM IEEE DES AUT C, P1
   Liu ST, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1821, DOI 10.23919/DATE51398.2021.9473959
   Ma YZ, 2017, ICCAD-IEEE ACM INT, P81, DOI 10.1109/ICCAD.2017.8203763
   Paszke A, 2019, ADV NEUR IN, V32
   Peters M, 2018, STUD LATEINAMERIKA, V32, P1, DOI 10.5771/9783845286846
   QuillBot, About us
   Silvaco, Guardian
   Tabrizi AF, 2018, DES AUT CON, DOI 10.1145/3195970.3195975
   Vaswani A, 2017, ADV NEUR IN, V30
   Xie ZY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240843
   Yang HY, 2020, IEEE T COMPUT AID D, V39, P2822, DOI 10.1109/TCAD.2019.2939329
   Yang HY, 2019, IEEE T COMPUT AID D, V38, P1175, DOI 10.1109/TCAD.2018.2837078
   Yang W, 2019, NAACL HLT 2019: THE 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES: PROCEEDINGS OF THE DEMONSTRATIONS SESSION, P72
   Zhao J, 2019, DES AUT TEST EUROPE, P598, DOI [10.23919/date.2019.8714857, 10.23919/DATE.2019.8714857]
   Zhou J, 2015, PROCEEDINGS OF THE 53RD ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS AND THE 7TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING, VOL 1, P1127
   Zhu BW, 2022, MLCAD '22: PROCEEDINGS OF THE 2022 ACM/IEEE 4TH WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), P77, DOI [10.1109/MLCAD55463.2022.9900085, 10.1145/3551901.3556494]
   Zhu Jinhua, 2019, P INT C LEARN REPR I
   Zhu YK, 2015, IEEE I CONF COMP VIS, P19, DOI 10.1109/ICCV.2015.11
NR 38
TC 0
Z9 0
U1 15
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 80
DI 10.1145/3594666
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700013
DA 2024-07-18
ER

PT J
AU Kazerooni-Zand, R
   Kamal, M
   Afzali-Kusha, A
   Pedram, M
AF Kazerooni-Zand, Reza
   Kamal, Mehdi
   Afzali-Kusha, Ali
   Pedram, Massoud
TI Memristive-based Mixed-signal CGRA for Accelerating Deep Neural Network
   Inference
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Coarse-grained reconfigurable architecture; accelerator; memristor;
   Convolutional Neural Network
ID RELIABILITY IMPROVEMENT; ENERGY; OPTIMIZATION
AB In this paper, a mixed-signal coarse-grained reconfigurable architecture (CGRA) for accelerating inference in deep neural networks (DNNs) is presented. It is based on performing dot-product computations using analog computing to achieve a considerable speed improvement. Other computations are performed digitally. In the proposed structure (called MX-CGRA), analog tiles consisting of memristor crossbars are employed. To reduce the overhead of converting the data between analog and digital domains, we utilize a proper interface between the analog and digital tiles. In addition, the structure benefits from an efficient memory hierarchy where the data is moved as close as possible to the computing fabric. Moreover, to fully utilize the tiles, we define a set of micro instructions to configure the analog and digital domains. Corresponding context words used in the CGRA are determined by these instructions (generated by a companion compiler tool). The efficacy of the MX-CGRA is assessed by modeling the execution of state-of-the-art DNN architectures on this structure. The architectures are used to classify images of the ImageNet dataset. Simulation results show that, compared to the previous mixed-signal DNN accelerators, on average, a higher throughput of 2.35 x is achieved.
C1 [Kazerooni-Zand, Reza; Afzali-Kusha, Ali] Univ Tehran, Sch Elect & Comp Engn, Coll Engn, North Karegar St, Tehran 1439957131, Iran.
   [Kamal, Mehdi; Pedram, Massoud] Univ Southern Calif, Elect & Comp Engn Dept, 3740 McClintock Ave, Los Angeles, CA USA.
   [Afzali-Kusha, Ali] Inst Res Fundamental Sci IPM, Sch Comp Sci, Lavasani St, Tehran 1953833511, Iran.
C3 University of Tehran; University of Southern California
RP Kazerooni-Zand, R (corresponding author), Univ Tehran, Sch Elect & Comp Engn, Coll Engn, North Karegar St, Tehran 1439957131, Iran.
EM reza.kazerooni@ut.ac.ir; mehdi.kamal@usc.edu; afzali@ut.ac.ir;
   pedram@usc.edu
RI Kamal, Mehdi/I-3522-2018
OI Kamal, Mehdi/0000-0001-7098-6440
CR Afzali-Kusha H, 2018, IEEE J EM SEL TOP C, V8, P480, DOI 10.1109/JETCAS.2018.2856838
   Aimar A, 2019, IEEE T NEUR NET LEAR, V30, P644, DOI 10.1109/TNNLS.2018.2852335
   Akbari O, 2018, DES AUT TEST EUROPE, P413, DOI 10.23919/DATE.2018.8342045
   Amirsoleimani A, 2020, ADV INTELL SYST-GER, V2, DOI 10.1002/aisy.202000115
   Ando Kota., 2017, Circuits Syst, V8, P149, DOI [DOI 10.4236/CS.2017.86010, 10.4236/cs.2017.86010]
   Ankit A, 2020, IEEE T COMPUT, V69, P1128, DOI 10.1109/TC.2020.2998456
   Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   Ansari M, 2019, IEEE T CIRCUITS-I, V66, P4687, DOI 10.1109/TCSI.2019.2934560
   Badue C, 2021, EXPERT SYST APPL, V165, DOI 10.1016/j.eswa.2020.113816
   Bae I, 2018, IEEE T COMPUT AID D, V37, P2301, DOI 10.1109/TCAD.2018.2857278
   BanaGozar A, 2017, DES AUT TEST EUROPE, P440, DOI 10.23919/DATE.2017.7927030
   Bavandpour M, 2020, IEEE J EXPLOR SOLID-, V6, P98, DOI 10.1109/JXCDC.2020.2999581
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Dang D, 2017, INT C HIGH PERFORM, P114, DOI 10.1109/HiPC.2017.00022
   Deng CH, 2021, CONF PROC INT SYMP C, P1110, DOI 10.1109/ISCA52012.2021.00090
   Fayyazi A, 2018, IEEE INTERNET THINGS, V5, P1011, DOI 10.1109/JIOT.2018.2799948
   Gholami Amir, 2021, ARXIV210313630, DOI DOI 10.1201/9781003162810-13
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Inagaki Y, 2014, 2014 SECOND INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), P388, DOI 10.1109/CANDAR.2014.100
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jafri SMAH, 2014, 2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P506, DOI 10.1109/HPCSim.2014.6903727
   Karunaratne M, 2017, DES AUT CON, DOI 10.1145/3061639.3062262
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Liang TL, 2021, NEUROCOMPUTING, V461, P370, DOI 10.1016/j.neucom.2021.07.045
   Liu BY, 2015, DES AUT CON, DOI 10.1145/2744769.2744930
   Liu DJ, 2019, IEEE T COMPUT AID D, V38, P2271, DOI 10.1109/TCAD.2018.2878183
   Liu XX, 2015, DES AUT CON, DOI 10.1145/2744769.2744900
   Liu XY, 2022, COMPLEX INTELL SYST, V8, P787, DOI 10.1007/s40747-021-00282-4
   Ma Y, 2021, 2021 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2021) & 2021 IEEE CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2021), P81, DOI 10.1109/APCCAS51387.2021.9687674
   Mallick PK, 2019, IEEE ACCESS, V7, P46278, DOI 10.1109/ACCESS.2019.2902252
   Mittal S, 2019, MACH LEARN KNOW EXTR, V1, P75, DOI 10.3390/make1010005
   Mohamed SA, 2021, NEURAL COMPUT APPL, V33, P15919, DOI 10.1007/s00521-021-06268-0
   Mountain DJ, 2018, IEEE J EM SEL TOP C, V8, P137, DOI 10.1109/JETCAS.2017.2767024
   Pan J, 2012, 2012 8TH INTERNATIONAL SYMPOSIUM ON CHINESE SPOKEN LANGUAGE PROCESSING, P301, DOI 10.1109/ISCSLP.2012.6423452
   Pei J, 2019, NATURE, V572, P106, DOI 10.1038/s41586-019-1424-8
   Ratnawati DE, 2020, AIP CONF PROC, V2264, DOI 10.1063/5.0023872
   Ravi GS, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P147, DOI [10.1145/3079856.3080212, 10.1145/3140659.3080212]
   RODRIGUEZVAZQUEZ A, 1990, IEEE T CIRCUITS SYST, V37, P384, DOI 10.1109/31.52732
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   Szegedy C, 2017, AAAI CONF ARTIF INTE, P4278
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tanomoto M, 2015, 2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), P73, DOI 10.1109/MCSoC.2015.41
   Tripathi A., 2019, IEEE INT SYMP CIRC S, DOI [DOI 10.1109/iscas.2019.8702492, 10.1109/ISCAS.2019.8702492]
   Vahdat S, 2021, IEEE T CIRCUITS-I, V68, P4310, DOI 10.1109/TCSI.2021.3105043
   Vahdat S, 2021, IEEE T CIRCUITS-II, V68, P3346, DOI 10.1109/TCSII.2021.3072289
   Vahdat S, 2021, IEEE T CIRCUITS-I, V68, P3411, DOI 10.1109/TCSI.2021.3084867
   Xiang YC, 2019, IEEE INT SYMP CIRC S
   Yang J., 2022, RES SQUARE, DOI [10.21203/rs.3.rs-1939455/v1, DOI 10.21203/RS.3.RS-1939455/V1]
   Yao P, 2020, NATURE, V577, P641, DOI 10.1038/s41586-020-1942-4
   Yin SH, 2020, IEEE T VLSI SYST, V28, P48, DOI 10.1109/TVLSI.2019.2940649
   Yuan G, 2021, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA52012.2021.00029
   Zhang B., 2022, PIMCA PROGRAMMABLE I
   Zhang SH, 2020, 2020 2ND IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2020), P11, DOI [10.1109/AICAS48895.2020.9073995, 10.1109/aicas48895.2020.9073995]
NR 58
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 66
DI 10.1145/3595638
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400019
DA 2024-07-18
ER

PT J
AU Huang, CL
   Xu, N
   Zeng, JW
   Wang, WQ
   Hu, YH
   Fang, L
   Ma, DS
   Chen, YT
AF Huang, Chenglong
   Xu, Nuo
   Zeng, Junwei
   Wang, Wenqing
   Hu, Yihong
   Fang, Liang
   Ma, Desheng
   Chen, Yanting
TI Rescuing ReRAM-based Neural Computing Systems from Device Variation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Resistive random access memory; device variation; scale factor; deep;
   neural networks
ID EFFICIENT
AB Resistive random-access memory (ReRAM)-based crossbar array (RCA) is a promising platform to accelerate vector-matrix multiplication in deep neural networks (DNNs). There are, however, some practical issues, especially device variation, that hinder the versatile development of ReRAM in neural computing systems. The device variations include device-to-device variation (DDV) and cycle-to-cycle variation (CCV) that deviate the devise resistance in the RCA fromtheir target state. Such resistance deviation seriously degrades the inference accuracy of DNNs. To address this issue, we propose a software-hardware compensation solution that includes compensation training based on scale factors (CTSF) and variation-aware compensation training based on scale factors (VACTSF) to protect the ReRAM-based DNN accelerator against device variation. The scale factors in CTSF can be flexibly set for reducing accuracy loss due to device variation when the weights programmed into RCA are determined. For effectively handling CCV, the scale factors are introduced into the training process for obtaining variation-tolerant weights by leveraging the inherent self-healing ability of DNNs. Simulation results based on our method confirm that the accuracy losses due to device variation on LeNet-5, ResNet, and VGG16 with different datasets are less than 5% under a large device variation by CTSF. More robust weights for conquering CCV are also obtained by VACTSF. The simulation results present that our method is competitive in comparison to other variation-tolerant methods.
C1 [Huang, Chenglong; Xu, Nuo; Zeng, Junwei; Wang, Wenqing; Hu, Yihong; Fang, Liang] Natl Univ Def Technol, Coll Comp, Changsha 410073, Peoples R China.
   [Ma, Desheng] State Key Lab Math Engn & Adv Comp, Wuxi 214125, Jiangsu, Peoples R China.
   [Chen, Yanting] Postal Savings Bank China, Software Res & Dev Ctr, Beijing 100071, Peoples R China.
C3 National University of Defense Technology - China
RP Huang, CL (corresponding author), Natl Univ Def Technol, Coll Comp, Changsha 410073, Peoples R China.
EM huangchenglong16@nudt.edu.cn; xunuo@nudt.edu.cn; jwzeng2020@yeah.net;
   wangwenqing@nudt.edu.cn; huyihong137@nudt.edu.cn; lfang@nudt.edu.cn;
   madesheng96@163.com; yt_psbc19@163.com
RI Zeng, Junwei/AAD-3886-2022; Xu, Nuo/AAL-6689-2020
OI Zeng, Junwei/0000-0002-9456-1583; Xu, Nuo/0000-0003-1224-7345; wang,
   wenqing/0000-0002-0990-0588; Hu, Yihong/0000-0001-6651-0685
FU National Natural Science Foundation of China [61832007]; Research
   Foundation from NUDT [ZK20-02]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 61832007, and in part by the Research
   Foundation from NUDT under Grant ZK20-02.
CR Abdel-Hamid O, 2014, IEEE-ACM T AUDIO SPE, V22, P1533, DOI 10.1109/TASLP.2014.2339736
   Alibart F, 2012, NANOTECHNOLOGY, V23, DOI 10.1088/0957-4484/23/7/075201
   Bengio Y, 2013, Arxiv, DOI arXiv:1308.3432
   Boiman O, 2008, PROC CVPR IEEE, P1992, DOI 10.1109/CVPR.2008.4587598
   Charan G, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218605
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Degraeve R, 2015, MICROELECTRON ENG, V147, P171, DOI 10.1016/j.mee.2015.04.025
   Graves A, 2013, INT CONF ACOUST SPEE, P6645, DOI 10.1109/ICASSP.2013.6638947
   Grossi A, 2016, INT EL DEVICES MEET
   Han S, 2015, ADV NEUR IN, V28
   Huang CL, 2021, IEEE J ELECTRON DEVI, V9, P645, DOI 10.1109/JEDS.2021.3093478
   Huang CL, 2021, APPL INTELL, V51, P4561, DOI 10.1007/s10489-020-02109-0
   Huangfu WQ, 2017, ASIA S PACIF DES AUT, P794, DOI 10.1109/ASPDAC.2017.7858421
   Junjie Liu, 2020, Proceedings of the 16th European Conference on Computer Vision (ECCV 2020) Workshops. Lecture Notes in Computer Science (LNCS 12539), P38, DOI 10.1007/978-3-030-68238-5_4
   Karpov VG, 2017, IEEE ELECTR DEVICE L, V38, P1240, DOI 10.1109/LED.2017.2734961
   Lee J. H., 2021, INT C COMPUTER VISIO, P5370
   Lee S, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218735
   Liang YC, 2008, IEEE ASIAN SOLID STA, P73
   Lin BH, 2021, IEEE J SOLID-ST CIRC, V56, P1641, DOI 10.1109/JSSC.2021.3050295
   Liu BY, 2015, DES AUT CON, DOI 10.1145/2744769.2744930
   Liu BY, 2014, ICCAD-IEEE ACM INT, P63, DOI 10.1109/ICCAD.2014.7001330
   Long Y, 2019, DES AUT TEST EUROPE, P1769, DOI [10.23919/DATE.2019.8715178, 10.23919/date.2019.8715178]
   Ma C, 2020, DES AUT TEST EUROPE, P1432, DOI 10.23919/DATE48585.2020.9116555
   Meng ZQ, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1078, DOI 10.23919/DATE51398.2021.9474179
   Peng XC, 2019, INT EL DEVICES MEET
   Pérez E, 2017, IEEE ELECTR DEVICE L, V38, P175, DOI 10.1109/LED.2016.2646758
   Rajendran J., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P18, DOI 10.1109/VLSID.2011.49
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Seung Ryul Lee, 2012, 2012 IEEE Symposium on VLSI Technology, P71, DOI 10.1109/VLSIT.2012.6242466
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shim W, 2020, SEMICOND SCI TECH, V35, DOI 10.1088/1361-6641/abb842
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Stock P., 2020, INT C LEARNING REPRE
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Tailor Shyam Anil, 2020, INT C LEARNING REPRE
   Taur Y, 2002, IBM J RES DEV, V46, P213, DOI 10.1147/rd.462.0213
   Xia LX, 2017, DES AUT CON, DOI 10.1145/3061639.3062248
   Xu N, 2021, PHYS STATUS SOLIDI-R, V15, DOI 10.1002/pssr.202100208
   Xu N, 2020, ADV INTELL SYST-GER, V2, DOI 10.1002/aisy.201900082
   Xu Q, 2020, INTEGRATION, V70, P70, DOI 10.1016/j.vlsi.2019.09.008
   Yan BN, 2017, ICCAD-IEEE ACM INT, P541, DOI 10.1109/ICCAD.2017.8203824
   Yao P, 2020, NATURE, V577, P641, DOI 10.1038/s41586-020-1942-4
   Zhou SC, 2017, J COMPUT SCI TECH-CH, V32, P667, DOI 10.1007/s11390-017-1750-y
   Zhu Y, 2020, DES AUT TEST EUROPE, P1590, DOI [10.23919/date48585.2020.9116244, 10.23919/DATE48585.2020.9116244]
   Zhu YJ, 2020, ASIA S PACIF DES AUT, P506, DOI 10.1109/ASP-DAC47756.2020.9045671
NR 46
TC 1
Z9 1
U1 5
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 6
DI 10.1145/3533706
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400006
DA 2024-07-18
ER

PT J
AU Kolhe, G
   Sheaves, TD
   Manoj, PDS
   Mahmoodi, H
   Rafatirad, S
   Sasan, A
   Homayoun, H
AF Kolhe, Gaurav
   Sheaves, Tyler David
   Manoj, Sai P. D.
   Mahmoodi, Hamid
   Rafatirad, Setareh
   Sasan, Avesta
   Homayoun, Houman
TI Breaking the Design and Security Trade-off of Look-up-table-based
   Obfuscation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security; look up table (LUT); obfuscation; optimized
   re-configurable obfuscation; SAT-hard LUT blocks; gate replacement
   algorithm; security-driven design flow
ID RECONFIGURABLE LOGIC; SAT; LOCKING; PIRACY
AB Logic locking and Integrated Circuit (IC) camouflaging are the most prevalent protection schemes that can thwart most hardware security threats. However, the state-of-the-art attacks, including Boolean Satisfiability (SAT) and approximation-based attacks, question the efficacy of the existing defense schemes. Recent obfuscation schemes have employed reconfigurable logic to secure designs against various hardware security threats. However, they have focused on specific design elements such as SAT hardness. Despite meeting the focused criterion such as security, obfuscation incurs additional overheads, which are not evaluated in the present works. This work provides an extensive analysis of Look-up-table (LUT)-based obfuscation by exploring several factors such as LUT technology, size, number of LUTs, and replacement strategy as they have a substantial influence on Power-Performance-Area (PPA) and Security (PPA/S) of the design. We show that using large LUT makes LUT-based obfuscation resilient to hardware security threats. However, it also results in enormous design overheads beyond practical limits.
   To make the reconfigurable logic obfuscation efficient in terms of design overheads, this work proposes a novel LUT architecture where the security provided by the proposed primitive is superior to that of the traditional LUT-based obfuscation. Moreover, we leverage the security-driven design flow, which uses offthe-shelf industrial EDA tools to mitigate the design overheads further while being non-disruptive to the current industrial physical design flow. We empirically evaluate the security of the LUTs against state-of-theart obfuscation techniques in terms of design overheads and SAT-attack resiliency. Our findings show that the proposed primitive significantly reduces both area and power by a factor of 8x and 2x, respectively, without compromising security.
C1 [Kolhe, Gaurav; Sheaves, Tyler David; Rafatirad, Setareh; Sasan, Avesta; Homayoun, Houman] Univ Calif Davis, Dept Elect & Comp Engn, One Shields Ave, Davis, CA 95616 USA.
   [Manoj, Sai P. D.] George Mason Univ, Dept Elect & Comp Engn, 4400 Univ Dr, Fairfax, VA 22030 USA.
   [Mahmoodi, Hamid] San Francisco State Univ, Sch Engn, 1600 Holloway Ave,HH 808A, San Francisco, CA 94132 USA.
C3 University of California System; University of California Davis; George
   Mason University; California State University System; San Francisco
   State University
RP Kolhe, G (corresponding author), Univ Calif Davis, Dept Elect & Comp Engn, One Shields Ave, Davis, CA 95616 USA.
EM gskolhe@ucdavis.edu; tsheaves@ucdavis.edu; spudukot@gmu.edu;
   mahmoodi@sfsu.edu; srafatirad@ucdavis.edu; asasan@ucdavis.edu;
   hhomayoun@ucdavis.edu
OI Kolhe, Gaurav/0000-0002-7807-6721; Sheaves, Tyler/0000-0003-0163-5449
FU Defense Advanced Research Projects Agency (DARPA-AFRL)
   [FA8650-18-1-7819]; NSF CHEST IUCRC Industrial Support
FX This work was funded by Defense Advanced Research Projects Agency
   (DARPA-AFRL, Grant No. FA8650-18-1-7819) and NSF CHEST IUCRC Industrial
   Support.
CR Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   Attaran A, 2018, PR GR LAK SYMP VLSI, P507, DOI 10.1145/3194554.319465
   Azar K.Z., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst, V2019, P97, DOI [10.13154/tches.v2019.i1.97-122, DOI 10.46586/TCHES.V2019.I1.97-122]
   Baumgarten A, 2010, IEEE DES TEST COMPUT, V27, P66, DOI 10.1109/MDT.2010.24
   Chen ZQ, 2020, DES AUT TEST EUROPE, P358, DOI [10.23919/DATE48585.2020.9116544, 10.23919/date48585.2020.9116544]
   Cocchi R.P., 2013, METHOD APPARATUS CAM
   El Massad M, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23218
   Hassan R, 2022, IEEE T COMPUT AID D, V41, P4587, DOI 10.1109/TCAD.2021.3138686
   Hassan R, 2020, INT SYM QUAL ELECT, P155, DOI [10.1109/isqed48828.2020.9137052, 10.1109/ISQED48828.2020.9137052]
   Imeson F., 2013, P USENIX SEC S, P495
   Kahng AB, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P776, DOI 10.1109/DAC.1998.724576
   Kamali HM, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415667
   Kamali HM, 2018, IEEE COMP SOC ANN, P405, DOI 10.1109/ISVLSI.2018.00080
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Kolhe G, 2021, DES AUT CON, P229, DOI 10.1109/DAC18074.2021.9586242
   Kolhe G, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942100
   Kolhe G, 2019, PR GR LAK SYMP VLSI, P477, DOI 10.1145/3299874.3319496
   Limaye N, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942047
   Liu B, 2014, DES AUT TEST EUROPE
   Menon VV, 2019, 2019 IEEE SECURE DEVELOPMENT (SECDEV 2019), P89, DOI 10.1109/SecDev.2019.00020
   MITCHELL D, 1992, AAAI-92 PROCEEDINGS : TENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, P459
   Nudelman E, 2004, LECT NOTES COMPUT SC, V3258, P438
   Patnaik S, 2018, DES AUT TEST EUROPE, P97, DOI 10.23919/DATE.2018.8341986
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Rajendran J, 2012, DES AUT CON, P83
   Rangarajan N, 2022, IEEE T EMERG TOP COM, V10, P137, DOI 10.1109/TETC.2020.2991134
   Rezaei A, 2018, DES AUT TEST EUROPE, P85, DOI 10.23919/DATE.2018.8341984
   Roshanisefat S, 2018, PR GR LAK SYMP VLSI, P153, DOI 10.1145/3194554.3194596
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Roy JA, 2010, COMPUTER, V43, P30, DOI 10.1109/MC.2010.284
   Shamsi K, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P173, DOI 10.1145/3060403.3060458
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Shukla Sanket, 2019, 2019 18th IEEE International Conference On Machine Learning And Applications (ICMLA), P406, DOI 10.1109/ICMLA.2019.00076
   Shukla S, 2019, INT CONF COMPIL ARCH, DOI 10.1145/3349569.3351538
   Shukla S, 2021, DES AUT CON, P967, DOI 10.1109/DAC18074.2021.9586330
   Shukla S, 2019, PROC INT C TOOLS ART, P590, DOI 10.1109/ICTAI.2019.00088
   Sirone D, 2019, DES AUT TEST EUROPE, P936, DOI [10.23919/date.2019.8715163, 10.23919/DATE.2019.8715163]
   Skudlarek JP, 2016, COMPUTER, V49, P28, DOI 10.1109/MC.2016.243
   Soos M, 2009, LECT NOTES COMPUT SC, V5584, P244, DOI 10.1007/978-3-642-02777-2_24
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Tseitin G.S., 1983, STUDIES CONSTRUCTI 2, P466, DOI DOI 10.1007/978-3-642-81955-128
   Winograd T, 2016, DES AUT CON, DOI 10.1145/2897937.2898099
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Xie Y, 2019, IEEE T COMPUT AID D, V38, P199, DOI 10.1109/TCAD.2018.2801220
   Yang JL, 2019, IEEE T COMPUT AID D, V38, P57, DOI 10.1109/TCAD.2018.2802870
   Yasin M, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967012
   Yasin M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1601, DOI 10.1145/3133956.3133985
   Yasin M, 2017, IEEE T INF FOREN SEC, V12, P2668, DOI 10.1109/TIFS.2017.2710954
   Yasin M, 2017, ASIA S PACIF DES AUT, P342, DOI 10.1109/ASPDAC.2017.7858346
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
NR 51
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 56
DI 10.1145/3510421
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700003
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, Z
   Schafer, BC
AF Wang, Zi
   Schafer, Benjamin Carrion
TI Learning from the Past: Efficient High-level Synthesis Design Space
   Exploration for FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE High-level synthesis; design space exploration; field-programmable gate
   arrays
ID PARETO ITERATIVE REFINEMENT; OPTIMIZATION; SUITE
AB The quest to democratize the use of Field-Programmable Gate Arrays (FPGAs) has given High-Level Synthesis (HLS) the final push to be widely accepted with FPGA vendors strongly supporting this VLSI design methodology to expand the FPGA user base. HLS takes as input an untimed behavioral description and generates efficient RTL (Verilog or VHDL). One major advantage of HLS is that it allows us to generate a variety of different micro-architectures from the same behavioral description by simply specifying different combination of synthesis options. In particular, commercial HLS tools make extensive use of synthesize directives in the form pragmas. This strength is also a weakness as it forces HLS users to fully understand how these synthesis options work and how they interact to efficiently set them to get a hardware implementation with the desired characteristics. Luckily, this process can be automated. Unfortunately, the search space grows supra-linearly with the number of synthesis options. To address this, this work proposes an automatic synthesis option tuner dedicated for FPGAs. We have explored a larger number of behavioral descriptions targeting ASICs and FPGAs and found out that due to the internal structure of the FPGA a large number of synthesis options combinations never lead to a Pareto-optimal design and, hence, the search space can be drastically reduced. Moreover, we make use of large database of DSE results that we have generated since we started working in this field to further accelerate the exploration process. For this, we use a technique based on perceptual hashing that allows our proposed explorer to recognize similar program structures in the new description to be explored and match them with structures in our database. This allows us to directly retrieve the pragma settings that lead to Pareto-optimal configurations. Experimental results show that the search space can be accelerated substantially while leading to finding most of the Pareto-optimal designs.
C1 [Wang, Zi; Schafer, Benjamin Carrion] Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75083 USA.
C3 University of Texas System; University of Texas Dallas
RP Wang, Z (corresponding author), Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75083 USA.
EM zi.wang5@utdallas.edu; schaferb@utdallas.edu
OI Carrion Schafer, Benjamin/0000-0002-4755-6503
CR [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   Buchner J., 2013, imagehash: A Python perceptual image hashing module
   Cilardo A, 2015, DES AUT TEST EUROPE, P163
   Cong J, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P107
   Cong Jason, 2012, P 2012 ACM IEEE INT, P379
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Ferretti L, 2020, IEEE T COMPUT AID D, V39, P3736, DOI 10.1109/TCAD.2020.3012750
   Ferretti L, 2021, IEEE T EMERG TOP COM, V9, P35, DOI 10.1109/TETC.2018.2794068
   Ferretti L, 2018, PR IEEE COMP DESIGN, P210, DOI 10.1109/ICCD.2018.00040
   Fridrich J., 2000, Proceedings International Conference on Information Technology: Coding and Computing (Cat. No.PR00540), P178, DOI 10.1109/ITCC.2000.844203
   Grigorian B, 2014, PR IEEE COMP DESIGN, P317, DOI 10.1109/ICCD.2014.6974700
   Hadjis S, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P111
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   KIRKPATRICK S, 1984, J STAT PHYS, V34, P975, DOI 10.1007/BF01009452
   Liu HY, 2013, DES AUT CON
   Liu HY, 2011, DES AUT CON, P399
   Mishra VK, 2014, INT SYMP ELECTRON SY, P10, DOI 10.1109/ISED.2014.10
   Pham NK, 2015, DES AUT TEST EUROPE, P157
   NEC CyberWorkBench, 2019, US
   Nishikawa H, 2020, ETRI J, V42, P527, DOI 10.4218/etrij.2020-0107
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Piccolboni L, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126566
   Prost-Boucle A, 2013, 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), P201, DOI 10.1109/DSD.2013.30
   Raje S, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P326, DOI 10.1109/ICCAD.1997.643538
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Schafer BC, 2012, IET COMPUT DIGIT TEC, V6, P153, DOI 10.1049/iet-cdt.2011.0115
   Schafer BC, 2020, IEEE T COMPUT AID D, V39, P2628, DOI 10.1109/TCAD.2019.2943570
   Schafer BC, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3041219
   Schafer BC, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209302
   Schafer BC, 2016, IEEE T COMPUT AID D, V35, P394, DOI 10.1109/TCAD.2015.2472007
   Schafer BC, 2015, IEEE EMBED SYST LETT, V7, P51, DOI 10.1109/LES.2015.2417216
   Schafer BC, 2014, IEEE EMBED SYST LETT, V6, P53, DOI 10.1109/LES.2014.2320556
   Schafer BC, 2010, IEEE T COMPUT AID D, V29, P153, DOI 10.1109/TCAD.2009.2035579
   Schafer BC, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P106, DOI 10.1109/VDAT.2009.5158106
   Sengupta A, 2014, PROCEDIA COMPUT SCI, V35, P63, DOI 10.1016/j.procs.2014.08.085
   Wang ZZ, 2020, PROCEEDINGS OF THE 2020 CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI'20), DOI 10.1145/3313831.3376271
   Wang Z, 2020, DES AUT TEST EUROPE, P145, DOI 10.23919/DATE48585.2020.9116309
   Xilinx Vivado HLx, 2019, US
   Xydis S, 2015, IEEE T COMPUT AID D, V34, P155, DOI 10.1109/TCAD.2014.2363392
   Xydis S, 2010, IEEE COMP SOC ANN, P104, DOI 10.1109/ISVLSI.2010.56
   Yu CH, 2018, DES AUT CON, DOI 10.1145/3195970.3196109
   Zacharopoulos G, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P91, DOI 10.1109/HPCS.2018.00030
   Zhao JR, 2017, ICCAD-IEEE ACM INT, P430, DOI 10.1109/ICCAD.2017.8203809
   Zhong GW, 2016, DES AUT CON, DOI 10.1145/2897937.2898040
   Zhong GW, 2014, PR IEEE COMP DESIGN, P456, DOI 10.1109/ICCD.2014.6974719
   Zuluaga M, 2012, ACM SIGPLAN NOTICES, V47, P119, DOI 10.1145/2345141.2248436
NR 47
TC 6
Z9 6
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 34
DI 10.1145/3495531
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900006
DA 2024-07-18
ER

PT J
AU Roy, P
   Banerjee, A
AF Roy, Pushpita
   Banerjee, Ansuman
TI A Framework for Validation of Synthesized MicroElectrode Dot Array
   Actuations for Digital Microfluidic Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microfluidics; verification; preconditions
ID ERROR RECOVERY; TECHNOLOGY; POINT
AB Digital Microfluidics is an emerging technology for automating laboratory procedures in biochemistry. With more and more complex biochemical protocols getting mapped to biochip devices and microfluidics receiving a wide adoption, it is becoming indispensable to develop automated tools and synthesis platforms that can enable a smooth transformation from complex cumbersome benchtop laboratory procedures to biochip execution. Given an informal/semi-formal assay description and a target microfluidic grid architecture on which the assay has to be implemented, a synthesis tool typically translates the high-level assay operations to low-level actuation sequences that can drive the assay realization on the grid. With more and more complex biochemical assay protocols being taken up for synthesis and biochips supporting a wider variety of operations (e.g., MicroElectrode Dot Arrays (MEDAs)), the task of assay synthesis is getting intricately complex. Errors in the synthesized assay descriptions may have undesirable consequences in assay operations, leading to unacceptable outcomes after execution on the biochips. In this work, we focus on the challenge of examining the correctness of synthesized protocol descriptions, before they are taken up for realization on a microfluidic biochip. In particular, we take up a protocol description synthesized for a MEDA biochip and adopt a formal analysis method to derive correctness proofs or a violation thereof, pointing to the exact operation in the erroneous translation. We present experimental results on a few bioassay protocols and show the utility of our framework for verifiable protocol synthesis.
C1 [Roy, Pushpita] Calcutta Univ, JD-2,JD Block,Sect 3, Kolkata 700106, W Bengal, India.
   [Roy, Pushpita; Banerjee, Ansuman] Indian Stat Inst Kolkata, Kolkata, India.
   [Roy, Pushpita; Banerjee, Ansuman] Indian Stat Inst, 203 Barrackpore Trunk Rd, Kolkata 700108, India.
C3 University of Calcutta; Indian Statistical Institute; Indian Statistical
   Institute Kolkata; Indian Statistical Institute; Indian Statistical
   Institute Kolkata
RP Roy, P (corresponding author), Calcutta Univ, JD-2,JD Block,Sect 3, Kolkata 700106, W Bengal, India.; Roy, P (corresponding author), Indian Stat Inst Kolkata, Kolkata, India.; Roy, P (corresponding author), Indian Stat Inst, 203 Barrackpore Trunk Rd, Kolkata 700108, India.
EM pushpita@isical.ac.in; ansuman@isical.ac.in
RI Roy, Pushpita/IAP-0263-2023
OI Roy, Pushpita/0009-0001-0164-7944
FU SERB, Government of India [EMR/2016/005977]
FX This work was partially funded by a grant from SERB, Government of India
   through an extra-mural research grant (Grant No. EMR/2016/005977).
CR Ananthanarayanan Vaishnavi, 2010, J Biol Eng, V4, P13, DOI 10.1186/1754-1611-4-13
   Autoprotocol, 2012, AUT OP STAND DES LIF
   Bhattacharjee S, 2013, 2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), P77, DOI 10.1109/ISED.2013.22
   Bhattacharjee S, 2014, I CONF VLSI DESIGN, P504, DOI 10.1109/VLSID.2014.94
   Chakrabarty Krishnendu, 2006, DIGITAL MICROFLUIDIC
   Chen ZK, 2011, BIOCHIP J, V5, P343, DOI 10.1007/s13206-011-5408-5
   Choi NW, 2007, NAT MATER, V6, P908, DOI 10.1038/nmat2022
   Chouksey Ramanuj, 2019, P 12 INN SOFTW ENG C, DOI [10.1145/3299771, DOI 10.1145/3299771]
   Curtis C, 2018, INT SYM CODE GENER, P365, DOI 10.1145/3168826
   Elfar M, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126538
   Eric K, 2018, AQUARIUM KLAVINS LAB
   Johnson R, 2019, THEOR COMPUT SCI, V765, P3, DOI 10.1016/j.tcs.2018.01.002
   Keszocze O, 2017, ASIA S PACIF DES AUT, P708, DOI 10.1109/ASPDAC.2017.7858407
   Lakin MR, 2016, THEOR COMPUT SCI, V632, P21, DOI 10.1016/j.tcs.2015.06.033
   Li Z., 2016, Impaired DNA double-strand break repair contributes to the age-associated rise of genomic instability in humans, P1, DOI DOI 10.1038/CDD.2016
   Li ZP, 2018, IEEE T COMPUT AID D, V37, P601, DOI 10.1109/TCAD.2017.2729347
   Li ZP, 2016, DES AUT CON, DOI 10.1145/2897937.2898028
   Liang TC, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3374213
   Liang TC, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P51, DOI 10.1145/3287624.3287697
   Lu GR, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3229052
   Lu GR, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3184388
   Luo Y, 2013, ICCAD-IEEE ACM INT, P622, DOI 10.1109/ICCAD.2013.6691181
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Mazutis L, 2013, NAT PROTOC, V8, P870, DOI 10.1038/nprot.2013.046
   Microfluidic Research Laboratory, 2021, POSTS ACT SEQ CONSTR
   Neuzil P, 2012, NAT REV DRUG DISCOV, V11, P620, DOI 10.1038/nrd3799
   Ott Jason, 2018, PROC ACM PROGRAM LAN, V2, DOI [10.1145/3276498, DOI 10.1145/3276498]
   Roy P, 2020, LECT NOTES COMPUT SC, V11960, P119, DOI 10.1007/978-3-662-61092-3_7
   Roy P, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3365993
   Sackmann EK, 2014, NATURE, V507, P181, DOI 10.1038/nature13118
   Shin SW, 2019, THEOR COMPUT SCI, V765, P67, DOI 10.1016/j.tcs.2017.10.011
   Sia SK, 2008, LAB CHIP, V8, P1982, DOI 10.1039/b817915h
   Sista R, 2008, LAB CHIP, V8, P2091, DOI 10.1039/b814922d
   Stoppe Jannis, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P170, DOI 10.1109/ISVLSI.2017.38
   Wang G, 2011, IET NANOBIOTECHNOL, V5, P152, DOI 10.1049/iet-nbt.2011.0018
   Wang G, 2014, IET NANOBIOTECHNOL, V8, P163, DOI 10.1049/iet-nbt.2012.0043
   Zhong ZW, 2019, IEEE T BIOMED CIRC S, V13, P292, DOI 10.1109/TBCAS.2018.2886952
   Zhong ZW, 2018, IEEE T MULTI-SCALE C, V4, P577, DOI 10.1109/TMSCS.2018.2827030
NR 38
TC 0
Z9 0
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 46
DI 10.1145/3460437
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000006
DA 2024-07-18
ER

PT J
AU Liu, K
   Yang, HY
   Ma, YZ
   Tan, B
   Yu, B
   Young, EFY
   Karri, R
   Garg, S
AF Liu, Kang
   Yang, Haoyu
   Ma, Yuzhe
   Tan, Benjamin
   Yu, Bei
   Young, Evangeline F. Y.
   Karri, Ramesh
   Garg, Siddharth
TI Adversarial Perturbation Attacks on ML-based CAD: A Case Study on
   CNN-based Lithographic Hotspot Detection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE ML-based CAD; security; adversarial perturbations; lithographic hotspot
   detection
AB There is substantial interest in the use of machine learning (ML)-based techniques throughout the electronic computer-aided design (CAD) flow, particularly those based on deep learning. However, while deep learning methods have surpassed state-of-the-art performance in several applications, they have exhibited intrinsic susceptibility to adversarial perturbations-small but deliberate alterations to the input of a neural network, precipitating incorrect predictions. In this article, we seek to investigate whether adversarial perturbations pose risks to ML-based CAD tools, and if so, how these risks can be mitigated. To this end, we use a motivating case study of lithographic hotspot detection, for which convolutional neural networks (CNN) have shown great promise. In this context, we show the first adversarial perturbation attacks on state-of-the-art CNN-based hotspot detectors; specifically, we show that small (on average 0.5% modified area), functionality preserving, and design-constraint-satisfying changes to a layout can nonetheless trick a CNN-based hotspot detector into predicting the modified layout as hotspot free (with up to 99.7% success in finding perturbations that flip a detector's output prediction, based on a given set of attack constraints). We propose an adversarial retraining strategy to improve the robustness of CNN-based hotspot detection and show that this strategy significantly improves robustness (by a factor of similar to 3) against adversarial attacks without compromising classification accuracy.
C1 [Liu, Kang; Tan, Benjamin; Karri, Ramesh; Garg, Siddharth] NYU, Tandon Sch Engn, Ctr Cybersecur, 370 Jay St, Brooklyn, NY 11201 USA.
   [Yang, Haoyu; Ma, Yuzhe; Yu, Bei; Young, Evangeline F. Y.] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, SHB913, Hong Kong, Peoples R China.
C3 New York University; New York University Tandon School of Engineering;
   Chinese University of Hong Kong
RP Liu, K (corresponding author), NYU, Tandon Sch Engn, Ctr Cybersecur, 370 Jay St, Brooklyn, NY 11201 USA.
EM kang.liu@nyu.edu; hyyang@cse.cuhk.edu.hk; yzma@cse.cuhk.edu.hk;
   benjamin.tan@nyu.edu; byu@cse.cuhk.edu.hk; fyyoung@cse.cuhk.edu.hk;
   rkarri@nyu.edu; sg175@nyu.edu
RI Yu, Bei/ABB-3824-2020; Tan, Benjamin/Q-8521-2019
OI Yu, Bei/0000-0001-6406-4810; Tan, Benjamin/0000-0002-7642-3638; Karri,
   Ramesh/0000-0001-7989-5617
FU National Science Foundation (NSF) through the NSF CAREER Award
   [1553419]; NSF SATC Award [1801495]; ONR Award [N00014-18-1-2058];
   NYU/NYUAD Center for Cyber Security
FX S. Garg was supported in part by the National Science Foundation (NSF)
   through the NSF CAREER Award No. 1553419 and NSF SATC Award No. 1801495.
   B. Tan and R. Karri were supported in part by ONR Award No.
   N00014-18-1-2058. R. Karri was supported in part by the NYU/NYUAD Center
   for Cyber Security.
CR Alawieh MB, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317832
   Basu K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315574
   Biggio B, 2018, PATTERN RECOGN, V84, P317, DOI 10.1016/j.patcog.2018.07.023
   Calma Company, 1987, GDSII STREAM FORM MA
   Cao Y, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P160, DOI 10.1145/3287624.3287689
   Chen Y, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P420, DOI [10.1145/3287624.3287685, 10.1109/TCAD.2019.2912948]
   Chollet F, 2015, KERAS
   Dhillon GS, 2018, ARXIV PREPRINT ARXIV
   Eykholt K, 2018, PROC CVPR IEEE, P1625, DOI 10.1109/CVPR.2018.00175
   Geng H, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P406, DOI 10.1145/3287624.3287684
   Goodfellow I. J., 2015, 3 INT C LEARNING REP
   Greathouse JL, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243484
   Gu TY, 2019, IEEE ACCESS, V7, P47230, DOI 10.1109/ACCESS.2019.2909068
   Guo C., 2018, 6 INT C LEARN REPR I
   Haaswijk W, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351885
   He HB, 2009, IEEE T KNOWL DATA EN, V21, P1263, DOI 10.1109/TKDE.2008.239
   Jiang YY, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317811
   Kahng AB, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P68, DOI 10.1145/3177540.3177554
   Kingma D. P., 2014, arXiv
   Knudsen Jesper, 2008, NANGATE 45NM OPEN CE
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Kurakin Alexey, 2017, INT C LEARN REPR
   Lin YB, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P82, DOI 10.1145/3177540.3178242
   Liu K, 2018, LECT NOTES COMPUT SC, V11050, P273, DOI 10.1007/978-3-030-00470-5_13
   Liu Yanpei, 2017, P 5 INT C LEARN REPR
   Liu YQ, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23291
   Madry A., 2018, ARXIV
   Matsunawa T, 2015, PROC SPIE, V9427, DOI 10.1117/12.2085790
   Meng DY, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P135, DOI 10.1145/3133956.3134057
   Metzen J.H., 2017, 5 INT C LEARN REPR I
   Montavon G, 2018, DIGIT SIGNAL PROCESS, V73, P1, DOI 10.1016/j.dsp.2017.10.011
   Moore Samuel K., 2018, DARPA PICKS ITS FIRS
   Moosavi-Dezfooli SM, 2017, PROC CVPR IEEE, P86, DOI 10.1109/CVPR.2017.17
   Nair V., 2010, P 27 INT C MACHINE L, P807
   Papernot N, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P506, DOI 10.1145/3052973.3053009
   Papernot N, 2016, P IEEE S SECUR PRIV, P582, DOI 10.1109/SP.2016.41
   Reddy V, 2018, ROU ADV CRIT DIVERS, P1
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Samangouei P., 2018, 6 INT C LEARN REPR I
   Sharif M, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1528, DOI 10.1145/2976749.2978392
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Tabrizi AF, 2018, DES AUT CON, DOI 10.1145/3195970.3195975
   Torres JA, 2012, ICCAD-IEEE ACM INT, P349
   Tramonti F, 2019, PSYCHOL HEALTH MED, V24, P27, DOI 10.1080/13548506.2018.1510131
   Tsipras D., 2019, P INT C LEARN REPR
   Wen WY, 2014, IEEE T COMPUT AID D, V33, P1671, DOI 10.1109/TCAD.2014.2351273
   Xie ZY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240843
   Xu WT, 2018, PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), P18, DOI 10.1109/CICTA.2018.8706076
   Xu XQ, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P161, DOI 10.1145/2872334.2872357
   Yang HY, 2017, DES AUT CON, DOI 10.1145/3061639.3062270
   Yang HY, 2019, PROC SPIE, V10962, DOI 10.1117/12.2515172
   Yang HY, 2019, IEEE T COMPUT AID D, V38, P1175, DOI 10.1109/TCAD.2018.2837078
   Yang Huizan, 2018, Aquaculture Studies, V18, P1
   Yang JP, 2019, INT J STRUCT STAB DY, V19, DOI 10.1142/S0219455419500081
   Yu BY, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P311, DOI 10.1145/3287624.3288749
   Yu CX, 2018, DES AUT CON, DOI 10.1145/3195970.3196026
   Yu YT, 2012, DES AUT CON, P1163
   Yuan K, 2019, P IEEE S SECUR PRIV, P952, DOI 10.1109/SP.2019.00032
   Zennaro E, 2018, 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), P413, DOI 10.1109/DSD.2018.00076
   Zhang HM, 2019, 2019 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION (ICMA), P11, DOI [10.1109/ICMA.2019.8816519, 10.1109/icma.2019.8816519]
NR 60
TC 18
Z9 18
U1 10
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 48
DI 10.1145/3408288
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Richthammer, V
   Fassnacht, F
   Glass, M
AF Richthammer, Valentina
   Fassnacht, Fabian
   Glass, Michael
TI Search-space Decomposition for System-level Design Space Exploration of
   Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design automation; complexity reduction; multi-objective optimization
ID ALGORITHMS
AB The development of large-scalemulti- andmany-core platforms and the rising complexity of embedded applications have led to a significant increase in the number of implementation possibilities for a single application. Furthermore, rising demands on safe, energy-efficient, or real-time capable application execution make the problem of determining feasible implementations that are optimal with respect to such design objectives even more of a challenge. State-of-the-art Design Space Exploration (DSE) techniques for this problem demonstrably suffer from the vast and sparse search spaces posed by modern embedded systems, emphasizing the need for novel design methodologies in this field. Based on the idea of reducing problem complexity by a suitable decomposition of the system specification-in particular, by a reduction of target architecture or task mapping options-the work at hand proposes a portfolio of dynamic decomposition mechanisms that automatically decompose any system specification based on a short pre-exploration of the complete system. We present a two-phase approach consisting of (a) a set of novel data extraction and representation techniques combined with (b) a selection of filtering operations that automatically extract a decomposed system specification based on information gathered during pre-exploration. In particular, we employ heat map data structures and threshold aswell as graph-partitioning filters to reduce problem complexity. The proposed decomposition procedure can seamlessly be integrated in any DSE flow, constituting a flexible extension for existing DSE approaches. Furthermore, it improves existing static decomposition techniques and other heuristics relying on information about the problem instance, since systems with irregular architectural topology or distribution of resource types can now be decomposed based on an automatic, problem-independent pre-exploration phase. We illustrate the efficiency of the proposed decomposition portfolio applied to state-of-the-art DSEs for many-core systems as well as networked embedded systems from the automotive domain. Experimental results show significant increases in optimization quality of up to 87% within constant DSE time compared to existing approaches.
C1 [Richthammer, Valentina; Fassnacht, Fabian; Glass, Michael] Ulm Univ, Inst Embedded Syst Real Time Syst, Albert Einstein Allee 11, D-89081 Ulm, Germany.
C3 Ulm University
RP Richthammer, V (corresponding author), Ulm Univ, Inst Embedded Syst Real Time Syst, Albert Einstein Allee 11, D-89081 Ulm, Germany.
EM valentina.richthammer@uni-ulm.de; fabian.fassnacht@uni-ulm.de;
   michael.glass@uni-ulm.de
RI Glaß, Michael/AAY-4451-2020
OI Glaß, Michael/0000-0002-8006-8843
CR Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 1988, Statistical Physics
   [Anonymous], 2015, OP DES SPAC EXPL FRA
   Benhaoua MK., 2014, J DIGIT INF MANAGE, V12, P293
   Benini L, 2011, ANN OPER RES, V184, P51, DOI 10.1007/s10479-010-0718-x
   Blickle T, 1998, DES AUTOM EMBED SYST, V3, P23, DOI 10.1023/A:1008899229802
   Brand M., 2019, CONCURR COMPUT PRACT
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Dick R., 2018, EMBEDDED SYSTEM SYNT
   Dutta MK, 2013, INT CONF CONTEMP, P108, DOI 10.1109/IC3.2013.6612172
   Emeretlis A, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2838733
   Feldmann AE, 2012, LEIBNIZ INT PR INFOR, V14, P100, DOI 10.4230/LIPIcs.STACS.2012.100
   Glass M, 2007, DES AUT TEST EUROPE, P409
   Goens A, 2018, 2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), P184, DOI 10.1109/MCSoC2018.2018.00039
   Goens A, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3095747
   Graf S, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656102
   Kang SH, 2012, IEEE SYM EMBED SYST, P28, DOI 10.1109/ESTIMedia.2012.6507026
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Kienhuis B, 2002, LECT NOTES COMPUT SC, V2268, P18
   Laumanns M, 2002, EVOL COMPUT, V10, P263, DOI 10.1162/106365602760234108
   Lazarz R, 2016, J COMPUT SCI-NETH, V17, P249, DOI 10.1016/j.jocs.2016.03.004
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lukasiewycz M, 2007, LECT NOTES COMPUT SC, V4501, P56
   Lukasiewycz M, 2013, DES AUT TEST EUROPE, P982
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Neubauer K, 2016, PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), P132, DOI 10.1109/SAMOS.2016.7818340
   Padmanabhan S, 2013, ACM SIGPLAN NOTICES, V48, P285, DOI 10.1145/2517327.2442547
   Panerati J., 2017, Handbook of Hardware/Software Codesign, P189
   Pathania A, 2018, DES AUT TEST EUROPE, P557, DOI 10.23919/DATE.2018.8342069
   Pourmohseni B., 2019, P 31 EUR C REAL TIM
   Reimann F, 2011, DES AUT CON, P393
   Richthammer V., 2018, P WORKSH METH BESCHR
   Richthammer V, 2018, DES AUT CON, DOI 10.1145/3195970.3195995
   Ruggiero M, 2008, INT J PARALLEL PROG, V36, P3, DOI 10.1007/s10766-007-0032-7
   Schwarzer T, 2018, IEEE T COMPUT AID D, V37, P297, DOI 10.1109/TCAD.2017.2695894
   Shafique Muhammad., 2014, Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES'14, P1
   Srinivasan V.P., 2014, J THEORET APPL INF T, V64, P1
   Weichslgartner A, 2014, 2014 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2656075.2656083
   Zitzler E, 2003, IEEE T EVOLUT COMPUT, V7, P117, DOI 10.1109/TEVC.2003.810758
   Zitzler E, 2000, EVOL COMPUT, V8, P173, DOI 10.1162/106365600568202
NR 41
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 14
DI 10.1145/3369388
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800002
DA 2024-07-18
ER

PT J
AU Wang, NX
   Pomeranz, I
   Reddy, S
   Sinha, A
   Venkataraman, S
AF Wang, Naixing
   Pomeranz, Irith
   Reddy, Sudhakar
   Sinha, Arani
   Venkataraman, Srikanth
TI Layout Resynthesis by Applying Design-for-manufacturability Guidelines
   to Avoid Low-coverage Areas of a Cell-based Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design-for-manufacturability (DFM) guidelines; layout resynthesis;
   systematic defects; undetectable faults
ID DFM
AB Design-for-manufacturability (DFM) guidelines are recommended layout design practices intended to capture layout features that are difficult to manufacture correctly. Avoiding such features prevents the occurrence of potential systematic defects. Layout features that result in DFM guideline violations may not be avoided completely due to the design constraints of chip area, performance, and power consumption. A framework for translating DFM guideline violations into potential systematic defects, and faults, was described earlier. In a cell-based design, the translated faults may be internal or external to cells. In this article, we focus on undetectable faults that are external to cells. Using a resynthesis procedure that makes fine changes to the layout while maintaining the design constraints, we target areas of the design where large numbers of external faults related to DFM guideline violations are undetectable. By eliminating the corresponding DFM guideline violations, we ensure that the circuit does not suffer from low-coverage areas that may result in detectable systematic defects escaping detection, but failing the circuit in the field. The layout resynthesis procedure is applied to benchmark circuits and logic blocks of the OpenSPARC T1 microprocessor. Experimental results indicate that the improvement in the coverage of potential systematic defects is significant.
C1 [Wang, Naixing; Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Reddy, Sudhakar] Univ Iowa, Elect & Comp Engn Dept, Iowa City, IA 52242 USA.
   [Sinha, Arani; Venkataraman, Srikanth] Intel Corp, Hillsboro, OR 97124 USA.
C3 Purdue University System; Purdue University; University of Iowa; Intel
   Corporation
RP Wang, NX (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM wang2489@purdue.edu; pomeranz@purdue.edu; sudhakar-reddy@uiowa.edu;
   arani.sinha@intel.com; srikanth.venkataraman@intel.com
FU NSF [CCF-1714147]
FX The work of N. Wang and I. Pomeranz was supported in part by NSF Grant
   No. CCF-1714147.
CR Acero Cesar, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342383
   [Anonymous], 2007, PROC INT TEST CONF
   Blanton RD, 2013, ICCAD-IEEE ACM INT, P99, DOI 10.1109/ICCAD.2013.6691104
   Brodsky M, 2005, ASMC PROC, P64
   CHIU S, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P271, DOI 10.1145/127601.127679
   Desineni R, 2010, ASMC PROC, P317, DOI 10.1109/ASMC.2010.5551472
   Devtaprasanna N., 2005, P INT TEST C, V10, P265
   Dongok Kim, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P206, DOI 10.1109/VTS.2010.5469577
   FUJITA M, 2014, P IEEE ITC SEATTL WA, P1, DOI DOI 10.1109/OCEANS-TAIPEI.2014.6964411
   Guardiani C, 2004, PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P309, DOI 10.1109/CICC.2004.1358808
   Gupta P, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P754
   Howell W, 2018, 2018 IEEE INT TEST C, P1
   Jhaveri T., 2008, P SOC PHOTO-OPT INS, V6924, P10
   KAJIHARA S, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P436, DOI 10.1109/ICCAD.1993.580093
   Krishnamurthy B., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P695, DOI 10.1145/37888.38000
   Krstic A, 1996, EUR CONF DESIG AUTOM, P486, DOI 10.1109/EDTC.1996.494345
   Kruseman B, 2004, INT TEST CONF P, P290
   Kundu S., 2011, 2011 Power Systems Computation Conference, P1
   Liu Y., 2016, P INT TEST C, P1
   Maxwell N, 2017, IN PRAISE OF NATURAL PHILOSOPHY: A REVOLUTION FOR THOUGHT AND LIFE, P1
   Moghaddam E., 2016, P ITC, P1
   Nardi A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P796, DOI 10.1109/DATE.2004.1268978
   PAPACHRISTOU CA, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P378, DOI 10.1145/127601.127698
   Pomeranz Irith, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P221, DOI 10.1109/VTS.2010.5469573
   Pomeranz I., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P923, DOI 10.1109/TEST.1999.805824
   POMERANZ I, 1995, DES AUT CON, P126
   Pomeranz I., 2014, ACM T DES AUTOMAT EL, V19, P1
   Pomeranz I, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2778953
   Pomeranz I, 2010, IEEE T COMPUT AID D, V29, P1135, DOI 10.1109/TCAD.2010.2046448
   Ravi S, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2627754
   Schuermyer C., 2005, International Test Conference, P9
   Seshadri B., 2012, P INT TEST C, P1
   Sinha A., 2017, 2017 IEEE International Test Conference (ITC), P1
   Stine JE, 2005, 2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, P67, DOI 10.1109/MSE.2005.8
   Tabery C., 2006, International Symposium on Quality Electronic Design, P265
   Tam WC, 2011, DES AUT CON, P65
   Turakhia R, 2009, IEEE VLSI TEST SYMP, P167, DOI 10.1109/VTS.2009.37
   Wang N., 2018, RESYNTHESIS AVOIDING
   Wang S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1296, DOI 10.1109/DATE.2004.1269074
   Wang S., 2007, P DES AUT TEST EUR, P1
   Wang SJ, 2006, ASIAN TEST SYMPOSIUM, P169
   Wang SJ, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391972
   Yang JS, 2012, IEEE T COMPUT, V61, P1473, DOI 10.1109/TC.2011.189
NR 43
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 42
DI 10.1145/3325066
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500005
OA Bronze
DA 2024-07-18
ER

PT J
AU Lin, CH
   Kang, CK
   Hsiu, PC
AF Lin, Chun-Han
   Kang, Chih-Kai
   Hsiu, Pi-Cheng
TI Quality-Enhanced OLED Power Savings on Mobile Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE OLED displays; power savings; image enhancement; mobile devices
AB In the future, mobile systems will increasingly feature more advanced organic light-emitting diode (OLED) displays. The power consumption of these displays is highly dependent on the image content. However, existing OLED power-saving techniques either change the visual experience of users or degrade the visual quality of images in exchange for a reduction in the power consumption. Some techniques attempt to enhance the image quality by employing a compound objective function. In this article, we present a win-win scheme that always enhances the image quality while simultaneously reducing the power consumption. We define metrics to assess the benefits and cost for potential image enhancement and power reduction. We then introduce algorithms that ensure the transformation of images into their quality-enhanced power-saving versions. Next, the win-win scheme is extended to process videos at a justifiable computational cost. All the proposed algorithms are shown to possess the win-win property without assuming accurate OLED power models. Finally, the proposed scheme is realized through a practical camera application and a video camcorder on mobile devices. The results of experiments conducted on a commercial tablet with a popular image database and on a smartphone with real-world videos are very encouraging and provide valuable insights for future research and practices.
C1 [Lin, Chun-Han] Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 116, Taiwan.
   [Kang, Chih-Kai; Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan.
C3 National Taiwan Normal University; Academia Sinica - Taiwan
RP Lin, CH (corresponding author), Natl Taiwan Normal Univ, Dept Comp Sci & Informat Engn, Taipei 116, Taiwan.
EM chlin@ntnu.edu.tw; akaikang@citi.sinica.edu.tw;
   pchsiu@citi.sinica.edu.tw
RI Lin, Chun-Han/Y-1545-2019; Hsiu, Pi-Cheng/GSJ-1102-2022; Hsiu,
   Pi-Cheng/ABC-3210-2020
OI Lin, Chun-Han/0000-0002-0214-0256; Hsiu, Pi-Cheng/0000-0001-8035-4033
FU Ministry of Science and Technology of Taiwan [104-2628-E-001-003-MY3,
   106-2221-E-003-004-MY3]
FX The work was supported by the Ministry of Science and Technology of
   Taiwan under Grants No. 104-2628-E-001-003-MY3 and No.
   106-2221-E-003-004-MY3.
CR Agaian SS, 2001, IEEE T IMAGE PROCESS, V10, P367, DOI 10.1109/83.908502
   [Anonymous], 1991, KODAK LOSSLESS TRUE
   Arici T, 2009, IEEE T IMAGE PROCESS, V18, P1921, DOI 10.1109/TIP.2009.2021548
   Betts-LaCroix J., 2010, US Patent, Patent No. [0149223 A1, 0149223]
   Chen X, 2012, DES AUT CON, P1000
   Chen XL, 2014, ADV MECH ENG, DOI 10.1155/2014/943092
   Cheng XD, 2016, IEEE VTS VEH TECHNOL, DOI 10.1109/VTCSpring.2016.7504065
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Dong M., 2011, Proceedings of the 9th international conference on Mobile systems, applications, and services, MobiSys '11, P85
   Dong MA, 2012, IEEE T MOBILE COMPUT, V11, P1587, DOI 10.1109/TMC.2011.167
   Dong MA, 2009, I SYMPOS LOW POWER E, P339
   Kang CK, 2015, I SYMPOS LOW POWER E, P267, DOI 10.1109/ISLPED.2015.7273525
   Lee C, 2012, IEEE T IMAGE PROCESS, V21, P80, DOI 10.1109/TIP.2011.2159387
   Lin C.-W., 2014, Proceedings of the 51st Annual Design Automation Conference (DAC'14), P1
   Lin HL, 2018, IEEE T SYST MAN CY-S, V48, P1131, DOI 10.1109/TSMC.2016.2645599
   Lin WS, 2011, J VIS COMMUN IMAGE R, V22, P297, DOI 10.1016/j.jvcir.2011.01.005
   Nam YO, 2014, IEEE T IMAGE PROCESS, V23, P3308, DOI 10.1109/TIP.2014.2324288
   Shin D, 2013, IEEE T COMPUT AID D, V32, P1017, DOI 10.1109/TCAD.2013.2248193
   Shin D, 2011, DES AUT CON, P53
   Wang Q, 2007, IEEE T CONSUM ELECTR, V53, P757, DOI 10.1109/TCE.2007.381756
   Wee TK, 2013, UBICOMP'13: PROCEEDINGS OF THE 2013 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P573, DOI 10.1145/2493432.2493445
   Xue WF, 2014, IEEE T IMAGE PROCESS, V23, P684, DOI 10.1109/TIP.2013.2293423
   Zhao M., 2013, Multimedia and Expo (ICME), 2013 IEEE International Conference on, P1
NR 23
TC 3
Z9 3
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 1
DI 10.1145/3243215
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700001
DA 2024-07-18
ER

PT J
AU Xie, MM
   Pan, C
   Zhao, MY
   Liu, YP
   Xue, CJ
   Hu, JT
AF Xie, Mimi
   Pan, Chen
   Zhao, Mengying
   Liu, Yongpan
   Xue, Chun Jason
   Hu, Jingtong
TI Avoiding Data Inconsistency in Energy Harvesting Powered Embedded
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Energy harvesting; inconsistency; adaptive checkpointing
ID COMPUTATION
AB Energy harvesting is becoming a favorable alternative to power future generation embedded systems, as it is more environmentally and user friendly. However, energy harvesting powered embedded systems suffer from frequent execution interruption due to unstable energy supply. To tackle this problem, nonvolatile memory has been deployed to save the whole volatile state for computation. When power resumes, the processor can restore the state back to volatile memories and continue execution. However, without careful consideration, the process of checkpointing and resuming could cause inconsistency between volatile and nonvolatile memories, which leads to irreversible errors. In this article, we propose a consistency-aware adaptive check-pointing scheme that ensures correctness for all checkpoints. The proposed technique efficiently identifies all possible inconsistency positions in programs and inserts auxiliary code to ensure correctness by offline analysis. In addition, adaptive checkpointing assisted register file profiling and online tracking techniques further reduce the overhead of each checkpoint. Evaluation results show that the proposed checkpointing strategy can successfully eliminate inconsistency errors and greatly reduce the checkpointing overhead.
C1 [Xie, Mimi; Pan, Chen; Hu, Jingtong] Univ Pittsburgh, Sch Elect & Comp Engn, Pittsburgh, PA 15261 USA.
   [Zhao, Mengying] Shandong Univ, Sch Comp Sci & Technol, Qingdao 266237, Peoples R China.
   [Liu, Yongpan] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Dept Comp Sci, Tat Chee Ave, Kowloon, Hong Kong, Peoples R China.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Shandong University; Tsinghua University; City University
   of Hong Kong
RP Xie, MM (corresponding author), Univ Pittsburgh, Sch Elect & Comp Engn, Pittsburgh, PA 15261 USA.
EM mm.xie@pitt.edu; chen.pan@pitt.edu; zhaomengying@sdu.edu.cn;
   ypliu@tsinghua.edu.cn; jasonxue@cityu.edu.hk; jthu@pitt.edu
RI liu, yongpan/J-4493-2012
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 11214115]; NSF [CNS-1464429]; NSFC [61674097]
FX This work was supported in part by a grant from the Research Grants
   Council of the Hong Kong Special Administrative Region, China (Project
   No. CityU 11214115). This work was also partially supported by NSF
   CNS-1464429 and NSFC 61674097.
CR [Anonymous], 2001, LECT NOTES COMPUTER, DOI DOI 10.1007/3-540-45427-6_25
   [Anonymous], P 52 ANN DES AUT C D
   [Anonymous], 2011, Solid- State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE In- ternational
   Balsamo D, 2016, IEEE T COMPUT AID D, V35, P1968, DOI 10.1109/TCAD.2016.2547919
   Balsamo D, 2015, IEEE EMBED SYST LETT, V7, P15, DOI 10.1109/LES.2014.2371494
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Jayakumar H, 2014, I CONF VLSI DESIGN, P330, DOI 10.1109/VLSID.2014.63
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Karp R, 1972, COMPLEXITY COMPUTER, V40, P85, DOI 10.1007/978-3-540-68279-08
   Kawai Shinji, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P508, DOI 10.1109/ISSCC.2008.4523280
   Khan Qadeer A., 2009, TECHNICAL REPORT
   Leonov V, 2013, IEEE SENS J, V13, P2284, DOI 10.1109/JSEN.2013.2252526
   Liu Yongpan, 2015, P 52 ANN DES AUT C, P150
   Lucia B, 2015, ACM SIGPLAN NOTICES, V50, P575, DOI [10.1145/2737924.2737978, 10.1145/2813885.2737978]
   Mirhoseini A, 2013, I SYMPOS LOW POWER E, P27, DOI 10.1109/ISLPED.2013.6629262
   Ransford B., 2014, P WORKSH MEM SYST PE, P1
   Ransford B., 2008, HotPower, P5
   Ransford B, 2011, ACM SIGPLAN NOTICES, V46, P159, DOI [10.1145/1961296.1950386, 10.1145/1961295.1950386]
   Shenck NS, 2001, IEEE MICRO, V21, P30, DOI 10.1109/40.928763
   Shiga H, 2010, IEEE J SOLID-ST CIRC, V45, P142, DOI 10.1109/JSSC.2009.2034414
   Sudevalayam S, 2011, IEEE COMMUN SURV TUT, V13, P443, DOI 10.1109/SURV.2011.060710.00094
   Taneja J, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P407, DOI 10.1109/IPSN.2008.67
   Texas Instruments, MSP430FRXX MICR
   Wang C, 2014, ASIA S PACIF DES AUT, P379, DOI 10.1109/ASPDAC.2014.6742919
   Xie MM, 2015, ASIA S PACIF DES AUT, P316, DOI 10.1109/ASPDAC.2015.7059024
   Zhao MY, 2015, DES AUT TEST EUROPE, P567
NR 27
TC 16
Z9 17
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 38
DI 10.1145/3182170
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200012
DA 2024-07-18
ER

PT J
AU Trinadh, AS
   Potluri, S
   Babu, CHS
   Kamakoti, V
   Singh, SG
AF Trinadh, A. Satya
   Potluri, Seetal
   Babu, Sobhan C. H.
   Kamakoti, V.
   Singh, Shiv Govind
TI Optimal Don't Care Filling for Minimizing Peak Toggles During At-Speed
   Stuck-At Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE At-speed stuck-at testing; peak test power; test cube ordering; don't
   care filling; dynamic programming; max scatter Hamiltonian path
   algorithm; greedy pruning; simulated annealing
ID SMALL-DELAY DEFECTS; PATTERN GENERATION; POWER REDUCTION; SCAN;
   SELECTION
AB Due to the increase in manufacturing/environmental uncertainties in the nanometer regime, testing digital chips under different operating conditions becomes mandatory. Traditionally, stuck-at tests were applied at slow speed to detect structural defects and transition fault tests were applied at-speed to detect delay defects. Recently, it was shown that certain cell-internal defects can only be detected using at-speed stuck-at testing. Stuck-at test patterns are power hungry, thereby causing excessive voltage droop on the power grid, delaying the test response, and finally leading to false delay failures on the tester. This motivates the need for peak power minimization during at-speed stuck-at testing. In this article, we use input toggle minimization as a means to minimize a circuit's power dissipation during at-speed stuck-at testing under the Combinational State Preservation scan (CSP-scan) Design-For-Testability (DFT) scheme. For circuits whose test sets are dominated by don't cares, this article maps the problem of optimal X-filling for peak input toggle minimization to a variant of the interval coloring problem and proposes a Dynamic Programming (DP) algorithm (DP-fill) for the same along with a theoretical proof for its optimality. For circuits whose test sets are not dominated by don't cares, we propose a max scatter Hamiltonian path algorithm, which ensures that the ordering is done such that the don't cares are evenly distributed in the final ordering of test cubes, thereby leading to better input toggle savings than DP-fill. The proposed algorithms, when experimented on ITC99 benchmarks, produced peak power savings of up to 48% over the best-known algorithms in literature. We have also pruned the solutions thus obtained using Greedy and Simulated Annealing strategies with iterative 1-bit neighbor-hood to validate our idea of optimal input toggle minimization as an effective technique for minimizing peak power dissipation during at-speed stuck-at testing.
C1 [Trinadh, A. Satya; Babu, Sobhan C. H.; Singh, Shiv Govind] IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, Andhra Pradesh, India.
   [Potluri, Seetal; Kamakoti, V.] IIT Madras, Dept Elect Engn, Madras, Tamil Nadu, India.
   [Trinadh, A. Satya; Babu, Sobhan C. H.] Indian Inst Technol Hyderabad, Dept Comp Sci & Engn, Khandi 502285, Telangana, India.
   [Singh, Shiv Govind] Indian Inst Technol Hyderabad, Dept Elect Engn, Khandi 502285, Telangana, India.
   [Potluri, Seetal] Indian Inst Technol Madras, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
   [Kamakoti, V.] Indian Inst Technol Madras, Dept Comp Sci & Engn, Madras 600036, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Hyderabad; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Madras; Indian Institute
   of Technology System (IIT System); Indian Institute of Technology (IIT)
   - Hyderabad; Indian Institute of Technology System (IIT System); Indian
   Institute of Technology (IIT) - Hyderabad; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Madras; Indian Institute of Technology System (IIT System); Indian
   Institute of Technology (IIT) - Madras
RP Trinadh, AS (corresponding author), IIT Hyderabad, Dept Comp Sci & Engn, Hyderabad, Andhra Pradesh, India.; Trinadh, AS (corresponding author), Indian Inst Technol Hyderabad, Dept Comp Sci & Engn, Khandi 502285, Telangana, India.
RI Potluri, Seetal/AAV-6872-2020; Potluri, Seetal/IXW-8316-2023
OI Potluri, Seetal/0000-0002-4054-7743; Potluri,
   Seetal/0000-0002-4054-7743; IIT Hyderabad, EE
   Department/0000-0002-5880-4023
CR Ahmed N, 2006, DES AUT CON, P320, DOI 10.1109/DAC.2006.229261
   Almukhaizim S., 2008, ITC, P1
   [Anonymous], IEEE INT C REHABIL R
   [Anonymous], 2000, INTRO GRAPH THEORY
   Arkin EM, 1997, PROCEEDINGS OF THE EIGHTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P211
   Bao F, 2013, J ELECTRON TEST, V29, P35, DOI 10.1007/s10836-012-5345-9
   Bhunia S, 2005, DES AUT TEST EUROPE, P1136, DOI 10.1109/DATE.2005.27
   Bhunia S, 2005, IEEE T VLSI SYST, V13, P384, DOI 10.1109/TVLSI.2004.842885
   Bhunia S, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P314, DOI 10.1109/DFTVS.2004.1347854
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Dervisoglu B. I., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P365, DOI 10.1109/TEST.1991.519696
   Devanathan VR, 2007, IEEE VLSI TEST SYMP, P167, DOI 10.1109/VTS.2007.34
   Devanathan V. R., 2007, INT TEST C
   Gerstendorfer S., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P77, DOI 10.1109/TEST.1999.805616
   Girard P., 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), P296, DOI 10.1109/ISCAS.1998.706917
   Girard P, 2010, POWER-AWARE TESTING AND TEST STRATEGIES FOR LOW POWER DEVICES, P1, DOI 10.1007/978-1-4419-0928-2
   Girard P., 1999, AS TEST S
   Goel SK, 2010, ASIAN TEST SYMPOSIUM, P307, DOI 10.1109/ATS.2010.59
   LaRusic J, 2012, J HEURISTICS, V18, P473, DOI 10.1007/s10732-012-9194-6
   Lee KJ, 2000, PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), P453, DOI 10.1109/ATS.2000.893666
   Lin XJ, 2008, ASIAN TEST SYMPOSIUM, P329, DOI 10.1109/ATS.2008.33
   McCluskey EJ, 2000, INT TEST CONF P, P336, DOI 10.1109/TEST.2000.894222
   Pant P., 2010, P ITC, P1
   Parimi N, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P332, DOI 10.1109/DFTVS.2004.1347857
   Pomeranz I, 2015, IEEE T VLSI SYST, V23, P1936, DOI 10.1109/TVLSI.2014.2345762
   Potluri S., 2015, THESIS
   Potluri S, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2790297
   Potluri S, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P463, DOI 10.1109/ICCD.2013.6657083
   Sankaralingam R, 2002, IEEE VLSI TEST SYMP, P153, DOI 10.1109/VTS.2002.1011127
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Trinadh AS, 2013, J LOW POWER ELECTRON, V9, P264, DOI 10.1166/jolpe.2013.1255
   Trinadh AS, 2014, J LOW POWER ELECTRON, V10, P107, DOI 10.1166/jolpe.2014.1302
   Vorisek V, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P120, DOI 10.1109/DATE.2004.1269217
   Yao CH, 2011, IEEE T COMPUT AID D, V30, P317, DOI 10.1109/TCAD.2010.2079350
   Yilmaz M, 2010, IEEE T COMPUT AID D, V29, P760, DOI 10.1109/TCAD.2010.2043591
NR 35
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 5
DI 10.1145/3084684
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900005
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Pomeranz, I
   Amyeen, ME
   Venkataraman, S
AF Pomeranz, Irith
   Amyeen, M. Enamul
   Venkataraman, Srikanth
TI Test Modification for Reduced Volumes of Fail Data
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Defect diagnosis; fail data volume; full-scan circuits;
   test generation
ID DIAGNOSIS
AB As part of a yield improvement process, fail data is collected from faulty units. Several approaches exist for reducing the tester time and the volume of fail data that needs to be collected based on the observation that a subset of the fail data is sufficient for accurate defect diagnosis. This article addresses the volume of fail data by considering the test set that is used for collecting fail data. It observes that certain faults from a set of target faults produce significantly larger numbers of faulty output values (and therefore significantly larger volumes of fail data) than other faults under a given test set. Based on this observation, it describes a procedure for modifying the test set to reduce the maximum number of faulty output values that a target fault produces. When defects are considered in a simulation experiment, and a defect diagnosis procedure is applied to the fail data that they produce, two effects are observed: the maximum and average numbers of faulty output values per defect are reduced significantly with the modified test set, and the quality of diagnosis is similar or even improved with the modified test set.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, 465 NorthWestern Ave, W Lafayette, IN 47907 USA.
   [Amyeen, M. Enamul; Venkataraman, Srikanth] Intel Corp, 2501 NW 229th St, Hillsboro, OR 97124 USA.
C3 Purdue University System; Purdue University; Intel Corporation
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 NorthWestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu; enamul.amyeen@intel.com;
   srinkanth.venkataraman@intel.com
CR Abramovici M, 2002, DES AUT CON, P713, DOI 10.1109/DAC.2002.1012717
   Abramovici M., 1995, DIGITAL SYSTEMS TEST
   Bodhe S, 2016, IEEE VLSI TEST SYMP
   Chess B, 1999, IEEE T COMPUT AID D, V18, P346, DOI 10.1109/43.748164
   Fan X., 2012, P INT TEST C, P1
   Huang Y., 2006, Proceedings of the 6th IEEE/ACM Int'l Symposium on Cluster, Cloud and Grid Computing CCGRID, P1
   Kundu S, 2015, DES AUT TEST EUROPE, P1285
   Kurimoto M, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159549
   Pomeranz I., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P272, DOI 10.1109/ICCAD.1992.279361
   Pomeranz I., 2014, P 2014 IEEE COMP SOC
   Pomeranz I, 2014, IEEE T COMPUT AID D, V33, P2010, DOI 10.1109/TCAD.2014.2358936
   Ramprasath S, 2015, DES AUT CON, DOI 10.1145/2744769.2744796
   RYAN PG, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P508, DOI 10.1109/ICCAD.1993.580105
   Taouil M, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699832
   Venkataraman S, 2000, INT TEST CONF P, P253, DOI 10.1109/TEST.2000.894213
   Wang HF, 2012, DES AUT CON, P567
   Zorian Y, 2002, DES AUT CON, P709, DOI 10.1109/DAC.2002.1012716
NR 17
TC 4
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 67
DI 10.1145/3065925
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900010
DA 2024-07-18
ER

PT J
AU Xue, YK
   Li, J
   Nazarian, S
   Bogdan, P
AF Xue, Yuankun
   Li, Ji
   Nazarian, Shahin
   Bogdan, Paul
TI Fundamental Challenges Toward Making the IoT a Reachable Reality: A
   Model-Centric Investigation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Internet of Things; mathematical modeling; optimization; challenges
ID SIDE-CHANNEL ANALYSIS; HARDWARE SECURITY; INTERNET; SYSTEMS; EFFICIENT;
   CIRCUIT; STORAGE; LEAKAGE
AB Constantly advancing integration capability is paving the way for the construction of the extremely large scale continuum of the Internet where entities or things from vastly varied domains are uniquely addressable and interacting seamlessly to form a giant networked system of systems known as the Internet-of-Things (IoT). In contrast to this visionary networked system paradigm, prior research efforts on the IoT are still very fragmented and confined to disjoint explorations of different applications, architecture, security, services, protocol, and economical domains, thus preventing design exploration and optimization from a unified and global perspective. In this context, this survey article first proposes a mathematical modeling framework that is rich in expressivity to capture IoT characteristics from a global perspective. It also sets forward a set of fundamental challenges in sensing, decentralized computation, robustness, energy efficiency, and hardware security based on the proposed modeling framework. Possible solutions are discussed to shed light on future development of the IoT system paradigm.
C1 [Xue, Yuankun; Li, Ji; Nazarian, Shahin; Bogdan, Paul] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Xue, YK (corresponding author), Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
EM yuankunx@usc.edu; jli724@usc.edu; shahin.nazarian@usc.edu;
   pbogdan@usc.edu
RI Xue, Yuankun/AAZ-9626-2021; Bogdan, Paul/V-6865-2019; Bogdan,
   Paul/ITT-2991-2023; Li, Ji/X-5599-2018; Xue, Yuankun/AEZ-9718-2022
OI Li, Ji/0000-0003-4699-084X; 
FU National Science Foundation (NSF) [1331610, 1453860]; Direct For
   Computer & Info Scie & Enginr; Division Of Computer and Network Systems
   [1453860] Funding Source: National Science Foundation; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [1331610] Funding Source: National Science Foundation
FX This work was supported by the National Science Foundation (NSF) under
   grants 1331610 and 1453860. Authors' addresses: Y. Xue, J. Li, S.
   Nazarian, and P. Bogdan, Ming Hsieh Department of Electrical
   Engineering, University of Southern California, CA, 90089;
CR Abinaya B, 2015, 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), P995, DOI 10.1109/ECS.2015.7125064
   Aggarwal C.C., 2013, Managing and Mining Sensor Data, P383, DOI DOI 10.1007/978-1-4614-6309-2_12
   [Anonymous], 2015, IEEE INT SOLID STATE
   [Anonymous], 2014, ARXIV14066614
   [Anonymous], 2014, PROC 1 ACM C INFORM, DOI DOI 10.1145/2660129.2660144
   [Anonymous], 2010, 89 TRANSP RES BOARD
   Arjunan P., 2012, Proceedings of the Fourth ACM Workshop on Embedded Sensing Systems for Energy-Efficiency in Buildings, P80
   Arora Manish, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P559
   Babazadeh H., 2014, ISGT, P1
   Bardine A, 2014, IEEE T VLSI SYST, V22, P185, DOI 10.1109/TVLSI.2012.2231949
   Battista L, 2014, APPL ENERG, V136, P357, DOI 10.1016/j.apenergy.2014.09.035
   Bogdan P, 2015, DES AUT TEST EUROPE, P253
   Bogdan Paul., 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS), P1
   Bonomi Flavio, 2012, P 1 MCC WORKSH MOB C, P13, DOI 10.1145/2342509.2342513
   Braun Benjamin A., 2015, ARXIV150600189
   Brunekreef Bert, 2009, Res Rep Health Eff Inst, P5
   Chakrabortty A, 2012, POWER ELECTRON POWER, P343, DOI 10.1007/978-1-4614-1605-0_18
   Chang Meng-Fan, 2015, P 2015 IEEE INT SOL, P1
   Chang N, 2014, ICCAD-IEEE ACM INT, P175, DOI 10.1109/ICCAD.2014.7001349
   Cimler R, 2014, PROCEEDINGS OF THE 18TH INTERNATIONAL DATABASE ENGINEERING AND APPLICATIONS SYMPOSIUM (IDEAS14), P298, DOI 10.1145/2628194.2628217
   Cisco, 2015, BUILD SEC MAN NETW T
   Clark A, 2016, COMMUN CONTROL ENG, P1, DOI 10.1007/978-3-319-26977-1
   Cocchi RP, 2014, DES AUT CON, DOI 10.1145/2593069.2602554
   Datta SK, 2014, 2014 IEEE WORLD FORUM ON INTERNET OF THINGS (WF-IOT), P514, DOI 10.1109/WF-IoT.2014.6803221
   Delvaux J, 2014, IEEE T CIRCUITS-I, V61, P1701, DOI 10.1109/TCSI.2013.2290845
   Demme J, 2012, CONF PROC INT SYMP C, P106, DOI 10.1109/ISCA.2012.6237010
   Ding CW, 2016, IEEE INT SYMP CIRC S, P173, DOI 10.1109/ISCAS.2016.7527198
   El Massad M, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23218
   Fadhil Nazar, 2014, ENERGY HARVESTING US
   Fan JF, 2014, ASIAN TEST SYMPOSIUM, P354, DOI 10.1109/ATS.2014.71
   Fang X, 2015, IEEE INT CONF ASAP, P154, DOI 10.1109/ASAP.2015.7245724
   Fawzi H, 2014, IEEE T AUTOMAT CONTR, V59, P1454, DOI 10.1109/TAC.2014.2303233
   Frey Jonathan, 2015, P 58 INT MIDWEST S C, P1
   Gentry Craig, 2009, FULLY HOMOMORPHIC EN, V20
   Ghorbani M., 2013, P 9 IEEEACMIFIP INT, P17
   Giuliano R, 2014, IEEE INT CONF DISTR, P257, DOI 10.1109/DCOSS.2014.50
   Gonizzi P, 2015, INFORM FUSION, V22, P16, DOI 10.1016/j.inffus.2013.04.003
   Haksoo Choi, 2012, 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom), P1004, DOI 10.1109/TrustCom.2012.120
   Hasan R, 2015, IEEE INT CONF MOB CL, P183, DOI 10.1109/MobileCloud.2015.37
   Heidari Soroush, 2015, 2015 Sixth International Green and Sustainable Computing Conference (IGSC), P1, DOI 10.1109/IGCC.2015.7393721
   Hills Gage., 2014, Custom Integrated Circuits Conference (CICC), 2014 IEEE Proceedings of the, P1, DOI DOI 10.1109/CICC.2014.6946036
   Hoang D. B., 2010, Proceedings of the 2010 Asia-Pacific Services Computing Conference (APSCC 2010), P325, DOI 10.1109/APSCC.2010.102
   Holcomb DE, 2014, LECT NOTES COMPUT SC, V8731, P510, DOI 10.1007/978-3-662-44709-3_28
   Huerta-Canepa G., 2010, Proceedings of the 1st ACM Workshop on Mobile Cloud Computing Services: Social Networks and Beyond, P6
   Infineon, 2015, RIGHT SEC INT THINGS
   Kalman R.E., 1963, Journal of the Society for Industrial and Applied Mathematics, Series A: Control, V1, P152, DOI DOI 10.1137/0301010
   Karri R, 2015, IEEE T COMPUT AID D, V34, P873, DOI 10.1109/TCAD.2015.2432680
   Kawahara Youhei, 2014, US Patent, Patent No. [8,736,229, 8736229]
   Kim S., 2015, ETS RES REPORT SERIE, V2015, P1, DOI DOI 10.3109/19401736.2015.1118078
   Kison C, 2015, LECT NOTES COMPUT SC, V9293, P641, DOI 10.1007/978-3-662-48324-4_32
   Kleyman Bill, 2013, WELCOME FOG COMPUTIN
   Korczyc J, 2012, IEEE INT SYMP DESIGN, P171, DOI 10.1109/DDECS.2012.6219047
   Krause Andreas, 2012, ARXIV12071394
   Kumar K, 2010, COMPUTER, V43, P51, DOI 10.1109/MC.2010.98
   Kumar S, 2013, COMPUTER, V46, P28, DOI 10.1109/MC.2012.392
   Kuo TW, 2015, IEEE ACM T NETWORK, V23, P533, DOI 10.1109/TNET.2014.2301816
   Lane ND, 2010, IEEE COMMUN MAG, V48, P140, DOI 10.1109/MCOM.2010.5560598
   Lanki T, 2015, ENVIRON HEALTH PERSP, V123, P785, DOI 10.1289/ehp.1408224
   Lee HG, 2015, ASIA S PACIF DES AUT, P124, DOI 10.1109/ASPDAC.2015.7058992
   Lerman Liran, 2014, International Journal of Applied Cryptography, V3, P97, DOI 10.1504/IJACT.2014.062722
   Levis Philip, 2015, SECURING INTERNET TH
   Li J., 2015, MATH PROBL ENG, V2015, P20, DOI DOI 10.1016/j.jes.2015.08.020
   Li J, 2015, DES AUT TEST EUROPE, P1579
   Li J, 2016, INT SYM QUAL ELECT, P338, DOI 10.1109/ISQED.2016.7479224
   Li SC, 2013, IEEE T IND INFORM, V9, P2177, DOI 10.1109/TII.2012.2189222
   Li WZ, 2015, IEEE T PARALL DISTR, V26, P382, DOI 10.1109/TPDS.2014.2310471
   Liu X., 2015, ARXIV150707205
   Liu XH, 2014, INT J CONTROL AUTOM, V12, P1, DOI 10.1007/s12555-013-0216-4
   Liu YY, 2013, P NATL ACAD SCI USA, V110, P2460, DOI 10.1073/pnas.1215508110
   Marucci L, 2009, PLOS ONE, V4, DOI 10.1371/journal.pone.0008083
   Morris Daniel H., 2015, 2015 Symposium on VLSI Technology, pT24, DOI 10.1109/VLSIT.2015.7223688
   Noel David E., 2012, ETHICS CRITICAL THIN, V2012, P28
   Noorman  J., 2013, 22 USENIX SEC S USEN, P479
   Oswald D, 2014, LECT NOTES COMPUT SC, V8282, P571, DOI 10.1007/978-3-662-43414-7_29
   Oya M, 2014, 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), P555, DOI 10.1109/APCCAS.2014.7032842
   Packard Hewlett, 2015, INT THINGS RES STUD
   Pajic M, 2015, IEEE DECIS CONTR P, P5827, DOI 10.1109/CDC.2015.7403135
   Pequito S, 2015, IEEE DECIS CONTR P, P306, DOI 10.1109/CDC.2015.7402218
   Pequito S, 2014, 2014 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), P750, DOI 10.1109/GlobalSIP.2014.7032219
   Pinckney N., 2016, P 53 ANN DES AUT C, P76
   Pöhls HC, 2014, IEEE WIREL COMMUNN, P122, DOI 10.1109/WCNCW.2014.6934872
   Poindexter Owen, 2014, INTERNET THINGS WILL
   Rajapakse I, 2012, PLOS COMPUT BIOL, V8, DOI 10.1371/journal.pcbi.1002543
   Rawlings C, 2008, 2008 IEEE CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, VOLS 1 AND 2, P263, DOI 10.1109/THS.2008.4534461
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Ruhrmair Ulrich, 2014, P C DES AUT TEST EUR, P346
   Sahraoui Somia, 2014, 2014 Fifth International Conference on Next-Generation Networks and Services (NGNS), P295, DOI 10.1109/NGNS.2014.6990267
   Sengupta I, 2015, OPT QUANT ELECTRON, V47, P331, DOI 10.1007/s11082-014-9916-0
   Shafagh H, 2015, MOBICOM '15: PROCEEDINGS OF THE 21ST ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P251, DOI 10.1145/2789168.2795172
   Shiozaki M, 2015, IEEE INT SYMP CIRC S, P1462, DOI 10.1109/ISCAS.2015.7168920
   Song YN, 2013, IEEE ICC, P1742, DOI 10.1109/ICC.2013.6654770
   Stankovic JA, 2014, IEEE INTERNET THINGS, V1, P3, DOI 10.1109/JIOT.2014.2312291
   Steegen A., 2015, 2015 S VLSI CIRCUITS, pC170, DOI [10.1109/VLSIC.2015.7231370, DOI 10.1109/VLSIC.2015.7231370]
   Stellari F., 2014, P VLSI TEST S VTS, P1
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Sun F. T., 2010, P INT C MOB COMP APP, P195
   Thiagarajan A, 2009, SENSYS 09: PROCEEDINGS OF THE 7TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P85
   Vallina-Rodriguez Narseo., 2011, P 6 INT WORKSHOP MOB, P37
   Wang Hong-sheng, 2014, Advanced Materials Research, V1044-1045, P1498, DOI 10.4028/www.scientific.net/AMR.1044-1045.1498
   Watson David J., 2013, US Patent, Patent No. [8,582,954, 8582954]
   Wei S, 2014, DES AUT CON, DOI 10.1145/2593069.2593204
   Wendt JB, 2014, ICCAD-IEEE ACM INT, P270, DOI 10.1109/ICCAD.2014.7001362
   Wu CM, 2014, FUTURE GENER COMP SY, V37, P141, DOI 10.1016/j.future.2013.06.009
   Wu HM, 2013, 2013 IEEE 14TH INTERNATIONAL CONFERENCE ON MOBILE DATA MANAGEMENT (MDM 2013), VOL 2, P188, DOI 10.1109/MDM.2013.92
   Wu KC, 2014, IEEE T VLSI SYST, V22, P136, DOI 10.1109/TVLSI.2012.2236658
   Xiao S., 2014, Dynamic Key Management in a Smart Grid, P55
   Xu T, 2014, ICCAD-IEEE ACM INT, P417, DOI 10.1109/ICCAD.2014.7001385
   Xue YK, 2016, DES AUT TEST EUROPE, P642
   Xue Yuankun, 2016, P 2016 54 ANN ALL C
   Yahya FB, 2015, PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, P1, DOI 10.1109/ACQED.2015.7273998
   Yang YT, 2014, TSINGHUA SCI TECHNOL, V19, P478, DOI 10.1109/TST.2014.6919824
   Zanella A, 2014, IEEE INTERNET THINGS, V1, P22, DOI 10.1109/JIOT.2014.2306328
   Zhang JL, 2016, IEEE T VLSI SYST, V24, P1193, DOI 10.1109/TVLSI.2015.2437996
   Zhang ZK, 2014, IEEE INT CONF SERV, P230, DOI 10.1109/SOCA.2014.58
   Zhu J., 2015, Optimization of power system operation, V47
   Zhuang Y, 2014, INFORM SCIENCES, V263, P60, DOI 10.1016/j.ins.2013.10.013
NR 116
TC 12
Z9 13
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 53
DI 10.1145/3001934
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200014
OA Bronze
DA 2024-07-18
ER

PT J
AU Das, S
   Kapoor, HK
AF Das, Shirshendu
   Kapoor, Hemangee K.
TI A Framework for Block Placement, Migration, and Fast Searching in
   Tiled-DNUCA Architecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE CMP; last-level cache; NUCA; tiled-CMP; cache utilization
ID WIRE DELAY; REPLICATION; CAPACITY; DESIGN
AB Multicore processors have proliferated several domains ranging from small-scale embedded systems to large data centers, making tiled CMPs (TCMPs) the essential next-generation scalable architecture. NUCA architectures help in managing the capacity and access time for such larger cache designs. It divides the last-level cache (LLC) into multiple banks connected through an on-chip network. Static NUCA (SNUCA) has a fixed address mapping policy, whereas dynamic NUCA (DNUCA) allows blocks to relocate nearer to the processing cores at runtime. To allow this, DNUCA divides the banks into multiple banksets and a block can be placed in any bank within a particular bankset. The entire bankset may need to be searched to access a block. Optimal bankset searching mechanisms are essential for getting the benefits from DNUCA.
   This article proposes a DNUCA-based TCMP architecture called TLD-NUCA. It reduces the LLC access time ofTCMPand also allows a heavily loaded bank to distribute its load among the underused banks. Instead of other DNUCA designs, TLD-NUCA considers larger banksets. Such relaxations result in more uniform load distribution than existing DNUCA-based TCMP (T-DNUCA). Considering larger banksets improves the utilization factor, but T-DNUCA cannot implement it because of its expensive searching mechanism. TLD-NUCA uses a centralized directory, called TLD, to search a block from all the banks. Also, the proposed block placement policy reduces the instances when the central TLD needs to be contacted. It does not require the expensive simultaneous search as needed by T-DNUCA. Better cache utilization and a reduction in LLC access time improve the miss rate as well as the average memory access time (AMAT). Improving the miss rate and AMAT results in improvements in cycles per instructions (CPI). Experimental analysis found that TLD-NUCA improves performance by 6.5% as compared to T-DNUCA. The improvement is 13% as compared to the SNUCA-based TCMP design.
C1 [Das, Shirshendu; Kapoor, Hemangee K.] Indian Inst Technol Guwahati, Dept CSE, Gauhati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Das, S (corresponding author), Indian Inst Technol Guwahati, Dept CSE, Gauhati 781039, Assam, India.
EM shirshendu@iitg.ernet.in; hemangee@iitg.ernet.in
RI Kapoor, Hemangee/GLN-7272-2022; Das, Shirshendu/JPK-8802-2023
OI Kapoor, Hemangee/0000-0002-9376-7686; 
CR Albericio Jorge, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P310, DOI 10.1145/2540708.2540735
   [Anonymous], 2011, BENCHMARKING MODERN
   Balasubramonian R., 2011, Multi-Core Cache Hierarchies, V1st
   Bardine A., P 2007 WORKSHOP MEMO, p2007, pp. 105, DOI [10.1145/1327171.1327184, DOI 10.1145/1327171.1327184]
   Beckmann BM, 2004, INT SYMP MICROARCH, P319
   Beckmann BM, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P43
   Chang JC, 2006, CONF PROC INT SYMP C, P264, DOI 10.1145/1150019.1136509
   Chishti Z, 2005, CONF PROC INT SYMP C, P357, DOI 10.1109/ISCA.2005.39
   Dally William J., 2014, P 25 ACM INT C SUP, P77
   Dani AM, 2014, IEEE T COMPUT, V63, P1566, DOI 10.1109/TC.2012.291
   Das Shirshendu, 2015, P 28 INT C VLSI DES
   Deb S, 2013, IEEE T COMPUT, V62, P2382, DOI 10.1109/TC.2012.224
   Foglia P, 2010, 13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, P199, DOI 10.1109/DSD.2010.41
   Gupta A, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P515, DOI 10.1109/ICCD.2013.6657096
   Hammoud M., 2011, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, P177
   Hardavellas N, 2009, CONF PROC INT SYMP C, P184, DOI 10.1145/1555815.1555779
   Huh Jaehyuk., 2005, ICS 05, P31
   Kandemir M., 2008, High Performance Computing, Networking, Storage and Analysis, P1
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Lira J., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P197, DOI 10.1109/PACT.2011.38
   Lira J., 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P419, DOI 10.1109/IPDPS.2011.48
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Merino Javier., 2010, 2010 16th International Symposium on High-Performance Computer Architecture (HPCA'10), P1, DOI DOI 10.1109/HPCA.2010.5416641
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Papamarcos M. S., 1984, 11th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No. 84CH2051-1), P348, DOI 10.1145/800015.808204
   Speight E, 2005, CONF PROC INT SYMP C, P346, DOI 10.1109/ISCA.2005.8
   Zhang M, 2005, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2005.53
NR 29
TC 5
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 4
DI 10.1145/2907946
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300004
DA 2024-07-18
ER

PT J
AU Huang, JL
   Chen, S
   Zhong, W
   Zhang, WC
   Diao, SX
   Lin, FJ
AF Huang, Jinglei
   Chen, Song
   Zhong, Wei
   Zhang, Wenchao
   Diao, Shengxi
   Lin, Fujiang
TI Floorplanning and Topology Synthesis for Application-Specific
   Network-on-Chips with RF-Interconnect
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Network-on-chips; floorplanning; topology synthesis; RF-interconnect;
   dynamically reconfigurable; dynamical programming
ID SYSTEMS; 3D
AB Application-specific Network-on-Chip (ASNoC) has been proposed as a promising solution to address the global communication challenges in System-on-Chips. However, with the number of cores increasing, the on-chip communication becomes more and more complex and the power consumption imposes the major challenge for designing ASNoCs. In this article, we propose a four-stage floorplanning and topology synthesis approach for ASNoCs with Radio-Frequency Interconnect (RF-I). First, considering the advantage of RF-I in long-distance on-chip communication, we integrate the floorplanning and clustering to explore the proper clustering of cores, where the cores belonging to the same cluster will share the same switch for communications, form an island, and occupy a contiguous physical region. After the switches and network interfaces are inserted into the floorplan, the allocation of routing paths and the RF-I logical channels are integrated in an iterative procedure to generate fine-grained dynamically reconfigurable ASNoC topologies. Finally, considering the signal integrity of RF-I, we adjust the placement of the switches by a simulated annealing-based method to reduce the number of RF-I routing corners. To evaluate the placement of switches, we propose a dynamical programming-based method to route the transmission line with the minimized number of routing corners in linear time. The results show that, using the RF-I, we can reduce the power consumption of ASNoCs by 20% to 26%.
C1 [Huang, Jinglei; Chen, Song; Zhong, Wei; Zhang, Wenchao; Diao, Shengxi; Lin, Fujiang] Univ Sci & Technol China, Dept Elect Sci & Technol, Huangshan Rd, Hefei 230027, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Chen, S (corresponding author), Univ Sci & Technol China, Dept Elect Sci & Technol, Huangshan Rd, Hefei 230027, Peoples R China.
EM huangjl@mail.ustc.edu.cn; songch@ustc.edu.cn
RI Chen, Song/K-3842-2012; Lin, Fujiang/AGZ-2799-2022
OI Chen, Song/0000-0003-0341-3428; 
FU National Natural Science Foundation of China (NSFC) [61404123]
FX This work was partially supported by the National Natural Science
   Foundation of China (NSFC) under grant No. 61404123.
CR [Anonymous], 2006, IEEE ACM INT C COMP
   [Anonymous], IEEE T VERY LARGE SC
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Chang MCF, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P78
   Chang MF, 2008, INT S HIGH PERF COMP, P174
   Chang MCF, 2008, INT SYMP MICROARCH, P376, DOI 10.1109/MICRO.2008.4771806
   Chang MCF, 2001, P IEEE, V89, P456, DOI 10.1109/5.920578
   Chen S., 2012, P 2012 ACMIEEE INT S, P27
   Chen S, 2008, IEEE T COMPUT AID D, V27, P858, DOI 10.1109/TCAD.2008.917968
   Cong JS, 2011, ICCAD-IEEE ACM INT, P651, DOI 10.1109/ICCAD.2011.6105399
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Huang B., 2012, Solid-State and Integrated Circuit Technology (ICSICT), 2012 IEEE 11th International Conference on, P1
   Kahng A. B., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P207, DOI 10.1145/332357.332401
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Li KSM, 2013, IEEE T VLSI SYST, V21, P692, DOI 10.1109/TVLSI.2012.2195688
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Oh J, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P105
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   Pinto A, 2003, PR IEEE COMP DESIGN, P146, DOI 10.1109/ICCD.2003.1240887
   Seiculescu C, 2010, IEEE T COMPUT AID D, V29, P1987, DOI 10.1109/TCAD.2010.2061610
   Shan Yan, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P277
   Starobinski D, 2003, IEEE ACM T NETWORK, V11, P411, DOI 10.1109/TNET.2003.813040
   Tam S., 2011, RF INTERCONNECT FUTU
   Todorov V, 2014, IEEE T COMPUT AID D, V33, P1503, DOI 10.1109/TCAD.2014.2331556
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Yu B, 2010, ASIA S PACIF DES AUT, P527
   Zhang L, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P251
   Zhong W, 2013, IEICE T FUND ELECTR, VE96A, P1174, DOI 10.1587/transfun.E96.A.1174
   Zhong W, 2012, IEICE T ELECTRON, VE95C, P534, DOI 10.1587/transele.E95.C.534
   Zhou PQ, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159544
NR 31
TC 6
Z9 6
U1 4
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 40
DI 10.1145/2890499
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000005
DA 2024-07-18
ER

PT J
AU Wu, PH
   Lin, MPH
   Li, X
   Ho, TY
AF Wu, Po-Hsun
   Lin, Mark Po-Hung
   Li, Xin
   Ho, Tsung-Yi
TI Parasitic-Aware Common-Centroid FinFET Placement and Routing for
   Current-Ratio Matching
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog placement; routing; FinFET; gate misalignment; parasitic
   resistance; common centroid; current-ratio matching
ID ANALOG PLACEMENT; LAYOUT GENERATION; SIMULATION; SYMMETRY
AB The FinFET technology is regarded as a better alternative for modern high-performance and low-power integrated-circuit design due to more effective channel control and lower power consumption. However, the gate-misalignment problem resulting from process variation and the parasitic resistance resulting from interconnecting wires based on the FinFET technology becomes even more severe compared with the conventional planar CMOS technology. Such gate misalignment and unwanted parasitic resistance may increase the threshold voltage and decrease the drain current of transistors. When applying the FinFET technology to analog circuit design, the variation of drain currents can destroy current-ratio matching among transistors and degrade circuit performance. In this article, we present the first FinFET placement and routing algorithms for layout generation of a common-centroid FinFET array to precisely match the current ratios among transistors. Experimental results show that the proposed matching-driven FinFET placement and routing algorithms can obtain the best current-ratio matching compared with the state-of-the-art common-centroid placer.
C1 [Wu, Po-Hsun] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 701, Taiwan.
   [Lin, Mark Po-Hung] Natl Chung Cheng Univ, Dept Elect Engn, 168 Univ Rd, Chiayi 621, Taiwan.
   [Lin, Mark Po-Hung] Natl Chung Cheng Univ, AIM HI, 168 Univ Rd, Chiayi 621, Taiwan.
   [Li, Xin] Carnegie Mellon Univ, Dept Elect & Comp Engn, 2123 Hamerschlag Hall,5000 Forbes Ave, Pittsburgh, PA 15213 USA.
   [Ho, Tsung-Yi] Natl Tsing Hua Univ, Dept Comp Sci, 101,Sec 2,Kuang Fu Rd, Hsinchu 300, Taiwan.
C3 National Cheng Kung University; National Chung Cheng University;
   National Chung Cheng University; Carnegie Mellon University; National
   Tsing Hua University
RP Lin, MPH (corresponding author), Natl Chung Cheng Univ, Dept Elect Engn, 168 Univ Rd, Chiayi 621, Taiwan.; Lin, MPH (corresponding author), Natl Chung Cheng Univ, AIM HI, 168 Univ Rd, Chiayi 621, Taiwan.
EM devilangel@eda.csie.ncku.edu.tw; marklin@ccu.edu.tw; xinli@cmu.edu;
   tyho@cs.nthu.edu.tw
RI Ho, Tsung-Yi/ABF-9929-2021
OI Ho, Tsung-Yi/0000-0001-7348-5625; Lin, Mark Po-Hung/0000-0003-2292-2308
FU Ministry of Science and Technology of Taiwan [MOST
   102-2221-E-194-065-MY2, MOST 103-2917-I-006-086, MOST
   104-2628-E-194-001-MY3]
FX A preliminary version of this article was presented at 2015 ACM
   International Symposium on Physical Design (ISPD) [Wu et al. 2015]. This
   work was partially supported by the Ministry of Science and Technology
   of Taiwan, under Grant No's. MOST 102-2221-E-194-065-MY2, MOST
   103-2917-I-006-086, and MOST 104-2628-E-194-001-MY3.
CR [Anonymous], NORDIC J COMPUTING
   [Anonymous], P ACM IEEE DES AUT C
   [Anonymous], P IEEE INT C COMM CI
   [Anonymous], INT REV 22 MM TRANS
   [Anonymous], ABSTR APPL AN, DOI DOI 10.1016/J.J0MS.2013.08.004
   [Anonymous], 2012, INT TECHNOLOGY ROADM
   [Anonymous], P ACM INT S PHYS DES
   [Anonymous], P IEEE DES AUT C DAC
   [Anonymous], M9851 UCBERL EECS DE
   [Anonymous], P ACM IEEE DES AUT C
   [Anonymous], PROC EUR SOLID STATE
   Baldi L, 2001, MICROELECTRON ENG, V55, P11, DOI 10.1016/S0167-9317(00)00423-8
   Chiarella T, 2010, SOLID STATE ELECTRON, V54, P855, DOI 10.1016/j.sse.2010.04.010
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Hastings A., 2006, The Art of Analog Layout, V2nd
   Li YF, 2014, IEEE T COMPUT AID D, V33, P1277, DOI 10.1109/TCAD.2014.2323217
   Lin CW, 2012, IEEE T COMPUT AID D, V31, P1789, DOI 10.1109/TCAD.2012.2204993
   Lin MPH, 2013, IEEE T COMPUT AID D, V32, P991, DOI 10.1109/TCAD.2012.2226457
   Lin MPH, 2011, IEEE T COMPUT AID D, V30, P325, DOI 10.1109/TCAD.2010.2097308
   Lin P.-H., 2007, P IEEE INT S VLSI DE, P1
   Long D, 2005, IEEE INT SYMP CIRC S, P2999
   Luo PW, 2008, IEEE T COMPUT AID D, V27, P2097, DOI 10.1109/TCAD.2008.2006139
   Ma Q, 2007, IEEE IC CAD, P579, DOI 10.1109/ICCAD.2007.4397327
   Ma QA, 2011, IEEE T COMPUT AID D, V30, P85, DOI 10.1109/TCAD.2010.2064490
   Naiknaware R, 1999, IEEE J SOLID-ST CIRC, V34, P304, DOI 10.1109/4.748182
   Rasouli Seid Hadi, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P505, DOI 10.1145/1687399.1687495
   Razavi B, 2002, Design of Analog CMOS Integrated Circuits
   Sarangi S, 2013, SUPERLATTICE MICROST, V60, P263, DOI 10.1016/j.spmi.2013.05.009
   Subramanian V, 2006, IEEE T ELECTRON DEV, V53, P3071, DOI 10.1109/TED.2006.885649
   Valin R, 2012, IEEE T ELECTRON DEV, V59, P1621, DOI 10.1109/TED.2012.2192738
   Wambacq P, 2007, IEEE T CIRCUITS-I, V54, P2541, DOI 10.1109/TCSI.2007.907866
   Xiao LF, 2009, ASIA S PACIF DES AUT, P353, DOI 10.1109/ASPDAC.2009.4796506
NR 33
TC 4
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 39
DI 10.1145/2856031
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000004
OA Bronze
DA 2024-07-18
ER

PT J
AU Jung, D
   Lee, H
   Kim, SW
AF Jung, Dongha
   Lee, Hokyoon
   Kim, Seon Wook
TI Lowering Minimum Supply Voltage for Power-Efficient Cache Design by
   Exploiting Data Redundancy
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Performance; Dynamic voltage scaling; SRAM reliability;
   cache replacement policy; VCCMIN
ID RELIABILITY; CIRCUITS; MEMORY; IMPACT
AB Voltage scaling is known to be an efficient way of saving power and energy within a system, and large caches such as LLCs are good candidates for voltage scaling considering their constantly increasing size. However, the VCCMIN problem, in which the lower bound of scalable voltage is limited by process variation, has made it difficult to exploit the benefits of voltage scaling. Lowering VCCMIN incurs multibit faults, which cannot be efficiently resolved by current technologies due to their high complexity and power consumption. We overcame the limitation by exploiting the data redundancy of memory hierarchy. For example, cache coherence states and several layers of cache organization naturally expose the existence of redundancy within cache blocks. If blocks have redundant copies, their VCCMIN can be lowered; although more faults can occur in the blocks, they can be efficiently detected by simple error detection codes and recovered by reloading the redundant copies. Our scheme requires only minor modifications to the existing cache design. We verified our proposal on a cycle accurate simulator with SPLASH-2 and PARSEC benchmark suites and found that the VCCMIN of a 2MB L2 cache can be further lowered by 0.1V in 32nm technology with negligible degradation in performance. As a result, we could achieve 15.6% of reduction in dynamic power and 15.4% of reduction in static power compared to the previous minimum power.
C1 [Jung, Dongha; Lee, Hokyoon; Kim, Seon Wook] Korea Univ, Dept Elect Engn, Seoul, South Korea.
C3 Korea University
RP Kim, SW (corresponding author), Korea Univ, Dept Elect Engn, Seoul, South Korea.
EM seon@korea.ac.kr
OI Kim, Seon/0000-0001-6555-1741
FU Industrial Strategic Technology Development Program - Ministry of Trade,
   Industry & Energy (MI, Korea) [10041664]
FX This work was supported by the Industrial Strategic Technology
   Development Program (10041664, The Development of Fusion Processor based
   on Multi-Shader GPU) funded by the Ministry of Trade, Industry & Energy
   (MI, Korea).
CR Agarwal A, 2005, IEEE J SOLID-ST CIRC, V40, P1804, DOI 10.1109/JSSC.2005.852159
   Agarwal K, 2008, IEEE T VLSI SYST, V16, P86, DOI 10.1109/TVLSI.2007.909792
   Agarwal R, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P153, DOI 10.1145/2024723.2000083
   Ansari Amin, 2011, P 17 INT S HIGH PERF, P639
   Bhattacharya K, 2009, IEEE T VLSI SYST, V17, P194, DOI 10.1109/TVLSI.2008.2003236
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Borkar S, 2003, DES AUT CON, P338
   CALHOUN BH, 2006, IEEE INT SOL STAT CI, P2592
   Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   Chishti Zeshan, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P89, DOI 10.1145/1669112.1669126
   Derhacobian N, 2004, REC IEEE INT WKSHP M, P104, DOI 10.1109/MTDT.2004.1327992
   Dhiman G, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P207
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Ghasemi HR, 2011, INT S HIGH PERF COMP, P38, DOI 10.1109/HPCA.2011.5749715
   Grayson Brian C., 2007, PSEUDOLEAST RECENTLY
   Hirabayashi O., 2009, P IEEE INT SOL STAT, P458, DOI DOI 10.1109/ISSCC.2009.4977506.
   HP, 2008, CACTI INT CACH MEM A
   Jaleel A, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P208, DOI 10.1145/1454115.1454145
   Jichuan Chang, 2007, 21st International Conference on Supercomputing. ICS 07, P242
   Keltcher C., 2002, HOT CHIPS, V14
   Khalil D, 2008, IEEE T VLSI SYST, V16, P1639, DOI 10.1109/TVLSI.2008.2001941
   Khan SM, 2013, INT S HIGH PERF COMP, P119, DOI 10.1109/HPCA.2013.6522312
   Khellah Muhammad M., 2007, REDUCING MINIMUM OPE
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Kim S, 1999, CONF PROC INT SYMP C, P246
   Kulkarni JP, 2007, IEEE J SOLID-ST CIRC, V42, P2303, DOI 10.1109/JSSC.2007.897148
   Levinthal D., 2009, Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 Processors
   Li L, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P132
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Malladi KT, 2012, CONF PROC INT SYMP C, P37, DOI 10.1109/ISCA.2012.6237004
   Martin Milo M. K., 2009, PROTOCOL SPECIFICATI
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Meng K, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P262, DOI 10.1109/LPE.2006.4271847
   Miller T. N., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P351, DOI 10.1109/MICRO.2010.28
   Paul S, 2011, IEEE T COMPUT, V60, P20, DOI 10.1109/TC.2010.203
   Samuel Rodriguez and Bruce Jacob, 2006, P 2006 INT S LOW POW
   Sanchez D, 2012, IEEE MICRO, V32, P26, DOI 10.1109/MM.2012.19
   Sandberg A, 2012, INT CONFER PARA, P305
   SASAN A, 2009, P C DES AUT TEST EUR, P911
   SCHUSTER SE, 1978, IEEE J SOLID-ST CIRC, V13, P698, DOI 10.1109/JSSC.1978.1051122
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Tschanz J, 2005, DES AUT CON, P762
   Varadarajan K, 2006, INT SYMP MICROARCH, P433
   Wilkerson C, 2008, CONF PROC INT SYMP C, P203, DOI 10.1109/ISCA.2008.22
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zhang W, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P291
   Zhou ST, 2010, PR IEEE COMP DESIGN, P112, DOI 10.1109/ICCD.2010.5647605
NR 47
TC 5
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 11
DI 10.1145/2795229
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700010
DA 2024-07-18
ER

PT J
AU Heo, I
   Kim, M
   Lee, Y
   Choi, C
   Lee, J
   Kang, BB
   Paek, Y
AF Heo, Ingoo
   Kim, Minsu
   Lee, Yongje
   Choi, Changho
   Lee, Jinyong
   Kang, Brent Byunghoon
   Paek, Yunheung
TI Implementing an Application-Specific Instruction-Set Processor for
   System-Level Dynamic Program Analysis Engines
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Dynamic program analysis (DPA);
   system-level analysis hardware; application-specific instruction-set
   processor (ASIP); dynamic information flow tracking (DIFT)
ID ARCHITECTURAL SUPPORT; EFFICIENT
AB In recent years, dynamic program analysis (DPA) has been widely used in various fields such as profiling, finding bugs, and security. However, existing solutions have their own weaknesses. Software solutions provide flexibility in DPA but they suffer from tremendous performance overhead. In contrast, core-level hardware engines rely on specialized integrated logics and attain extremely fast computation, but they have a limited functional extensibility because the logics are tightly coupled with the host processor. To mend this, a prior system-level approach utilizes an existing channel to integrate their hardware without necessitating the host architecture modification and introduced great potential in performance. Nevertheless, the prior work does not address the detailed design and implementation of the engine, which is quite essential to leverage the deployment on real systems. To address this, in this article, we propose an implementation of programmable DPA hardware engine, called program analysis unit (PAU). PAU is an application-specific instruction-set processor (ASIP) whose instruction set is customized to reflect common features of various DPA methods. With the specialized architecture and programmability of software, our PAU aims at fast computation and sufficient flexibility. In our case studies on several DPA techniques, we show that our ASIP approach can be successfully applicable to complex DPA schemes while providing hardware-backed power in performance and software-based flexibility in analysis. Recent experiments on our FPGA prototype revealed that the performance of PAU is 4.7-13.6 times faster than pure software DPA, and the power/area consumption is also acceptably small compared to today's mobile processors.
C1 [Heo, Ingoo; Lee, Yongje; Lee, Jinyong; Paek, Yunheung] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul 151742, South Korea.
   [Heo, Ingoo; Lee, Yongje; Lee, Jinyong; Paek, Yunheung] Seoul Natl Univ, ISRC, Seoul 151742, South Korea.
   [Kim, Minsu; Choi, Changho; Kang, Brent Byunghoon] Korea Adv Inst Sci & Technol, Grad Sch Informat Secur, Taejon 305701, South Korea.
C3 Seoul National University (SNU); Seoul National University (SNU); Korea
   Advanced Institute of Science & Technology (KAIST)
RP Paek, Y (corresponding author), Seoul Natl Univ, Dept Elect & Comp Engn, 1 Gwanak Ro, Seoul 151742, South Korea.
EM igheo@sor.snu.ac.kr; pshskms@kaist.ac.kr; yjlee@sor.snu.ac.kr;
   zpzigi@hgu.edu; jylee@sor.snu.ac.kr; brentkang@kaist.ac.kr;
   ypaek@snu.ac.kr
RI Kang, Brent Byunghoon/I-5233-2013
FU IT R&D program of MSIP/KEIT [K10047212]; Brain Korea 21 Plus Project;
   National Research Foundation of Korea (NRF) grant - Korea government
   (MSIP) [2014R1A2A1A10051792]; MSIP (Ministry of Science, ICT & Future
   Planning), Korea, under the Brain Scouting Program [H7106-14-1011];
   Agency for Defense Development (ADD) [UD140002ED]; IDEC
FX This work was partly supported by the IT R&D program of MSIP/KEIT
   [K10047212, Development of homomorphic encryption supporting arithmetics
   on ciphertexts of size less than 1kB and its applications], the Brain
   Korea 21 Plus Project in 2015, IDEC and the National Research Foundation
   of Korea (NRF) grant funded by the Korea government (MSIP) (No.
   2014R1A2A1A10051792). This research was also supported by the MSIP
   (Ministry of Science, ICT & Future Planning), Korea, under the Brain
   Scouting Program (H7106-14-1011) supervised by the IITP (Institute for
   Information & Communication Promotion), and Agency for Defense
   Development (ADD) under Grant No. UD140002ED.
CR [Anonymous], 1999, AMBA SPEC
   [Anonymous], 2010, P USENIX S OP SYST D
   ARM, 2012, MAL 400 MP
   ARM Ltd, 2013, 0029D ARM IHI
   Bailey B., 2005, TAXONOMIES DEV VERIF
   Bayer U., 2009, NDSS, VVolume 9, P8
   Bruening Derek, 2004, Efficient, transparent, and comprehensive runtime code manipulation
   Chen S, 2008, CONF PROC INT SYMP C, P377, DOI 10.1109/ISCA.2008.20
   Chen Shimin., 2006, P 1 WORKSHOP ARCHITE, P63
   Cheng Q., 2006, IEEE 11 S COMPUTCOMM, P749
   Clause James., 2007, P IEEEACM INT C AUTO, P284
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   Deng D. Y., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P137, DOI 10.1109/MICRO.2010.17
   Deng D.Y., 2012, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), P1
   Devietti J, 2008, ACM SIGPLAN NOTICES, V43, P103, DOI 10.1145/1353536.1346295
   Dhawan U, 2015, ACM SIGPLAN NOTICES, V50, P487, DOI [10.1145/694344.2694383, 10.1145/2775054.2694383]
   Gaisler Jir, 2004, LEON3 PROCESSOR USER
   Garfinkel Tal, 2004, P 11 ANN NETW DISTR
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Joao JA, 2009, CONF PROC INT SYMP C, P418, DOI 10.1145/1555815.1555806
   Kannan H, 2009, I C DEPEND SYS NETWO, P105, DOI 10.1109/DSN.2009.5270347
   Lee Hojoon., 2013, P 22 USENIX C SECURI, P511
   Lee Jinyong, 2015, P DES AUT TEST EUR C
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Majzik Istvan, 1996, FAULT TOLERANT COMPU, V283
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Moon Hyungon., 2012, P 2012 ACM C COMPUTE, P28
   Mysore S, 2008, ACM SIGPLAN NOTICES, V43, P211, DOI 10.1145/1353536.1346308
   Nagarajan Vijay, 2008, P WORKSH INT COMP CO
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Newsome J., 2005, Dynamic taint analysis for automatic detection, analysis, and signature generation of exploits on commodity software
   Nightingale EB, 2008, ACM SIGPLAN NOTICES, V43, P308, DOI 10.1145/1353536.1346321
   Petroni NL, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P179
   Qin F, 2006, INT SYMP MICROARCH, P135
   Rajagopalan M, 2006, IEEE T DEPEND SECURE, V3, P216, DOI 10.1109/TDSC.2006.41
   Samsung, 2012, EX 5 DUAL
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Saxena P, 2008, INT SYM CODE GENER, P74
   Seward J, 2005, USENIX Association Proceedings of the General Track: 2005 UNENIX Annual Technical Conference, P17
   Seward J., 2014, ORIGIN TRACKING TOOL
   Shanker K, 2009, DES AUT CON, P130
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Synopsys, 2009, DES COMP US GUID VER
   Tiwari M, 2009, INT CONFER PARA, P53, DOI 10.1109/PACT.2009.38
   Tiwari M, 2008, INT SYMP MICROARCH, P94, DOI 10.1109/MICRO.2008.4771782
   Venkataramani G, 2007, INT S HIGH PERF COMP, P273
   Venkataramani G, 2008, INT S HIGH PERF COMP, P161
   Vogt P., 2007, P 14 ANN NETW DISTR
   Witchel E, 2002, ACM SIGPLAN NOTICES, V37, P304, DOI 10.1145/605432.605429
   Yin H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P116
   Zhou P, 2004, CONF PROC INT SYMP C, P224
   Zhou P, 2007, INT S HIGH PERF COMP, P121
   Zhu Y., 2009, THESIS U CALIFORNIA
NR 53
TC 10
Z9 14
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 53
DI 10.1145/2746238
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900007
DA 2024-07-18
ER

PT J
AU Xu, C
   Niu, DM
   Zheng, Y
   Yu, SM
   Xie, Y
AF Xu, Cong
   Niu, Dimin
   Zheng, Yang
   Yu, Shimeng
   Xie, Yuan
TI Impact of Cell Failure on Reliable Cross-Point Resistive Memory Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; Cross-point structure; resistive memory; soft
   error; endurance failure
ID ECC
AB Resistive random access memory (ReRAM) technology is an emerging candidate for next-generation nonvolatile memory (NVM) architecture due to its simple structure, low programming voltage, fast switching speed, high on/off ratio, excellent scalability, good endurance, and great compatibility with silicon CMOS technology. The most attractive of the characteristics of ReRAM is its cross-point structure, which features a 4 F-2 cell size.
   In a cross-point structure, the existence of sneak current and resulting voltage loss due to the wire's resistance might cause read and write failures if not designed properly. In addition, a robust ReRAM design needs to deal with both soft and hard errors. In this article, we summarize mechanisms of both soft and hard errors of ReRAM cells and propose a unified model to characterize different failure behaviors. We quantitatively analyze the impact of cell failure types on the reliability of the cross-point array. We also propose an error-resilient architecture, which avoids unnecessary writes in the hard error detection unit. Assuming constant soft error rate, our approach can extend the lifetime of ReRAM up to 75% over a design without hard error detection and up to 12% over the design with a "write-verify" detection mechanism. Our approach yields greater significant lifetime improvement when considering postcycling retention degradation.
C1 [Xu, Cong; Zheng, Yang; Xie, Yuan] Penn State Univ, Comp Sci & Engn Dept, University Pk, PA 16802 USA.
   [Niu, Dimin] Samsung Semicond Inc, San Jose, CA 95134 USA.
   [Yu, Shimeng] Arizona State Univ, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85287 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; Samsung Electronics; Samsung Semiconductor (SSI);
   Arizona State University; Arizona State University-Tempe
RP Xu, C (corresponding author), Penn State Univ, Comp Sci & Engn Dept, 111N IST Bldg, University Pk, PA 16802 USA.
EM czx102@cse.psu.edu
RI XIE, Yuan/HQZ-3427-2023; Yu, Shimeng/D-5704-2012; Niu,
   Dimin/HGC-8290-2022
OI Yu, Shimeng/0000-0002-0068-3652
FU SRC [NSF 1218867, 1213052]; Department of Energy [DE-SC0005026]
FX This work is supported by SRC grants, NSF 1218867, 1213052, and by the
   Department of Energy under Award Number DE-SC0005026.
CR [Anonymous], J EMERG TECHNOL COMP
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen B., 2011, P IEEE EL DEV M IEDM
   Chen YY, 2013, IEEE ELECTR DEVICE L, V34, P626, DOI 10.1109/LED.2013.2251857
   Chen Yang Yin, 2013, P IEEE EL DEV M IEDM
   Chen YC, 2012, ASIA S PACIF DES AUT, P73, DOI 10.1109/ASPDAC.2012.6165051
   Ipek E, 2010, ACM SIGPLAN NOTICES, V45, P3, DOI 10.1145/1735971.1736023
   Joo Y, 2010, DES AUT TEST EUROPE, P136
   Kawahara A., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P432, DOI 10.1109/ISSCC.2012.6177078
   Liang J, 2010, IEEE T ELECTRON DEV, V57, P2531, DOI 10.1109/TED.2010.2062187
   Liu TY, 2014, IEEE J SOLID-ST CIRC, V49, P140, DOI [10.1109/JSSC.2013.2280296, 10.1109/ISSCC.2013.6487703]
   McCalpin J. D., 2014, STREAM BENCHMARK
   Mentor Graphics, 2014, MODELSIM
   Niu DW, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P209, DOI 10.1109/ICCT.2012.6511216
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Poremba M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P392, DOI 10.1109/ISVLSI.2012.82
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Seong N.H., 2013, Proceedings of the International Symposium on Computer Architecture (ISCA), P440
   Shyh-Shyuan Sheu, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P200, DOI 10.1109/ISSCC.2011.5746281
   Sun GY, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P366, DOI 10.1109/ICCD.2011.6081425
   Synposys, 2014, DES COMP
   Wang J, 2012, DES AUT CON, P253
   Wen WJ, 2013, ICCAD-IEEE ACM INT, P1, DOI 10.1109/ICCAD.2013.6691090
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Xiangyu Dong, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P31, DOI 10.1109/ASPDAC.2011.5722206
   Yu L, 2013, DES AUT TEST EUROPE, P1454
NR 26
TC 14
Z9 17
U1 1
U2 34
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 63
DI 10.1145/2753759
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900017
OA Bronze
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI A Generalized Definition of Unnecessary Test Vectors in Functional Test
   Sequences
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Functional test sequences; sequential test generation;
   static test compaction; test vector omission
ID STATIC COMPACTION
AB A class of static test compaction procedures for functional test sequences is based on the omission of unnecessary test vectors. According to the definition used by these procedures, a test vector is unnecessary if all the target faults continue to be detected after it is omitted. This article introduces a more general definition of unnecessary test vectors that allows additional ones to be omitted. According to this definition, a test vector is unnecessary if every target fault can be detected by a sequence that is obtained after omitting the vector, and possibly other vectors. The article develops a procedure for omitting test vectors based on this definition and discusses its effects on the storage requirements and test application time.
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU National Science Foundation [CCF-1320263]; Direct For Computer & Info
   Scie & Enginr; Division of Computing and Communication Foundations
   [1320263] Funding Source: National Science Foundation
FX This work was supported in part by National Science Foundation grant no.
   CCF-1320263.
CR [Anonymous], 2008, P IEEE INT TEST C
   Bommu SK, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P140, DOI 10.1109/ICCAD.1998.742864
   Chen L, 2001, IEEE T COMPUT AID D, V20, P369, DOI 10.1109/43.913755
   Guo RF, 2003, IEEE T COMPUT AID D, V22, P1080, DOI 10.1109/TCAD.2003.814953
   Hsiao MS, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P577, DOI 10.1109/DATE.1998.655916
   Kranitis N, 2005, IEEE T COMPUT, V54, P461, DOI 10.1109/TC.2005.68
   Maxwell PC, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P250, DOI 10.1109/TEST.1996.556969
   Nakazato M, 2006, ASIAN TEST SYMPOSIUM, P375
   Parvathala P, 2002, INT TEST CONF P, P590, DOI 10.1109/TEST.2002.1041810
   Pomeranz I, 1997, PR IEEE COMP DESIGN, P360, DOI 10.1109/ICCD.1997.628895
   Pomeranz I, 1996, DES AUT CON, P215, DOI 10.1109/DAC.1996.545575
   Pomeranz I, 2004, IEEE T COMPUT AID D, V23, P1587, DOI 10.1109/TCAD.2004.836720
   Pomeranz I, 2014, IEEE T VLSI SYST, V22, P779, DOI 10.1109/TVLSI.2013.2253499
   Pomeranz I, 2012, IEEE T COMPUT, V61, P899, DOI 10.1109/TC.2011.107
   Pomeranz I, 2011, IEEE T VLSI SYST, V19, P1755, DOI 10.1109/TVLSI.2010.2055588
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Roy R. K., 1988, IEEE International Conference on Computer-Aided Design, ICCAD-88. Digest of Technical Papers (IEEE Cat. No.88CH2657-5), P382, DOI 10.1109/ICCAD.1988.122533
   Sauer M., 2012, P IEEE INT TEST C, P1, DOI [10.1109/TEST.2012.6401550, DOI 10.1109/TEST.2012.6401550]
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Xijiang Lin, 2000, Proceedings 18th IEEE VLSI Test Symposium, P205, DOI 10.1109/VTEST.2000.843847
NR 20
TC 2
Z9 2
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 29
DI 10.1145/2699853
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900013
DA 2024-07-18
ER

PT J
AU Li, XL
   Yan, GH
   Han, YH
   Li, XW
AF Li, Xueliang
   Yan, Guihai
   Han, Yinhe
   Li, Xiaowei
TI SmartCap: Using Machine Learning for Power Adaptation of Smartphone's
   Application Processor
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Smartphone; low power; machine
   learning; user experience
AB Power efficiency is increasingly critical to battery-powered smartphones. Given that the using experience is most valued by the user, we propose that the power optimization should directly respect the user experience. We conduct a statistical sample survey and study the correlation among the user experience, system runtime activities, and computational performance of an application processor. We find that there exists a minimal frequency requirement, called "saturated frequency". Above this frequency, the device consumes more power but provides little improvements in user experience. This study motivates an intelligent self-adaptive scheme, SmartCap, that automatically identifies the most power-efficient state of the application processor. Compared to prior Linux power adaptation schemes, SmartCap can help save power from 11% to 84%, depending on applications, with little decline in user experience.
C1 [Li, Xueliang; Yan, Guihai; Han, Yinhe; Li, Xiaowei] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS
RP Li, XL (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, POB 2704, Beijing, Peoples R China.
EM yan@ict.ac.cn
RI lan, lan/JWO-3679-2024; Li, Xiaowei/L-7446-2019
OI Li, Xiaowei/0000-0002-0874-814X
FU National Basic Research Program of China (973) [2011CB302503]; National
   Natural Science Foundation of China (NSFC) [61100016, 61076037,
   60921002]
FX The work was supported in part by National Basic Research Program of
   China (973) under grant no. 2011CB302503 and in part by National Natural
   Science Foundation of China (NSFC) under grant nos. 61100016, 61076037,
   and 60921002.
CR Anand B., 2010, P INT C MOB SYST APP, P57
   Dogar F.R., 2010, P 8 INT C MOBILE SYS, P107, DOI [DOI 10.1145/1814433.1814446, 10.1145/1814433.1814446]
   Falaki Hossein., 2010, Diversity in smartphone usage, P179, DOI DOI 10.1145/1814433.1814453
   Goulding-Hotta N, 2011, IEEE MICRO, V31, P86, DOI 10.1109/MM.2011.18
   Hassenzahl M, 2006, BEHAV INFORM TECHNOL, V25, P91, DOI 10.1080/01449290500330331
   Law E., PROC CHI 2008
   Li XL, 2013, DES AUT TEST EUROPE, P57
   Lin FX, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P13
   Mallik A., 2006, IEEE Computer Architecture Letters, V5, P61, DOI 10.1109/L-CA.2006.16
   Mitchell T.M., 1997, Machine learning, V45, P81
   Ra M.-R., 2010, 8th International Conference on Mobile systems, Applications, and Services, P255
   Rao R, 2003, COMPUTER, V36, P77, DOI 10.1109/MC.2003.1250886
   Shye Alex, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P168, DOI 10.1145/1669112.1669135
   Shye A, 2008, CONF PROC INT SYMP C, P427, DOI 10.1109/ISCA.2008.29
   Shye A, 2008, INT SYMP MICROARCH, P188, DOI 10.1109/MICRO.2008.4771790
   Sinha A, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P221, DOI 10.1109/ICVD.2001.902664
   Yan L, 2005, DES AUT CON, P624, DOI 10.1109/DAC.2005.193886
   Yang L, 2013, IEEE T MOBILE COMPUT, V12, P1546, DOI 10.1109/TMC.2012.129
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
   Zhuang Z., 2010, P 8 INT C MOB SYST A, P315, DOI DOI 10.1145/1814433.1814464
NR 20
TC 0
Z9 0
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 8
DI 10.1145/2651402
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400008
DA 2024-07-18
ER

PT J
AU Bogdan, P
   Marculescu, R
   Jain, S
AF Bogdan, Paul
   Marculescu, Radu
   Jain, Siddharth
TI Dynamic Power Management for Multidomain System-on-Chip Platforms: An
   Optimal Control Approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Human Factors; Theory; Design; Performance; Network-on-chip;
   power management; fractal workloads; finite horizon optimal control
ID PERFORMANCE; NETWORKS; DESIGN
AB Reducing energy consumption in multiprocessor systems-on-chip (MPSoCs) where communication happens via the network-on-chip (NoC) approach calls for multiple voltage/frequency island (VFI)-based designs. In turn, such multi-VFI architectures need efficient, robust, and accurate runtime control mechanisms that can exploit the workload characteristics in order to save power. Despite being tractable, the linear control models for power management cannot capture some important workload characteristics (e. g., fractality, nonstationarity) observed in heterogeneous NoCs; if ignored, such characteristics lead to inefficient communication and resources allocation, as well as high power dissipation in MPSoCs. To mitigate such limitations, we propose a new paradigm shift from power optimization based on linear models to control approaches based on fractal-state equations. As such, our approach is the first to propose a controller for fractal workloads with precise constraints on state and control variables and specific time bounds. Our results show that significant power savings can be achieved at runtime while running a variety of benchmark applications.
C1 [Bogdan, Paul] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
   [Marculescu, Radu] Carnegie Mellon Univ, Elect & Comp Engn Dept, Pittsburgh, PA 15213 USA.
   [Jain, Siddharth] Indian Inst Technol Kanpur, Dept Elect Engn, Kanpur, Uttar Pradesh, India.
C3 University of Southern California; Carnegie Mellon University; Indian
   Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kanpur
RP Bogdan, P (corresponding author), Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
EM paulbogdan@gmail.com
RI Bogdan, Paul/V-6865-2019; Marculescu, Radu/AAR-5320-2021; Bogdan,
   Paul/ITT-2991-2023
OI Marculescu, Radu/0000-0003-1826-7646; Bogdan, Paul/0000-0003-2118-0816
FU NSF [CNS-1128624]; SRC [2011-HJ-2168, 2012-HJ-2232]
FX This research was supported in part by the NSF grant CNS-1128624 and SRC
   grants 2011-HJ-2168 and 2012-HJ-2232.
CR Agrawal OP, 2010, J VIB CONTROL, V16, P1967, DOI 10.1177/1077546309353361
   Alimonda A, 2009, IEEE T COMPUT AID D, V28, P1691, DOI 10.1109/TCAD.2009.2030439
   ALON N, 1994, J ACM, V41, P422, DOI 10.1145/174652.174661
   [Anonymous], 1999, MATH SCI ENG
   Arjomand M, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P57, DOI 10.1109/VLSI.Design.2010.56
   Atienza D, 2008, INTEGRATION, V41, P340, DOI 10.1016/j.vlsi.2007.12.002
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D., 2003, Energy-reliability trade-off for NoCs
   Bogdan P., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P231
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P508, DOI 10.1109/TCAD.2011.2111270
   Bogdan Paul., 2009, Proceedings, P461
   Chen YK, 2008, P IEEE, V96, P790, DOI 10.1109/JPROC.2008.917729
   Coskun Ayse Kivilcim, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P250, DOI 10.1109/ICCAD.2008.4681582
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Czyzyk J, 1998, SIAM J SCI COMPUT, V19, P553, DOI 10.1137/S1064827594272086
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Eiselt H.A., 2007, LINEAR PROGRAMMING I
   Floudas C.A., 2008, Encyclopedia of optimization
   Garg Siddharth, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P425, DOI 10.1145/1840845.1840939
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Goodrich MT, 1996, PROCEEDINGS OF THE SEVENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P132
   HAFSTEINSSON H., 1994, PARALLEL ALGORITHMS, V4, P301, DOI DOI 10.1080/10637199408915470
   Hof P.V.D., 2004, SYSTEM IDENTIFICATIO
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Isci C, 2006, INT SYMP MICROARCH, P347
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   Jung H, 2010, IEEE T COMPUT AID D, V29, P1395, DOI 10.1109/TCAD.2010.2059270
   Lungu A., 2009, Proceedings of MEMOCODE'09, P78
   Madan N, 2011, INT S HIGH PERF COMP, P291, DOI 10.1109/HPCA.2011.5749737
   Mandelbrot BB., 2002, Gaussian Self-Affinity and Fractals, V1
   Marculescu R, 2007, FOUND TRENDS ELECTRO, V2, P371, DOI 10.1561/1000000011
   Mishra A, 2010, P ICPCES DEC, P1
   Mukherjee R., 2006, PROC INTLCONF COMPUT, P547
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   PANDE P., 2011, P DATE, V2011, P1
   Rangan KK, 2009, CONF PROC INT SYMP C, P302, DOI 10.1145/1555815.1555793
   Ranganathan P, 2011, COMPUTER, V44, P39, DOI 10.1109/MC.2011.18
   Sharifi S, 2010, ASIA S PACIF DES AUT, P883
   Shenoy G., 2007, Linear programming: methods and applications
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
   Winter JA, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P29, DOI 10.1145/1854273.1854283
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu Q, 2004, ACM SIGPLAN NOTICES, V39, P248, DOI 10.1145/1037187.1024423
   Wu Q, 2005, IEEE MICRO, V25, P52, DOI 10.1109/MM.2005.87
   Zanini F, 2009, ASIA S PACIF DES AUT, P37, DOI 10.1109/ASPDAC.2009.4796438
   Zhou K, 1996, ROBUST OPTIMAL CONTR
NR 47
TC 34
Z9 40
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 46
DI 10.1145/2504904
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100002
DA 2024-07-18
ER

PT J
AU Kurimoto, M
   Yamamoto, T
   Nakano, S
   Hanami, A
   Kondo, H
AF Kurimoto, Masanori
   Yamamoto, Takeshi
   Nakano, Satoshi
   Hanami, Atsuto
   Kondo, Hiroyuki
TI Verification Work Reduction Methodology in Low-Power Chip Implementation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Verification; Low
   power; verification efficiency; power shutdown; logic simulation; power
   intent
AB In order to achieve satisfactory verification for complicated low-power demands in green products, we propose a verification work reduction methodology. It consists of three step, namely virtual, direct actual, and actual model simulations. Virtual low-power simulation inserts low-power cells, such as isolators or level shifters, virtually and simulates logical behavior for design under test (DUT) based on user-defined power mode. Direct actual low-power simulation replaces behavior models without non-logical pins for some of modules with actual models with non-logical pins, which are Vdd and Gnd, and simulates DUT in mixed level. Actual low-power simulation simulates DUT by using actual models with non-logical pins for all cells and hard macros. We introduce techniques which classify the type of the bugs on which we focus at each verification step and prevent the concerned bugs from leaking to the latter verification step as much as possible.
   We applied our methodology to an actual chip and could reduce the total simulation period until tape-out by 38.8% and the total chip development period by 10%, compared with the conventional methodology.
EM masanori.kurimoto.kx@renesas.com
CR AU J., 2010, P DES VER C EXH
   Bogliolo A, 1997, IEEE T VLSI SYST, V5, P473, DOI 10.1109/92.645074
   Chen SH, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P19, DOI 10.1109/VDAT.2009.5158084
   Goldberg EI, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P114, DOI 10.1109/DATE.2001.915010
   KHAN N., 2010, P DES VER C EXH
   Shi-Hao Chen, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P742
   Singh A, 2010, ICCAD-IEEE ACM INT, P55, DOI 10.1109/ICCAD.2010.5651402
   YEUNG P, 2009, P INT SOC DES C ISOC, P295
NR 8
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 12
DI 10.1145/2390191.2390203
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500012
DA 2024-07-18
ER

PT J
AU Lee, J
   Gupta, P
AF Lee, John
   Gupta, Puneet
TI ECO Cost Measurement and Incremental Gate Sizing for Late Process
   Changes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Gate sizing; incremental algorithms;
   ECO; linear programming
ID OPTIMIZATION
AB Changes in the manufacturing process parameters may create timing violations in a design, making it necessary to perform an engineering change order (ECO) to correct these problems. We present a framework for performing incremental gate sizing for process changes late in the design cycle, and a method for creating initial designs that are robust to late process changes. This includes a method for measuring and estimating ECO cost and for transforming these costs into linear programming optimization problems. In the case of ECOs, the method reduces ECO costs on average, by 89% in changed area compared to a leading commercial tool. Furthermore, the robust initial designs are, on average, 55% less likely to need redesign in the future.
C1 [Lee, John; Gupta, Puneet] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
RP Lee, J (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA.
EM lee@ee.ucla.edu
OI Gupta, Puneet/0000-0002-6188-1134
FU NSF [811832]; SRC Task [1816]
FX This work was supported in part by the NSF Award 811832 and by the SRC
   Task 1816.
CR Boyd SP, 2005, OPER RES, V53, P899, DOI 10.1287/opre.1050.0254
   Chen YP, 2007, IEEE IC CAD, P530, DOI 10.1109/ICCAD.2007.4397319
   Chinnery DG, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P149, DOI 10.1109/LPE.2005.195505
   Dutt S, 2006, DES AUT TEST EUROPE, P766
   Lee J, 2010, PR IEEE COMP DESIGN, P215, DOI 10.1109/ICCD.2010.5647778
   Roy JA, 2007, IEEE T COMPUT AID D, V26, P2173, DOI 10.1109/TCAD.2007.907271
   Synopsys, 2010, LIB NCX D 2009 12 SP
   Taghavi T, 2010, ICCAD-IEEE ACM INT, P621, DOI 10.1109/ICCAD.2010.5654225
NR 8
TC 1
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 16
DI 10.1145/2390191.2390207
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500016
DA 2024-07-18
ER

PT J
AU Liu, CNJ
   Chen, YL
   Kuo, CC
   Tsai, IC
AF Liu, Chien-Nan Jimmy
   Chen, Yen-Lung
   Kuo, Chin-Cheng
   Tsai, I-Ching
TI A Fast Heuristic Approach for Parametric Yield Enhancement of Analog
   Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Process variation; yield enhancement;
   analog circuits
ID HIERARCHICAL-OPTIMIZATION; CIRCUIT-DESIGN; METHODOLOGY; SIMULATION
AB In traditional yield enhancement approaches, a lot of computation efforts have to be paid first to find the feasible regions and the Pareto fronts, which will become a heavy cost for large analog circuits. In order to reduce the computation efforts, this article proposes a fast heuristic approach that tries to finish all iteration steps of the yield enhancement flow at behavior level. First, a novel force-directed Nominal Point Moving (NPM) algorithm is proposed to find a better nominal point without building the feasible regions. Then, an equation-based behavior-level sizing approach is proposed to map the NPM results at performance level to behavior-level parameters. A fast behavior-level Monte Carlo simulation is also proposed to shorten the iterative yield enhancement flow. Finally, using the obtained behavioral parameters as the sizing targets of each subblock, the device sizing time is significantly reduced instead of sizing from the system-level specifications directly. As demonstrated on several analog circuits, this heuristic approach could be another efficient methodology to help designers improve their analog circuits toward better yield.
C1 [Liu, Chien-Nan Jimmy; Chen, Yen-Lung; Kuo, Chin-Cheng; Tsai, I-Ching] Natl Cent Univ, Dept Elect Engn, Tao Yuan 320, Taiwan.
C3 National Central University
RP Liu, CNJ (corresponding author), Natl Cent Univ, Dept Elect Engn, Tao Yuan 320, Taiwan.
EM jimmy@ee.ncu.edu.tw
RI Liu, Chien-Nan/AFO-7998-2022
OI Liu, Chien-Nan/0000-0002-4907-898X
FU R.O.C. National Science Council [NSC98-2221-E-008-090]; MunEDA GmbH
FX This work was supported in part by R.O.C. National Science Council under
   grant NSC98-2221-E-008-090 and MunEDA GmbH.
CR ABDELMALEK HL, 1991, IEEE T COMPUT AID D, V10, P1006, DOI 10.1109/43.85738
   [Anonymous], ANALOG DESIGB CTR SI
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], IEEE T COMPUT AIDED
   Colleran DM, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P377, DOI 10.1109/CICC.2003.1249422
   De Smedt B, 2003, IEEE T COMPUT AID D, V22, P213, DOI 10.1109/TCAD.2002.806598
   Eeckelaert T, 2005, DES AUT TEST EUROPE, P1070, DOI 10.1109/DATE.2005.129
   Felt E, 1996, IEEE IC CAD, P374, DOI 10.1109/ICCAD.1996.569824
   Fujita T., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P547, DOI 10.1109/ASPDAC.2000.835161
   Graeb H, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P343, DOI 10.1109/ICCAD.2001.968645
   Gu CJ, 2008, ASIA S PACIF DES AUT, P730
   Guardiani C, 2000, DES AUT CON, P15
   Jolliffe I.T., 1986, Principal component analysis, DOI DOI 10.1016/0169-7439(87)80084-9
   Kress R., 1998, Numerical Analysis
   Kuo CC, 2009, IEEE T CIRCUITS-I, V56, P1160, DOI 10.1109/TCSI.2008.2008502
   Li X, 2005, IEEE IC CAD, P721, DOI 10.1109/ICCAD.2005.1560160
   Li X, 2007, IEEE T COMPUT AID D, V26, P2, DOI 10.1109/TCAD.2006.882513
   Phelps R, 2000, IEEE T COMPUT AID D, V19, P703, DOI 10.1109/43.848091
   Rutenbar RA, 2007, P IEEE, V95, P640, DOI 10.1109/JPROC.2006.889371
   SAPATNEKAR SS, 1994, IEEE T COMPUT AID D, V13, P1536, DOI 10.1109/43.331410
   Schenkel F, 2001, DES AUT CON, P858, DOI 10.1109/DAC.2001.935625
   Stehr G, 2003, INT SER NUMER MATH, V146, P167
   Tiwary SK, 2006, DES AUT CON, P31, DOI 10.1109/DAC.2006.229172
   Van der Plas G, 2001, IEEE T COMPUT AID D, V20, P1037, DOI 10.1109/43.945301
   Vidigal L. M., 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-1, P13, DOI 10.1109/TCAD.1982.1269992
   Yu G, 2007, IEEE IC CAD, P464, DOI 10.1109/ICCAD.2007.4397308
   Yu G, 2007, IEEE T CIRCUITS-I, V54, P1513, DOI 10.1109/TCSI.2007.899626
   Zou J, 2006, DES AUT CON, P19, DOI 10.1109/DAC.2006.229165
NR 28
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 35
DI 10.1145/2209291.2209308
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000017
DA 2024-07-18
ER

PT J
AU Ioannides, C
   Eder, KI
AF Ioannides, Charalambos
   Eder, Kerstin I.
TI Coverage-Directed Test Generation Automated by Machine Learning - A
   Review
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Verification; Coverage-directed test generation (CDG); genetic
   algorithms; genetic programming; inductive logic programming (ILP);
   Bayesian networks; Markov models
ID VERIFICATION
AB The increasing complexity and size of digital designs, in conjunction with the lack of a potent verification methodology that can effectively cope with this trend, continue to inspire engineers and academics in seeking ways to further automate design verification. In an effort to increase performance and to decrease engineering effort, research has turned to artificial intelligence (AI) techniques for effective solutions. The generation of tests for simulation-based verification can be guided by machine-learning techniques. In fact, recent advances demonstrate that embedding machine-learning (ML) techniques into a coverage-directed test generation (CDG) framework can effectively automate the test generation process, making it more effective and less error-prone. This article reviews some of the most promising approaches in this field, aiming to evaluate the approaches and to further stimulate more directed research in this area.
C1 [Ioannides, Charalambos] Univ Bristol, Ind Doctorate Ctr Syst, Bristol, Avon, England.
   [Eder, Kerstin I.] Univ Bristol, Dept Comp Sci, Bristol, Avon, England.
C3 University of Bristol; University of Bristol
RP Ioannides, C (corresponding author), Univ Bristol, Ind Doctorate Ctr Syst, Bristol, Avon, England.
EM Charalambos.Ioannides@bristol.ac.uk; Kerstin.Eder@bristol.ac.uk
FU Systems Centre; EPSRC [EP/G037353/1]; Broadcom Corporation
FX This work was supported by the Systems Centre, the EPSRC funded
   Industrial Doctorate Centre in Systems at the University of Bristol
   (grant EP/G037353/1) and Broadcom Corporation.
CR [Anonymous], P EUR C DES AUT
   [Anonymous], INT TECHN ROADM SEM
   [Anonymous], 2006, Elements of Information Theory
   [Anonymous], EE TIMES
   [Anonymous], P HARDWARE SOFTWARE
   [Anonymous], P 17 AS TEST S
   [Anonymous], EVOLUTIONARY ALGORIT
   [Anonymous], IEEE DES TEST COMPUT
   [Anonymous], DIGITAL LOGIC TESTIN
   [Anonymous], 2003, SAC
   [Anonymous], LECT NOTES COMPUT SC
   [Anonymous], US INT MIN DAT
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], P 8 IEEE INT WORKSH
   [Anonymous], P 8 IEEE INT HIGH LE
   Banzhaf W., 1998, GENETIC PROGRAMMING
   Bergeron J, 2003, WRITING TESTBENCHES
   Bernardi P, 2008, LECT NOTES COMPUT SC, V4974, P224
   Bose M, 2001, IEEE C EVOL COMPUTAT, P442, DOI 10.1109/CEC.2001.934425
   Braun M, 2004, INT HIGH LEVEL DESIG, P75, DOI 10.1109/HLDVT.2004.1431241
   Breiman L, 1998, BIOMETRICS, DOI [10.1201/9781315139470, DOI 10.2307/2530946]
   Corno F, 2004, IEEE DES TEST COMPUT, V21, P102, DOI 10.1109/MDT.2004.1277902
   Corno F, 2003, EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P113, DOI 10.1109/ETW.2003.1231677
   Eder K, 2007, LECT NOTES ARTIF INT, V4455, P154
   Fine S, 2003, DES AUT CON, P286
   Fine S, 2006, IEEE T COMPUT, V55, P1344, DOI 10.1109/TC.2006.183
   Guzey O, 2008, DES AUT CON, P262
   HABIBI A., 2006, P DESIGN AUTOMATION, P1
   Holland I.H., 1975, ADAPTATION NATURAL A
   Jain AK, 1999, ACM COMPUT SURV, V31, P264, DOI 10.1145/331499.331504
   Koza J.R., 1992, GENETIC PROGRAMMING, VVolume 1
   Koza JR, 1989, P 11 INT JOINT C ART, P768
   MUGGLETON S, 1995, NEW GENERAT COMPUT, V13, P245, DOI 10.1007/BF03037227
   MUGGLETON SH, 1991, MACH INTELL, V12, P93
   Muggleton Stephen, 1992, Inductive logic programming
   Piziali A., 2007, FUNCTIONAL VERIFICAT
   Ravotto D, 2008, LECT NOTES COMPUT SC, V4974, P214
   Samarah A, 2006, INT HIGH LEVEL DESIG, P19
   Smith JE, 1997, PROCEEDINGS OF 1997 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION (ICEC '97), P453, DOI 10.1109/ICEC.1997.592354
   Ur S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P175, DOI 10.1109/DAC.1999.781305
   Wagner I, 2005, DES AUT CON, P783
   Wagner I, 2007, IEEE T COMPUT AID D, V26, P1126, DOI 10.1109/TCAD.2006.884494
   Wile B., 2005, Comprehensive Functional Verification: The Complete Industry Cycle
   Yu XM, 2002, PROC INT C TOOLS ART, P521, DOI 10.1109/TAI.2002.1180847
NR 44
TC 29
Z9 34
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 7
DI 10.1145/2071356.2071363
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800007
DA 2024-07-18
ER

PT J
AU Lin, JW
   Ho, TY
   Jiang, IHR
AF Lin, Jing-Wei
   Ho, Tsung-Yi
   Jiang, Iris Hui-Ru
TI Reliability-Driven Power/Ground Routing for Analog ICs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Analog; electromigration; IR-drop;
   power/ground network; routing; Steiner tree
AB Electromigration and voltage drop (IR-drop) are two major reliability issues in modern IC design. Electromigration gradually creates permanently open or short circuits due to excessive current densities; IR-drop causes insufficient power supply, thus degrading performance or even inducing functional errors because of nonzero wire resistance. Both types of failure can be triggered by insufficient wire widths. Although expanding the wire width alleviates electromigration and IR-drop, unlimited expansion not only increases the routing cost, but may also be infeasible due to the limited routing resource. In addition, electromigration and IR-drop manifest mainly in the power/ground (P/G) network. Therefore, taking wire widths into consideration is desirable to prevent electromigration and IR-drop at P/G routing. Unlike mature digital IC designs, P/G routing in analog ICs has not yet been well studied. In a conventional design, analog designers manually route P/G networks by implementing greedy strategies. However, the growing scale of analog ICs renders manual routing inefficient, and the greedy strategies may be ineffective when electromigration and IR-drop are considered. This study distances itself from conventional manual design and proposes an automatic analog P/G router that considers electromigration and IR-drops. First, employing transportation formulation, this article constructs an electromigration-aware rectilinear Steiner tree with the minimum routing cost. Second, without changing the solution quality, wires are bundled to release routing space for enhancing routability and relaxing congestion. A wire width extension method is subsequently adopted to reduce wire resistance for IR-drop safety. Compared with high-tech designs, the proposed approach achieves equally optimal solutions for electromigration avoidance, with superior efficiencies. Furthermore, via industrial design, experimental results also show the effectiveness and efficiency of the proposed algorithm for electromigration prevention and IR-drop reduction.
C1 [Lin, Jing-Wei; Ho, Tsung-Yi] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan.
   [Jiang, Iris Hui-Ru] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan.
   [Jiang, Iris Hui-Ru] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan.
C3 National Cheng Kung University; National Yang Ming Chiao Tung
   University; National Yang Ming Chiao Tung University
RP Ho, TY (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 701, Taiwan.
EM dattle@eda.csie.ncku.edu.tw; tyho@csie.ncku.edu.tw;
   huiru.jiang@gmail.com
RI Ho, Tsung-Yi/ABF-9929-2021
OI Ho, Tsung-Yi/0000-0001-7348-5625
CR [Anonymous], 1994, Operations Research-Applications and Algorithms
   BLACK JR, 1969, IEEE T ELECTRON DEV, VED16, P338, DOI 10.1109/T-ED.1969.16754
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   DUTTA R, 1989, ACM IEEE D, P783, DOI 10.1145/74382.74529
   HO JM, 1990, IEEE T COMPUT AID D, V9, P185, DOI 10.1109/43.46785
   Jiang I.H.-R., 2010, Pro-ceedings of the 19th international symposium on Physical design, P177
   Lienig J., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P39, DOI 10.1145/1123008.1123017
   Lienig J, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P783, DOI 10.1109/ASPDAC.2003.1195125
   Lin CW, 2008, IEEE T COMPUT AID D, V27, P643, DOI 10.1109/TCAD.2008.917583
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   Pan M., 2006, ICCAD '06, P464
   RUSSELL EJ, 1969, OPER RES, V17, P187, DOI 10.1287/opre.17.1.187
   SILVA J, 2008, P DES AUT TEST EUR, P420
   Todn A, 2007, IEEE IC CAD, P783, DOI 10.1109/ICCAD.2007.4397361
   Yan JT, 2008, 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, P1692, DOI 10.1109/APCCAS.2008.4746364
NR 15
TC 3
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 6
DI 10.1145/2071356.2071362
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800006
DA 2024-07-18
ER

PT J
AU Blanc, N
   Kroening, D
AF Blanc, Nicolas
   Kroening, Daniel
TI Race Analysis for SystemC Using Model Checking
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; SystemC; simulation; partial-order reduction;
   model checking; formal analysis
AB SystemC is a system-level modeling language that offers a wide range of features to describe concurrent systems at different levels of abstraction. The SystemC standard permits simulators to implement a deterministic scheduling policy, which often hides concurrency-related design flaws. We present a novel compiler for SystemC that integrates a very precise formal race analysis by means of model checking. Our compiler produces a simulator that uses the outcome of the analysis to perform partial order reduction. The key insight to make the model checking engine scale is to apply it only to tiny fractions of the SystemC model. We show that the outcome of the analysis is not only valuable to eliminate redundant context switches at runtime, but can also be used to diagnose race conditions statically. In particular, our analysis is able to reveal races that can remain undetected during simulation and is able to formally prove the absence of races.
C1 [Blanc, Nicolas] ETH, CH-8092 Zurich, Switzerland.
   [Kroening, Daniel] Univ Oxford, Oxford OX1 2JD, England.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; University of
   Oxford
RP Blanc, N (corresponding author), ETH, Ramistr 101, CH-8092 Zurich, Switzerland.
EM nicolas.blanc@inf.ethz.ch
OI Kroening, Daniel/0000-0002-6681-5283
FU ETH [TH-21/05-1]; Semiconductor Research Corporation (SRC)
   [2006-TJ-1539]; EU [ID ICT-216679]; EPSRC [EP/G026254/1]; EPSRC
   [EP/G026254/1] Funding Source: UKRI
FX This research is supported by ETH research grant TH-21/05-1, by the
   Semiconductor Research Corporation (SRC) under contract no.
   2006-TJ-1539, the EU FP7 STREP MOGENTES (project ID ICT-216679), and by
   the EPSRC project EP/G026254/1.
CR [Anonymous], 1993, Program Verification: Fundamental Issues in Computer Science, DOI [10.1090/psapm/019/0235771, DOI 10.1090/PSAPM/019/0235771]
   [Anonymous], 2000, Programming Language Design and Implementation, DOI [DOI 10.1145/358438.349328, 10.1145/349299.349328]
   [Anonymous], P 22 IEEE ACM INT C
   [Anonymous], 2005, I KPAI
   [Anonymous], 2005, 16662005 IEEE
   BALL T, 2000, MSRTR200014
   Ball VE, 2002, STUD PRODUCT EFF, V2, P1
   Biere A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P317, DOI 10.1109/DAC.1999.781333
   Blanc N., 2007, IEEE/ACM Conference on Automated software engineering, P521
   BLANC N, 2008, P ICCAD 2008 IEEE NE, P356
   BLANC N, 2008, P WORKSH TOOLS ALG C, P467
   CLARKE E, 2003, P IEEE ACM DES AUT C
   CLARKE E, 2005, LECT NOTES COMPUTER, V3440
   Clarke E, 2007, FORM METHOD SYST DES, V30, P5, DOI 10.1007/s10703-006-0020-3
   Clarke RW, 2000, INHAL TOXICOL, V12, P169
   Cook B, 2006, ACM SIGPLAN NOTICES, V41, P415, DOI 10.1145/1133981.1134029
   D'Silva V, 2008, IEEE T COMPUT AID D, V27, P1165, DOI 10.1109/TCAD.2008.923410
   Engler Dawson., 2003, Proceedings of the Nineteenth ACM Symposium on Operating Systems Principles, SOSP '03, P237, DOI DOI 10.1145/945445.945468
   Godefroid P, 2005, FORM METHOD SYST DES, V26, P77, DOI 10.1007/s10703-005-1489-x
   GODEFROID P, 1996, LECT NOTES COMPUTER
   Graf S, 1997, LECT NOTES COMPUT SC, V1254, P72
   Helmstetter C, 2006, PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, P171
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   Kroening D, 2005, THIRD ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P101, DOI 10.1109/MEMCOD.2005.1487900
   KROENING D, 2003, P 4 INT C VER MOD CH, P298
   Kundu S, 2008, DES AUT CON, P936
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Mueller W, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P64, DOI 10.1109/DATE.2001.915002
   Naik M, 2006, ACM SIGPLAN NOTICES, V41, P308, DOI 10.1145/1133981.1134018
   Netzer R. H. B., 1992, ACM Letters on Programming Languages and Systems, V1, P74, DOI 10.1145/130616.130623
   PELED D, 1994, P 6 INT C COMP AID V, P377
   Peled D., 1993, Proceedings of the 5th International Conference on Computer Aided Verification, V697, P409
   Qadeer S, 2004, ACM SIGPLAN NOTICES, V39, P14, DOI 10.1145/996893.996845
   SALEM A, 2003, P C DES AUT TEST EUR
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Savoiu N, 2005, Third ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P131, DOI 10.1109/MEMCOD.2005.1487903
   Sen A, 2008, DES AUT CON, P948
   SLONNEGER K, 1995, FORMAL SYNTAX SEMANT, P341
   Vardi MY, 2007, DES AUT CON, P188, DOI 10.1109/DAC.2007.375150
   Wang C, 2008, LECT NOTES COMPUT SC, V4963, P382, DOI 10.1007/978-3-540-78800-3_29
NR 40
TC 27
Z9 34
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2010
VL 15
IS 3
AR 21
DI 10.1145/1754405.1754406
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 618NC
UT WOS:000279361400001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Faezipour, M
   Nourani, M
   Panigrahy, R
AF Faezipour, Miad
   Nourani, Mehrdad
   Panigrahy, Rina
TI A Hardware Platform for Efficient Worm Outbreak Detection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Security; Design; Network Intrusion Detection System; polymorphic worm;
   hashing; shared counters; false positive; false negative; worm outbreak
AB Network Intrusion Detection Systems (NIDS) monitor network traffic to detect attacks or unauthorized activities. Traditional NIDSes search for patterns that match typical network compromise or remote hacking attempts. However, newer networking applications require finding the frequently repeated strings in a packet stream for further investigation of potential attack attempts. Finding frequently repeated strings within a given time frame of the packet stream has been quite efficient to detect polymorphic worm outbreaks. A novel real-time worm outbreak detection system using two-phase hashing and monitoring repeated common substrings is proposed in this article. We use the concept of shared counters to minimize the memory cost while efficiently sifting through suspicious strings. The worm outbreak system has been prototyped on Altera Stratix FPGA. We have tested the system for various settings and packet stream sizes. Experimental results verify that our system can support line speed of gigabit-rates with negligible false positive and negative rates.
C1 [Faezipour, Miad; Nourani, Mehrdad] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA.
   [Panigrahy, Rina] Microsoft Res Lab, Mountain View, CA 94043 USA.
C3 University of Texas System; University of Texas Dallas; Microsoft
RP Faezipour, M (corresponding author), Univ Texas Dallas, Dept Elect Engn, 800 W Campbell Rd, Richardson, TX 75080 USA.
EM mxf042000@utdallas.edu; nourani@utdallas.edu; rina@microsoft.com
RI Faezipour, Miad/ABF-1909-2021
OI Faezipour, Miad/0000-0003-2684-0887
CR Akritidis P, 2005, IEEE ICC, P837
   [Anonymous], 2002, Proceedings of the 9th ACM conference on Computer and communications security, DOI DOI 10.1145/586110.586130
   ANTONATOS S, 2004, P 4 INT WORKSH SOFTW, P207
   BARFORD P, 2008, NETWORK TRAFFIC
   BLOOM BH, 1970, COMMUN ACM, V13, P422, DOI 10.1145/362686.362692
   Charpentier V, 2004, ARAB ARCHAEOL EPIGR, V15, P1, DOI 10.1111/j.1600-0471.2004.00019.x
   Crandall J., 2005, Proceedings of the 12th ACM conference on Computer and communications security, CCS '05, P235
   Estan C, 2004, ACM SIGCOMM COMP COM, V34, P245, DOI 10.1145/1030194.1015495
   Estan C., 2002, Proceedings of the 2002 conference on Applications, technologies, architectures, and protocols for computer communications, P323
   *ETH, 2007, ETH NETW PROT AN
   Faiezipour M, 2007, 15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, P65, DOI 10.1109/HOTI.2007.2
   GIBBONS PB, 1998, P ACM SIGMOD 98 C, V27, P331
   Idika N., 2007, SURVEY MALWARE DETEC
   Jacob N, 2006, ANN COMPUT SECURITY, P371, DOI 10.1109/ACSAC.2006.35
   Karamcheti V., 2005, Proceedings of the 2005 ACM SIGCOMM workshop on Mining network data, P165
   Kim HA, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE 13TH USENIX SECURITY SYMPOSIUM, P271
   Kolesnikov Oleg., 2005, ADV POLYMORPHIC WORM
   Madhusudan B, 2004, 12TH ANNUAL IEEE SYMPOSIUM ON HIGH PERFORMANCE INTERCONNECTS, PROCEEDINGS, P77, DOI 10.1109/CONECT.2004.1375207
   MOORE D, 2003, SPREAD SAPPHIRE SLAM
   Newsome J, 2005, P IEEE S SECUR PRIV, P226, DOI 10.1109/SP.2005.15
   *NIOS, 2006, US MAN NIOS 2 ID VER
   *QUART, 2006, US MAN QUART 2 VERS
   *SANS, 2009, MALW FAQ COD RED ISS
   Schleimer Saul, 2003, P 2003 ACM SIGMOD IN, P76, DOI [10.1145/872757.872770, DOI 10.1145/872757.872770]
   SERVER O, 2006, POLYNOMIALS
   Singh S, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P45
   *SNORT, 2007, SNORT NETW INTR DET
   Song D., 2001, SNAPSHOT GLOBAL INTE
   Song HY, 2005, GLOB TELECOMM CONF, P1686
   Staniford S., 2004, WORM 04, P33
   Synopsys Inc, 2005, US MAN SYN TOOLS VER
   TELKAMP T, 2002, NANOG26 M
   WANG K, 2004, P 7 INT S REC ADV IN
   Williamson MM, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P61, DOI 10.1109/CSAC.2002.1176279
   Yu F, 2004, 12TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS - PROCEEDINGS, P174, DOI 10.1109/ICNP.2004.1348108
   Zou CC, 2006, IEEE J SEL AREA COMM, V24, P1877, DOI 10.1109/JSAC.2006.877137
   [No title captured]
NR 37
TC 2
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 49
DI 10.1145/1562514.1562517
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 487LQ
UT WOS:000269276100002
DA 2024-07-18
ER

PT J
AU Liu, JF
   Chou, PH
AF Liu, Jinfeng
   Chou, Pai H.
TI Idle energy minimization by mode sequence optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; functional partitioning; communication
   speed selection; communication/computation trade-offs; embedded
   multi-processor; low-power design
AB This article presents techniques for reducing idle energy by mode-sequence optimization (MSO) under timing constraints. Our component-level CoMSO algorithm computes energy-optimal modetransition sequences for different lengths of idle intervals. Our system-level SyMSO algorithm shifts tasks within slack intervals while satisfying all timing and resource constraints in the given schedule. Experimental results on a commercial software-defined radio show that these new techniques can reduce idle energy by 50-70%, or 30-50% of total system energy over previous offline-optimal but unsequenced techniques based on localized break-even-time analysis, thanks to rich options offered by mode sequencing.
C1 Synopsys Inc, Mountain View, CA USA.
   Univ Calif Irvine, Irvine, CA 92717 USA.
   Natl Tsing Hua Univ, Hsinchu 30013, Taiwan.
C3 Synopsys Inc; University of California System; University of California
   Irvine; National Tsing Hua University
RP Liu, JF (corresponding author), Synopsys Inc, Mountain View, CA USA.
EM jinfengl@synopsys.com; phchou@uci.edu
CR CHOU P, 1994, ACM IEEE D, P1
   HAHN J, 2004, P IEEE MIL COMM C MI
   Irani Sandy, 2003, ACM Trans. Embed. Comput. Syst., V2, P325, DOI [DOI 10.1145/860176.860180, 10.1145/860176.860180]
   KATCHER DI, 1993, IEEE T SOFTWARE ENG, V19, P920, DOI 10.1109/32.241774
   Kim NY, 1996, REAL TIM SYST SYMP P, P300, DOI 10.1109/REAL.1996.563726
   Li DX, 2003, DES AUT CON, P119, DOI 10.1109/DAC.2003.1218852
   LIU J, 2001, P 9 INT S HARDW SOFT, P153
   Liu JF, 2001, DES AUT CON, P840, DOI 10.1109/DAC.2001.935622
   LOCKE DC, 1991, P REAL TIM SYST S, P181
   Park Chulsung., 2006, P 4 ANN IEEE INT C P
   Park CS, 2005, 2005 Fourth International Symposium on Information Processing in Sensor Networks, P398
   Swaminathan V, 2003, IEEE T COMPUT AID D, V22, P847, DOI 10.1109/TCAD.2003.814245
NR 12
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 38
DI 10.1145/1278349.1278351
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600002
DA 2024-07-18
ER

PT J
AU Mathaikutty, D
   Patel, H
   Shukla, S
   Jantsch, A
AF Mathaikutty, Deepak
   Patel, Hiren
   Shukla, Sandeep
   Jantsch, Axel
TI EWD: A metamodeling driven customizable multi-MoC system modeling
   framework
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; languages; verification; metamodeling; metamodel; MoC;
   functional language; denotational semantics; interoperable modeling
   language; heterogeneous system design; Ptolemy II; SystemC; ForSyDe
AB We present the EWD design environment and methodology, a modeling and simulation framework suited for complex and heterogeneous embedded systems with varying degrees of expressibility and modeling fidelity. This environment promotes the use of multiple models of computation (MoCs) to support heterogeneity and metamodeling for conformance tests of syntactic and static semantics during the process of modeling. Therefore, EWD is a multiple MoC rnodeling and simulation framework that ensures conformance of the MoC formalisms during model construction using a metamodeling approach. In addition, EWD provides a suite of translation tools that generate executable models for two simulation frameworks to demonstrate its language-independent modeling framework. The EWD methodology uses the Generic Modeling Environment for customization of the MoC-specific modeling syntax into a visual representation. To embed the execution semantics of the MoCs into the models, we have built parsing and translation tools that leverage an XML-based interoperability language. This interoperability language is then translated into executable Standard ML or Haskell models that can also be analyzed by existing simulation frameworks such as SML-Sys or ForSyDe. In summary, EWD is a metamodeling driven multitarget design environment with multi-MoC modeling capability.
C1 Virginia Tech, Fermat Lab, Blacksburg, VA 24061 USA.
   Royal Inst Technol, Dept Microelect & Informat Technol, Stockholm, Sweden.
C3 Virginia Polytechnic Institute & State University; Royal Institute of
   Technology
RP Mathaikutty, D (corresponding author), Virginia Tech, Fermat Lab, Blacksburg, VA 24061 USA.
EM Shukla@vt.edu
RI SHUKLA, SANDEEP/T-6430-2019; Shukla, Sandeep/B-3358-2009
OI SHUKLA, SANDEEP/0000-0001-5525-7426; Shukla, Sandeep/0000-0001-5525-7426
CR [Anonymous], 1999, Haskell: The Craft of Functional Programming
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Borger E., 2003, ABSTRACT STATE MACHI
   BROOKS C, 2005, HETEROFENEOUS CONCUR
   CHEN K, 2005, P 50 ACM INT C EMB S
   Dennis JackB., 1974, PROGRAMMING S, P362
   ECKER W, 1992, EURO-DAC 92 : EUROPEAN DESIGN AUTOMATION CONFERENCE, P752, DOI 10.1109/EURDAC.1992.246179
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Glasser Uwe., 1997, J UNIVERS COMPUT SCI, V3, P1382
   Gurevich Yu., 1995, EVOLVING ALGEBRAS 19
   HOARE CAR, 1978, CACM, V21, P8
   JANTSCH A, 1999, P DES AUT TEST EUR D
   JANTSCH A, 2001, P 9 INT S HARDW SOFT
   Jantsch A., 2003, Modeling Embedded Systems and SoC's
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   LAVANGO L, 1998, NATO ASI P SYSTEMS S
   LEDECZI A, 2001, GEN MODELING ENV I S
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   LEE EA, 1997, M973 UCBERL DEP EL E
   Li YB, 2000, IEEE T VLSI SYST, V8, P1, DOI 10.1109/92.820756
   MAHTAIKUTTY D, 2005, P FOR SPEC DES LANG
   MATHAIKUTTY D, 2004, 200423 FERMAT
   MATHAIKUTTY DA, 2005, FUNCTIONAL PROGRAMIN
   *METR PROJ TEAM, 2004, M0438 UCBERL DEP EL
   Milner R., 1989, Communication and concurrency
   MILNER R, 1997, DEFINITIOIN STANDAR
   NEUENDORFFER S, 2005, M051 UCBERL
   NORDSTROM G, 1999, P IEEE
   PATEL HD, 2005, IEEE T COMPUT AIDED, V24
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   Vangheluwe H, 2004, PROCEEDINGS OF THE 2004 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P249
NR 32
TC 7
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 33
DI 10.1145/1255456.1255470
PG 43
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700014
DA 2024-07-18
ER

PT J
AU Shao, ZL
   Xiao, B
   Xue, C
   Zhuge, QF
   Sha, EHM
AF Shao, ZL
   Xiao, B
   Xue, C
   Zhuge, QF
   Sha, EHM
TI Loop scheduling with timing and switching-activity minimization for VLIW
   DSP
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; languages; VLIW; compilers; loops; software pipelining;
   retiming; instruction bus optimization; low-power optimization;
   instruction scheduling
ID POWER; OPTIMIZATION
AB In embedded systems, high-performance DSP needs to be performed not only with high-data throughput but also with low-power consumption. This article develops an instruction-level loop-scheduling technique to reduce both execution time and bus-switching activities for applications with loops on VLIW architectures. We propose an algorithm, SAMLS (Switching-Activity Minimization Loop Scheduling), to minimize both schedule length and switching activities for applications with loops. In the algorithm, we obtain the best schedule from the ones that are generated from an initial schedule by repeatedly rescheduling the nodes with schedule length and switching activities minimization based on rotation scheduling and bipartite matching. The experimental results show that our algorithm can reduce both schedule length and bus-switching activities. Compared with the work of Lee et al. [2003], SAMLS shows an average 11.5% reduction in schedule length and an average 19.4% reduction in bus-switching activities.
C1 Hong Kong Polytech Univ, Dept Comp, Kowloon, Hong Kong, Peoples R China.
   Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
C3 Hong Kong Polytechnic University; University of Texas System; University
   of Texas Dallas
RP Hong Kong Polytech Univ, Dept Comp, Kowloon, Hong Kong, Peoples R China.
EM cszlshao@comp.polyu.edu.hk; csbxiao@comp.polyu.edu.hk;
   cxx016000@utdallas.edu; qfzhuge@utdallas.edu; edsha@utdallas.edu
RI Xiao, Bin/AAZ-4848-2020; Xiao, Bin/R-2888-2018; Shao, Zili/AAX-3339-2020
OI Xiao, Bin/0000-0003-4223-8220; Xiao, Bin/0000-0003-4223-8220; Shao,
   Zili/0000-0002-2173-2847; Xue, Chun Jason/0000-0002-6431-9868
CR [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   BERKELAAR MRC, 1992, UNIX MANUAL LP SOLVE
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   Chao L.-F., 1993, THESIS PRINCETON U P
   Chao LF, 1997, IEEE T COMPUT AID D, V16, P229, DOI 10.1109/43.594829
   FREDMAN ML, 1987, J ACM, V34, P596, DOI 10.1145/28869.28874
   GEREZ SH, 1992, IEEE T CIRCUITS-I, V39, P49, DOI 10.1109/81.109243
   IRWIN MJ, 1999, P 1999 IEEE INT ASIC
   Kim HS, 2003, ACM SIGPLAN NOTICES, V38, P275, DOI 10.1145/780731.780770
   Lee CR, 2003, ACM T DES AUTOMAT EL, V8, P252, DOI 10.1145/762488.762494
   Lee MTC, 1997, IEEE T VLSI SYST, V5, P123, DOI 10.1109/92.555992
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   LIU D, 1994, IEEE J SOLID-ST CIRC, V29, P663, DOI 10.1109/4.293111
   Mamidipaka MN, 2003, IEEE T VLSI SYST, V11, P827, DOI 10.1109/TVLSI.2003.814325
   Panda PR, 1999, IEEE T VLSI SYST, V7, P309, DOI 10.1109/92.784092
   Parikh A, 2004, J VLSI SIG PROC SYST, V37, P129, DOI 10.1023/B:VLSI.0000017007.28247.f6
   RAU BR, 1992, P 25 ANN INT S MICR, P158
   RENFORS M, 1981, IEEE T CIRCUITS SYST, V28, P196, DOI 10.1109/TCS.1981.1084972
   SHAO Z, 2004, LECT NOTES COMPUTER, P53
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   SU CL, 1994, IEEE DES TEST COMPUT, V11, P24, DOI 10.1109/54.329448
   SUNDARARAJAN V, 2000, P 2000 GREAT LAK S V, P13
   *TEX INSTR INC, 2001, TMS320C6000 OPT COMP
   TMS320C6000 CPU and Instruction Set Reference Guide, 2000, TMS320C6000 CPU INST
   Tomiyama H, 1998, IEICE T FUND ELECTR, VE81A, P2621
   Yang Hongbo., 2002, CASES '02, P210
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   Yun HS, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P40, DOI 10.1109/LPE.2001.945369
   Zhang W, 2001, INT SYMP MICROARCH, P102, DOI 10.1109/MICRO.2001.991109
   ZHUGE Q, 2003, ACM T EMBED COMPUT S, V2, P1
   [No title captured]
NR 32
TC 13
Z9 13
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 165
EP 185
DI 10.1145/1124713.1124724
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100010
DA 2024-07-18
ER

PT J
AU Al-Yamani, AA
   McCluskey, EJ
AF Al-Yamani, AA
   McCluskey, EJ
TI Test chip experimental results on high-level structural test
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th IEEE International High-Level Design Validation and Test Workshop
CY NOV 10-12, 2004
CL Sonoma Valley, CA
SP IEEE Comp Soc, Test Technol Tech Council, IEEE Comp Soc, Design Automat Tech Comm
DE testing; experimentation; reliability; structural test; VLSI test;
   complex gates; test experiment
AB Using complex (high-level) gates, such as multiplexers, full adders, etc., for automatic test pattern generation (ATPG) has several advantages. It makes ATPG faster and potentially reduces the size of the test set that needs to be applied. A variety of other techniques are used to reduce the size of test sets for digital chips. They typically rely on preserving the single-stuck-fault coverage of the test set. This article presents data obtained from applying a variety of test sets on the ELF35 test chip and recording the test escapes. The data presented show the test quality effect of using complex gates as fault sites. The article also shows the impact of test compaction and reduced fault coverage on the test quality.
C1 Stanford Univ, Stanford Ctr Reliable Comp, Stanford, CA 94305 USA.
C3 Stanford University
RP Al-Yamani, AA (corresponding author), Stanford Univ, Stanford Ctr Reliable Comp, Room 236,MC 9020,Gates 2A,233 353 Serra Mall, Stanford, CA 94305 USA.
EM alyamani@crc.stanford.edu
CR Chang JTY, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P332, DOI 10.1109/VTEST.1996.510876
   Franco P, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P653, DOI 10.1109/TEST.1995.529894
   Hamzaoglu I, 2000, IEEE T COMPUT AID D, V19, P957, DOI 10.1109/43.856980
   LI JCM, 1999, 993 CRC
   Ma SC, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P663, DOI 10.1109/TEST.1995.529895
   McCluskey EJ, 2004, IEEE VLSI TEST SYMP, P16, DOI 10.1109/VTEST.2004.1299220
   McCluskey EJ, 2000, INT TEST CONF P, P336, DOI 10.1109/TEST.2000.894222
   MEI KCY, 1975, THESIS STANFORD U ST
   1997, G 10P CELLED BASED A
NR 9
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2005
VL 10
IS 4
BP 690
EP 701
DI 10.1145/1109118.1109125
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 006TK
UT WOS:000234920000007
DA 2024-07-18
ER

PT J
AU Gupta, P
   Kahng, AB
   Mantik, S
AF Gupta, P
   Kahng, AB
   Mantik, S
TI Routing-aware scan chain ordering
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE layout; scan chain; testing
AB Scan chain insertion can have a large impact on routability, wirelength, and timing of the design. We present a routing-driven methodology for scan chain ordering with minimum wirelength objective. A routing-based approach to scan chain ordering, while potentially more accurate, can result in TSP (Traveling Salesman Problem) instances which are asymmetric and highly nonmetric; this may require a careful choice of solvers. We evaluate our new methodology on recent industry place-and-route blocks with 1200 to 5000 scan cells. We show substantial wirelength reductions for the routing-based flow versus the traditional placement-based flow. In a number of our test cases, over 86% of scan routing overhead is saved. Even though our experiments are, so far, timing oblivious, the routing-based flow also improves evaluated timing, and practical timing-driven extensions appear feasible.
C1 Univ Calif San Diego, San Diego, CA 92103 USA.
   Cadence Design Syst Inc, San Jose, CA USA.
C3 University of California System; University of California San Diego;
   ASML Holding
RP Gupta, P (corresponding author), Univ Calif San Diego, San Diego, CA 92103 USA.
EM puneet@ucsd.edu; abk@ucsd.edu; smantik@cadence.com
RI Mantik, Stefanus/GRY-7000-2022
OI Gupta, Puneet/0000-0002-6188-1134
CR Barbagallo S, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P26, DOI 10.1109/VTEST.1996.510831
   Bentley J. L., 1992, ORSA Journal on Computing, V4, P387, DOI 10.1287/ijoc.4.4.387
   BOESE KD, 1994, INTERNAL REP UCLA CO
   Feuer M., 1983, IBM Technical Disclosure Bulletin, V25, P4818
   GUPTA P, 2003, IN PRESS P IEEE INT
   Helsgaun K, 2000, EUR J OPER RES, V126, P106, DOI 10.1016/S0377-2217(99)00284-2
   Hirech M, 1998, INT TEST CONF P, P348, DOI 10.1109/TEST.1998.743173
   HONG I, 1997, J HEURISTICS, V3, P63
   JOHNSON DS, 1997, LOCAL SEARCH ALGORIT
   JOHNSON DS, 2002, IN PRESS TRAVELING S
   KAHNG AB, 2000, P IEEE ACM INT C COM, P17
   KANELLAKIS PC, 1992, OPER RES LETT, V11, P219
   Kobayashi S, 1999, IEICE T FUND ELECTR, VE82A, P2499
   Lin KH, 1996, IEE P-COMPUT DIG T, V143, P421, DOI 10.1049/ip-cdt:19960638
   Makar S, 1998, INT TEST CONF P, P341, DOI 10.1109/TEST.1998.743172
   Martin O., 1991, Complex Systems, V5, P299
   MILLER DL, 1991, SCIENCE, V251, P754, DOI 10.1126/science.251.4995.754
   Reinelt G., 1992, ORSA Journal on Computing, V4, P206, DOI 10.1287/ijoc.4.2.206
   ZHANG W, 1992, CSD920022 UCLA
   [No title captured]
NR 20
TC 7
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2005
VL 10
IS 3
BP 546
EP 560
DI 10.1145/1080334.1080339
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 960AL
UT WOS:000231562500005
DA 2024-07-18
ER

PT J
AU Daboul, S
   Held, S
   Natura, B
   Rotter, D
AF Daboul, Siad
   Held, Stephan
   Natura, Bento
   Rotter, Daniel
TI Global Interconnect Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Interconnect optimization; buffer insertion; wire synthesis; global
   routing
ID DESIGN
AB We propose a new comprehensive solution to global interconnect optimization. Traditional buffering algorithms mostly insert repeaters on a net-by-net basis based on slacks and possibly guided by global wires.
   We show how to integrate routing congestion, placement congestion, global timing constraints, power consumption, and additional constraints into a single resource sharing formulation. The core of our algorithm is a new buffered routing subroutine. Given a net and Lagrangean resource prices for routing, timing, placement, and power, it computes a buffered Steiner tree. The resource sharing framework provides a special multiplicative price update for fast convergence.
   Our algorithm is fast enough for practical instances. We demonstrate experimentally on 7nm microprocessor units that it significantly improves timing while reducing netlength and power consumption in an industrial design flow. Our implementation scales well under parallelization with up to 128 threads.
C1 [Daboul, Siad] Cadence Design Syst GmbH, Mozartstr 2, D-85622 Feldkirchen, Germany.
   [Held, Stephan] Res Inst Discrete Math, Lennestr 2, D-53113 Bonn, Germany.
   [Natura, Bento] Georgia Tech, H Milton Stewart Sch Ind & Syst Engn, 755 Ferst Dr NW, Atlanta, GA 30332 USA.
   [Rotter, Daniel] Zalando SE, Valeska Gert Str, D-510243 Berlin, Germany.
C3 University System of Georgia; Georgia Institute of Technology
RP Daboul, S (corresponding author), Cadence Design Syst GmbH, Mozartstr 2, D-85622 Feldkirchen, Germany.
EM sdaboul@cadence.com; held@dm.uni-bonn.de; bnatura3@gatech.edu;
   daniel.boergens@zalando.de
OI Natura, Bento/0000-0002-8068-3280
CR Albrecht C, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P580, DOI 10.1109/ASPDAC.2002.994986
   Alpert CJ, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P10, DOI 10.1145/3177540.3178239
   ALPERT CJ, 1995, IEEE T COMPUT AID D, V14, P890, DOI 10.1109/43.391737
   Bartoschek C, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P43
   Blankenburg D., 2022, arXiv
   CARDEN RC, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P316, DOI 10.1145/127601.127687
   Chen GJ, 2020, IEEE T COMPUT AID D, V39, P1217, DOI 10.1109/TCAD.2019.2894653
   Chuzhoy J, 2008, ACM T ALGORITHMS, V4, DOI 10.1145/1361192.1361200
   Daboul S., 2019, ICCAD 19
   Daboul S, 2018, IEEE T COMPUT AID D, V37, P3163, DOI 10.1109/TCAD.2018.2801231
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   Held S., 2013, IPCO 13, P996
   Held S, 2018, DES AUT CON, DOI 10.1145/3195970.3196048
   Held S, 2018, IEEE T COMPUT AID D, V37, P406, DOI 10.1109/TCAD.2017.2697964
   Hrkic M, 2003, IEEE T COMPUT AID D, V22, P481, DOI 10.1109/TCAD.2003.809648
   Hu J, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P132, DOI 10.1145/3177540.3178237
   Kiefner AK, 2016, OPER RES LETT, V44, P835, DOI 10.1016/j.orl.2016.10.010
   Li Z, 2012, DES AUT CON, P465
   Li Z, 2012, IEEE T COMPUT AID D, V31, P437, DOI 10.1109/TCAD.2011.2174639
   Li Z, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P71
   Lillis J, 1996, IEEE J SOLID-ST CIRC, V31, P437, DOI 10.1109/4.494206
   Liu DR, 2018, IEEE T COMPUT AID D, V37, P231, DOI 10.1109/TCAD.2017.2652221
   Müller D, 2011, MATH PROGRAM COMPUT, V3, P1, DOI 10.1007/s12532-011-0023-y
   RATZLAFF CL, 1994, IEEE T COMPUT AID D, V13, P763, DOI 10.1109/43.285250
   SHRAGOWITZ E, 1987, INTEGRATION, V5, P3, DOI 10.1016/S0167-9260(87)80003-2
   Terlaky T, 2008, DISCRETE APPL MATH, V156, P2178, DOI 10.1016/j.dam.2008.01.014
   VANGINNEKEN LPPP, 1990, 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4, P865, DOI 10.1109/ISCAS.1990.112223
   Wei YG, 2013, DES AUT TEST EUROPE, P1873
   Wei YG, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2566663
NR 29
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 72
DI 10.1145/3587044
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700005
DA 2024-07-18
ER

PT J
AU Chu, C
   Liu, C
   Xu, DW
   Wang, Y
   Luo, T
   Li, HW
   Li, XL
AF Chu, Cheng
   Liu, Cheng
   Xu, Dawen
   Wang, Ying
   Luo, Tao
   Li, Huawei
   Li, Xiaowei
TI Accelerating Deformable Convolution Networks with Dynamic and Irregular
   Memory Accesses
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Deformable convolution network; neural network accelerator; irregular
   memory access; runtime tile scheduling
ID ARCHITECTURE
AB Deformable convolution networks (DCNs) proposed to address image recognition with geometric or photometric variations typically involve deformable convolution that convolves on arbitrary locations of input features. The locations change with different inputs and induce considerable dynamic and irregular memory accesses that cannot be handled by classic neural network accelerators (NNAs). Moreover, bilinear interpolation (BLI) operation, which is required to obtain deformed features in DCNs, also cannot be deployed on existing NNAs directly. Although a general purposed processor (GPP) seated along with classic NNAs can process the deformable convolution, the processing on GPP can be extremely slow due to the limited parallel computing capability and massive additional data movement. To address the problem, we develop a DCN accelerator on existing NNAs to support both the standard convolution and deformable convolution. Specifically, for the dynamic and irregular accesses in DCNs, we have both the input and output features divided into tiles and build a tile dependency table (TDT) to track the irregular tile dependency at runtime. With the TDT, we further develop an on-chip tile scheduler to handle the dynamic and irregular accesses efficiently. In addition, we propose a novel mapping strategy to enable parallel BLI processing on NNAs and apply layer fusion techniques for more energy-efficient DCN processing. According to our experiments, the proposed accelerator achieves orders of magnitude higher performance and energy efficiency compared to the typical computing architectures including ARM, ARM+TPU, and GPU with 6.6% chip area penalty to a classic NNA.
C1 [Chu, Cheng] Indiana Univ, Bloomington, IN 47408 USA.
   [Liu, Cheng; Wang, Ying; Li, Huawei; Li, Xiaowei] Chinese Acad Sci, Inst Comp Technol, Beijing 100180, Peoples R China.
   [Xu, Dawen] Hefei Univ Technol, Hefei 230009, Anhui, Peoples R China.
   [Luo, Tao] ASTAR, Inst High Performance Comp, Singapore 138632, Singapore.
C3 Indiana University System; Indiana University Bloomington; Chinese
   Academy of Sciences; Institute of Computing Technology, CAS; Hefei
   University of Technology; Agency for Science Technology & Research
   (A*STAR); A*STAR - Institute of High Performance Computing (IHPC)
RP Liu, C (corresponding author), Chinese Acad Sci, Inst Comp Technol, Beijing 100180, Peoples R China.
RI Li, Xiaowei/L-7446-2019; Wang, Ying/ABD-4070-2020; liu,
   cheng/AAT-3625-2021
OI liu, cheng/0000-0002-5542-7306; Luo, Tao/0000-0002-3415-3676; Wang,
   Ying/0000-0001-5172-4736; Li, Xiaowei/0000-0002-0874-814X
FU National Key R&D Program of China [2022YFB4500405]; National Natural
   Science Foundation of China [62174162]; Singapore Government's Research,
   Innovation and Enterprise 2020 Plan (Advanced Manufacturing and
   Engineering domain) [A1687b0033]
FX This work was supported in part by the National Key R&D Program of China
   under Grant No. 2022YFB4500405; and in part by the National Natural
   Science Foundation of China under Grant No. 62174162; and in part by the
   Singapore Government's Research, Innovation and Enterprise 2020 Plan
   (Advanced Manufacturing and Engineering domain) under Grant No.
   A1687b0033.
CR Ahn S, 2020, IEEE IMAGE PROC, P3075, DOI 10.1109/ICIP40778.2020.9191028
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Alwani M, 2016, INT SYMP MICROARCH
   Badrinarayanan V, 2017, IEEE T PATTERN ANAL, V39, P2481, DOI 10.1109/TPAMI.2016.2644615
   Bertasius G, 2018, LECT NOTES COMPUT SC, V11216, P342, DOI 10.1007/978-3-030-01258-8_21
   Bromberger M, 2016, I S BIOMED IMAGING, P132, DOI 10.1109/ISBI.2016.7493228
   Mac KNC, 2019, Arxiv, DOI arXiv:1811.08815
   Cao ZY, 2019, INT GEOSCI REMOTE SE, P326, DOI [10.1109/igarss.2019.8900461, 10.1109/IGARSS.2019.8900461]
   Chen LCE, 2018, LECT NOTES COMPUT SC, V11211, P833, DOI 10.1007/978-3-030-01234-2_49
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chu C., 2021, P GREAT LAKES S VLSI
   Dai JF, 2017, IEEE I CONF COMP VIS, P764, DOI 10.1109/ICCV.2017.89
   Dawen Xu, 2020, 2020 IEEE 38th International Conference on Computer Design (ICCD), P478, DOI 10.1109/ICCD50377.2020.00087
   Deng LY, 2020, IEEE T INTELL TRANSP, V21, P4350, DOI 10.1109/TITS.2019.2939832
   Diao YY, 2020, INT GEOSCI REMOTE SE, P521, DOI 10.1109/IGARSS39084.2020.9324530
   Esser Steven K, 2020, INT C LEARN REPR ICL
   Fan HX, 2018, I C FIELD PROG LOGIC, P287, DOI 10.1109/FPL.2018.00056
   Hegde K, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P933, DOI [10.1109/MICRO.2018.00080, 10.1109/MICR0.2018.00080]
   Huang QJ, 2019, FIFTH WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING - NEURIPS EDITION (EMC2-NIPS 2019), P48, DOI 10.1109/EMC2-NIPS53020.2019.00019
   Lai Siew Cheng, 2021, P INT WORKSHOP ADV I
   Li Z., 2020, P INT JOINT C NEUR N, DOI [10.1109/IJCNN48605.2020.9206944, DOI 10.1109/IJCNN48605.2020.9206944]
   Liu C, 2022, IEEE T COMPUT AID D, V41, P3400, DOI 10.1109/TCAD.2021.3124763
   Lu Natasha Goenawan Mandy, 2018, DEFORMSKETCHNET DEFO
   Meng Y., 2022, PROC USENIX SECURITY, P1
   microsoft, About us
   Pominova Marina, 2019, 2019 18th IEEE International Conference On Machine Learning And Applications (ICMLA), P1710, DOI 10.1109/ICMLA.2019.00278
   Python Cache Hierarchy Simulator, US
   Samajdar Ananda, 2018, arXiv, DOI DOI 10.48550/ARXIV.1811.02883
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sun X, 2018, LECT NOTES COMPUT SC, V11210, P536, DOI 10.1007/978-3-030-01231-1_33
   Wang H, 2017, IEEE ACCESS, V5, P6909, DOI 10.1109/ACCESS.2017.2699229
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Weng JW, 2018, LECT NOTES COMPUT SC, V11211, P142, DOI 10.1007/978-3-030-01234-2_9
   Xiong YW, 2019, PROC CVPR IEEE, P8810, DOI 10.1109/CVPR.2019.00902
   Xu DW, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240810
   Yan JL, 2018, IEEE T COMPUT AID D, V37, P2519, DOI 10.1109/TCAD.2018.2857258
   Yazdanbakhsh A, 2018, CONF PROC INT SYMP C, P650, DOI 10.1109/ISCA.2018.00060
   Yu Y, 2021, IEEE WRK SIG PRO SYS, P140, DOI 10.1109/SiPS52927.2021.00033
   Zhang C., 2018, IEEE T COMPUT AIDED
   Zhang C, 2019, PROC CVPR IEEE, P9444, DOI 10.1109/CVPR.2019.00968
   Zhang D., 2019, 2019 2 CHIN S COGN C, P274, DOI [10.1109/CCHI.2019.8901912, DOI 10.1109/CCHI.2019.8901912]
   Zhang X., 2017, arXiv
NR 42
TC 0
Z9 0
U1 3
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 67
DI 10.1145/3597431
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400020
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, JP
   Du, HT
   Ding, B
   Xu, Q
   Chen, S
   Kang, Y
AF Wang, Junpeng
   Du, Haitao
   Ding, Bo
   Xu, Qi
   Chen, Song
   Kang, Yi
TI DDAM: Data Distribution-Aware Mapping of CNNs on Processing-In-Memory
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Convolutional neural networks; Processing-In-Memory
AB Convolution neural networks (CNNs) are widely used algorithms in image processing, natural language processing and many other fields. The large amount of memory access of CNNs is one of the major concerns in CNN accelerator designs that influences the performance and energy-efficiency. With fast and low-cost memory access, Processing-In-Memory (PIM) system is a feasible solution to alleviate the memory concern of CNNs. However, the distributed manner of data storing in PIM systems is in conflict with the large amount of data reuse of CNN layers. Nodes of PIM systems may need to share their data with each other before processing a CNN layer, leading to extra communication overhead. In this article, we propose DDAM to map CNNs onto PIM systems with the communication overhead reduced. Firstly, A data transfer strategy is proposed to deal with the data sharing requirement among PIM nodes by formulating a Traveling-Salesman-Problem (TSP). To improve data locality, a dynamic programming algorithm is proposed to partition the CNN and allocate a number of nodes to each part. Finally, an integer linear programming (ILP)-based mapping algorithm is proposed to map the partitioned CNN onto the PIM system. Experimental results show that compared to the baselines, DDAM can get a higher throughput of 2.0x with the energy cost reduced by 37% on average.
C1 [Wang, Junpeng; Du, Haitao; Ding, Bo; Xu, Qi; Chen, Song; Kang, Yi] Univ Sci & Technol China, Sch Microelect, 96 JinZhai Rd, Hefei 230026, Anhui, Peoples R China.
   [Chen, Song; Kang, Yi] Hefei Comprehens Natl Sci Ctr, Inst Artificial Intelligence, 5089 West Wangjiang Rd, Hefei 230088, Anhui, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Chen, S (corresponding author), Univ Sci & Technol China, Sch Microelect, 96 JinZhai Rd, Hefei 230026, Anhui, Peoples R China.; Chen, S (corresponding author), Hefei Comprehens Natl Sci Ctr, Inst Artificial Intelligence, 5089 West Wangjiang Rd, Hefei 230088, Anhui, Peoples R China.
EM wjp97@mail.ustc.edu.cn; haitaodu@mail.ustc.edu.cn;
   dingbo@mail.ustc.edu.cn; xuqi@ustc.edu.cn; songch@ustc.edu.cn;
   ykang@ustc.edu.cn
RI Chen, Song/K-3842-2012; XU, Qi/AID-2262-2022; XU, QI/JXX-1861-2024; Du,
   Hai-Tao/JQW-2067-2023
OI Chen, Song/0000-0003-0341-3428; Du, Haitao/0000-0002-4203-6381; Wang,
   Junpeng/0000-0002-8810-3172; , Yi/0000-0002-5487-6855
FU National Key R&D Program of China [2019YFB2204800]; National Natural
   Science Foundation of China (NSFC) [61874102, 61931008, 62141415,
   61732020, U19A2074]; CAS Project for Young Scientists in Basic Research
   [YSBR-029k]; Strategic Priority Research Program of Chinese Academy of
   Sciences [XDB44000000]
FX This work was supported in part by the National Key R&D Program of China
   under grant No. 2019YFB2204800, in part by National Natural Science
   Foundation of China (NSFC) under grant Nos. 61874102, 61931008,
   62141415, 61732020, and U19A2074, in part by CAS Project for Young
   Scientists in Basic Research under grant No. YSBR-029k, in part by the
   Strategic Priority Research Program of Chinese Academy of Sciences,
   Grant No. XDB44000000.
CR Alwani M, 2016, INT SYMP MICROARCH
   [Anonymous], 2018, HYBRID MEMORY CUBE H, P105
   Bai FJ, 2020, INT EL DEVICES MEET, DOI 10.1109/IEDM13553.2020.9372039
   Bello I., 2021, arXiv
   Chen XM, 2020, INT S HIGH PERF COMP, P529, DOI 10.1109/HPCA47549.2020.00050
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Das P, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3427472
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Gao MY, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P807, DOI 10.1145/3297858.3304014
   Gong L, 2018, IEEE T COMPUT AID D, V37, P2601, DOI 10.1109/TCAD.2018.2857078
   Gurobi Optimization LLC, 2023, Gurobi optimizer reference manual
   Han S., 2015, ARXIV151000149
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Helsgaun K, 2000, EUR J OPER RES, V126, P106, DOI 10.1016/S0377-2217(99)00284-2
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Huang QJ, 2021, CONF PROC INT SYMP C, P554, DOI 10.1109/ISCA52012.2021.00050
   Jerger N. E., 2017, ON CHIP NETWORKS, VSecond
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Karthik C.=, 2022, DRAMPower: Open-source DRAM power & energy estimation tool
   Kim D, 2016, CONF PROC INT SYMP C, P380, DOI 10.1109/ISCA.2016.41
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li BZ, 2021, ASIA S PACIF DES AUT, P665, DOI 10.1145/3394885.3431563
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Min CH, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P394, DOI 10.1145/3287624.3287642
   Niu D., 2022, P IEEE INT SOL STAT, V65, P1
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Samajdar A, 2020, INT SYM PERFORM ANAL, P58, DOI 10.1109/ISPASS48437.2020.00016
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Shiba K, 2021, IEEE T CIRCUITS-I, V68, P692, DOI 10.1109/TCSI.2020.3037892
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Singh G, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317867
   SUTANTHAVIBUL S, 1991, IEEE T COMPUT AID D, V10, P761, DOI 10.1109/43.137505
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Ueyoshi K, 2019, IEEE J SOLID-ST CIRC, V54, P186, DOI 10.1109/JSSC.2018.2871623
   Wang Y, 2018, IEEE T PARALL DISTR, V29, P1428, DOI 10.1109/TPDS.2018.2791440
   Wang Y, 2017, DES AUT CON, DOI 10.1145/3061639.3062242
   Wei XC, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317875
   Wu YN, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942149
   Zheng SX, 2022, INT S HIGH PERF COMP, P475, DOI 10.1109/HPCA53966.2022.00042
   Zhu ZH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317739
NR 45
TC 2
Z9 2
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 36
DI 10.1145/3576196
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800007
DA 2024-07-18
ER

PT J
AU Hung, JR
   Li, C
   Wang, TL
   Guo, JY
   Wang, PY
   Shao, CM
   Wang, J
   Shi, GY
   Liu, XW
   Wu, HQ
AF Hung, Jose Romero
   Li, Chao
   Wang, Taolei
   Guo, Jinyang
   Wang, Pengyu
   Shao, Chuanming
   Wang, Jing
   Shi, Guoyong
   Liu, Xiangwen
   Wu, Hanqing
TI DRAGON: Dynamic Recurrent Accelerator for Graph Online Convolution
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Convolutional neural networks; HW accelerator; embedded systems; dynamic
   graphs
ID DEEP; NETWORK
AB physical implementation has been a topic seldom explored in literature. Although graph inference through neural networks has received plenty of algorithmic innovation, its transfer to the physical world has not found similar development. This is understandable since the most preeminent Euclidean acceleration techniques from CNN have little implication in the non-Euclidean nature of relational graphs. Instead of coping with the challenges arising from forcing naturally sparse structures into more inflexible stochastic arrangements, in DRAGON, we embrace this characteristic in order to promote acceleration. Inspired by high-performance computing approaches like Parallel Multi-moth Flame Optimization for Link Prediction (PMFO-LP), we propose and implement a novel efficient architecture, capable of producing similar speed-up and performance than baseline but at a fraction of its hardware requirements and power consumption. We leverage the hidden parallelistic capacity of our previously developed static graph convolutional processor ACE-GCN and expanded it with RNN structures, allowing the deployment of a multi-processing network referenced around a common pool of proximity-based centroids. Experimental results demonstrate outstanding acceleration. In comparison with the fastest CPU-based software implementation available in the literature, DRAGON has achieved roughly 191x speed-up. Under the largest configuration and dataset, DRAGON was also able to overtake a more power-hungry PMFO-LP by almost 1.59x in speed, and at around 89.59% in power efficiency. More importantly than raw acceleration, we demonstrate the unique functional qualities of our approach as a flexible and fault-tolerant solution that makes it an interesting alternative for an anthology of applicative scenarios.
C1 [Hung, Jose Romero; Li, Chao; Wang, Taolei; Guo, Jinyang; Wang, Pengyu; Shao, Chuanming; Wang, Jing; Shi, Guoyong] Shanghai Jiao Tong Univ, 800 Dongchuan Rd, Shanghai 2000240, Peoples R China.
   [Liu, Xiangwen; Wu, Hanqing] Alibaba Cloud Comp Ltd, 969 Wenyixi Rd, Hangzhou, Peoples R China.
C3 Shanghai Jiao Tong University; Alibaba Group
RP Li, C (corresponding author), Shanghai Jiao Tong Univ, 800 Dongchuan Rd, Shanghai 2000240, Peoples R China.
EM romerohung@sjtu.edu.cn; lichao@cs.sjtu.edu.cn; sjtuwtl@sjtu.edu.cn;
   lazarus@sjtu.edu.cn; wpybtw@sjtu.edu.cn; cyunming@sjtu.edu.cn;
   jing618@sjtu.edu.cn; shiguoyong@sjtu.edu.cn;
   vicki.liuxw@alibaba-inc.com; hanqin.wuhq@alibaba-inc.com
RI Romero Hung, José Leonardo/AFQ-7984-2022; Wang, Jintao/HLP-4208-2023;
   Wang, Pengyu/GLN-7334-2022
OI Romero Hung, José Leonardo/0000-0002-9046-2780; Wang,
   Jintao/0000-0002-7118-4738; Wang, Pengyu/0000-0002-3704-1530
FU National Natural Science Foundation of China [61972247]; Shanghai S&T
   Committee Rising-Star Program [21QA1404400]; Alibaba Innovative Research
   (AIR) Program
FX This work is supported in part by the National Natural Science
   Foundation of China (No. 61972247), Shanghai S&T Committee Rising-Star
   Program (No. 21QA1404400), and Alibaba Innovative Research (AIR)
   Program.
CR Amzajerdian F, 2011, PROC SPIE, V8192, DOI 10.1117/12.904062
   Banaee H, 2015, IEEE J BIOMED HEALTH, V19, P1557, DOI 10.1109/JBHI.2015.2438645
   Barham R, 2019, EVOL INTELL, V12, P563, DOI 10.1007/s12065-019-00257-y
   Bonner S, 2019, IEEE INT CONF BIG DA, P5336, DOI 10.1109/BigData47090.2019.9005545
   Brogaard J, 2014, REV FINANC STUD, V27, P2267, DOI 10.1093/rfs/hhu032
   Buttari A., 2007, UTCS07595, V595, P1
   Chen JY, 2021, IEEE T SYST MAN CY-S, V51, P3699, DOI 10.1109/TSMC.2019.2932913
   Cho K., 2014, PROCS C EMPIRICAL ME, P1724, DOI DOI 10.3115/V1/D14-1179
   Defferrard M, 2016, ADV NEUR IN, V29
   Fang LY, 2018, IEEE INTERNET THINGS, V5, P3091, DOI 10.1109/JIOT.2018.2832071
   Gao HY, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P1416, DOI 10.1145/3219819.3219947
   Geng T, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P922, DOI 10.1109/MICRO50266.2020.00079
   Glorot X., 2010, P INT C ART INT STAT, P249
   Goyal P, 2020, KNOWL-BASED SYST, V187, DOI 10.1016/j.knosys.2019.06.024
   Goyal Palash, 2018, arXiv
   Grover A, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P855, DOI 10.1145/2939672.2939754
   Gysel P, 2018, IEEE T NEUR NET LEAR, V29, P5784, DOI 10.1109/TNNLS.2018.2808319
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Harada S, 2020, BMC BIOINFORMATICS, V21, DOI 10.1186/s12859-020-3378-0
   Hill DJ, 2010, ENVIRON MODELL SOFTW, V25, P1014, DOI 10.1016/j.envsoft.2009.08.010
   Hossain MA, 2021, VEH TECHNOL CONFE, DOI [10.1109/VTC2021-Spring51267.2021.9449068, 10.23919/EATS52162.2021.9704829]
   Huang SX, 2020, PROC INT CONF DATA, P1117, DOI 10.1109/ICDE48307.2020.00101
   Hung JR, 2021, ACM T RECONFIG TECHN, V14, DOI 10.1145/3470536
   Khriji S, 2022, J SUPERCOMPUT, V78, P3374, DOI 10.1007/s11227-021-03955-6
   Kipf TN, 2017, INT C LEARN REPR
   Leber C., 2011, 2011 International Conference on Field Programmable Logic and Applications, P317, DOI 10.1109/FPL.2011.64
   Lei K, 2019, IEEE INFOCOM SER, P388, DOI [10.1109/INFOCOM.2019.8737631, 10.1109/infocom.2019.8737631]
   Leskovec J., 2005, P 11 ACM SIGKDD INT, P177
   Li SB, 2018, SCI REP-UK, V8, DOI 10.1038/s41598-018-35423-2
   Li TS, 2018, IEEE ACCESS, V6, P29219, DOI 10.1109/ACCESS.2018.2839770
   Liang SW, 2021, IEEE T COMPUT, V70, P1511, DOI 10.1109/TC.2020.3014632
   Link prediction group, US
   Liu JX, 2022, IEEE T KNOWL DATA EN, V34, P3841, DOI 10.1109/TKDE.2020.3033829
   Lockwood J. W., 2012, 2012 IEEE 20th Annual Symposium on High-Performance Interconnects (HOTI), P9, DOI 10.1109/HOTI.2012.15
   Lyu YC, 2019, IEEE T CIRCUITS-I, V66, P1769, DOI 10.1109/TCSI.2018.2881162
   Mahdavi S, 2018, IEEE INT CONF BIG DA, P3762, DOI 10.1109/BigData.2018.8621910
   Mealey T, 2018, PROC NAECON IEEE NAT, P382, DOI 10.1109/NAECON.2018.8556674
   Meindl T., 2005, 2005 PhD Research in Microelectronics and Electronics (IEEE Cat. No.05EX1148), P133
   Mirjalili S, 2015, KNOWL-BASED SYST, V89, P228, DOI 10.1016/j.knosys.2015.07.006
   Kipf TN, 2016, Arxiv, DOI [arXiv:1611.07308, DOI 10.48550/ARXIV.1611.07308]
   Narayan A, 2018, IFAC PAPERSONLINE, V51, P433, DOI 10.1016/j.ifacol.2018.03.074
   Nguyen GH, 2018, COMPANION PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2018 (WWW 2018), P969, DOI 10.1145/3184558.3191526
   Robardet C, 2009, IEEE DATA MINING, P950, DOI 10.1109/ICDM.2009.99
   Siljak DD, 2008, NONLINEAR ANAL-HYBRI, V2, P544, DOI 10.1016/j.nahs.2006.08.004
   Singer U, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P4605
   Singh G, 2020, I C FIELD PROG LOGIC, P9, DOI 10.1109/FPL50879.2020.00014
   Singh Jaswinder, 2017, International Journal of Systems, Control and Communications, V8, P269
   Sinha A, 2019, STUD COMPUT INTELL, V812, P81, DOI 10.1007/978-3-030-05411-3_7
   Stanford University, About us
   Stutzbach D, 2006, IEEE INFOCOM SER, P3089
   Vink DA, 2020, I C FIELD PROG LOGIC, P317, DOI 10.1109/FPL50879.2020.00059
   Virinchi Srinivas, 2013, Pattern Recognition and Machine Intelligence. 5th International Conference, PReMI 2013. Proceedings: LNCS 8251, P739, DOI 10.1007/978-3-642-45062-4_105
   Wang C, 2007, IEEE DATA MINING, P322, DOI 10.1109/ICDM.2007.108
   Wang NN, 2017, NEUROCOMPUTING, V257, P214, DOI 10.1016/j.neucom.2016.07.071
   Wang SR, 2019, IEEE ACCESS, V7, P62930, DOI 10.1109/ACCESS.2019.2917312
   Wanyu Lin, 2020, ASIA CCS '20: Proceedings of the 15th ACM Asia Conference on Computer and Communications Security, P370, DOI 10.1145/3320269.3384750
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Xie Yuxuan, 2019, PROCEEDING ADV INTEL, V156, P95
   Xu K, 2019, IEEE VTS VEH TECHNOL, DOI [10.1109/vtcfall.2019.8891597, 10.1109/biocas.2019.8918711]
   Yan MY, 2020, INT S HIGH PERF COMP, P15, DOI 10.1109/HPCA47549.2020.00012
   Zhang C, 2019, IEEE INT SYMP PHYS, DOI 10.1109/ipfa47161.2019.8984885
   Zhang H, 2019, EURASIP J ADV SIG PR, DOI 10.1186/s13634-019-0601-0
   Ziwei Zhang, 2022, IEEE Transactions on Knowledge and Data Engineering, V34, P249, DOI 10.1109/TKDE.2020.2981333
NR 63
TC 2
Z9 2
U1 4
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 1
DI 10.1145/3524124
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400001
DA 2024-07-18
ER

PT J
AU Jagadheesh, S
   Bhanu, PV
   Soumya, J
AF Jagadheesh, Samala
   Bhanu, P. Veda
   Soumya, J.
TI NoC Application Mapping Optimization Using Reinforcement Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Application mapping; reinforcement learning; neural networks;
   network-on-chip; actor-critic network
ID ENERGY; PERFORMANCE; ALGORITHM
AB Application mapping is one of the early stage design processes aimed to improve the performance of Network-on-Chip. Mapping is an NP-hard problem. A massive amount of high-quality supervised data is required to solve the application mapping problem using traditional neural networks. In this article, a reinforcement learning-based neural framework is proposed to learn the heuristics of the application mapping problem. The proposed reinforcement learning-based mapping algorithm (RL-MAP) has actor and critic networks. The actor is a policy network, which provides mapping sequences. The critic network estimates the communication cost of these mapping sequences. The actor network updates the policy distribution in the direction suggested by the critic. The proposed RL-MAP is trained with unsupervised data to predict the permutations of the cores to minimize the overall communication cost. Further, the solutions are improved using the 2-opt local search algorithm. The performance of RL-MAP is compared with a few well-known heuristic algorithms, the Neural Mapping Algorithm (NMA) and message-passing neural network-pointer network-based genetic algorithm (MPN-GA). Results show that the communication cost and runtime of the RL-MAP improved considerably in comparison with the heuristic algorithms. The communication cost of the solutions generated by RL-MAP is nearly equal to MPN-GA and improved by 4.2% over NMA, while consuming less runtime.
C1 [Jagadheesh, Samala; Bhanu, P. Veda; Soumya, J.] Birla Inst Technol & Sci Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India.
C3 Birla Institute of Technology & Science Pilani (BITS Pilani)
RP Jagadheesh, S (corresponding author), Birla Inst Technol & Sci Pilani, Hyderabad Campus, Hyderabad 500078, Telangana, India.
EM jagadeeshsamala@gmail.com; vedabhanuiit2010@gmail.com;
   soumyaj@hyderabad.bits-pilani.ac.in
OI Joshi, Soumya/0000-0003-2276-1698; Bhanu, P Veda/0000-0001-5663-8407;
   Samala, Jagadheesh/0000-0003-2354-3289
FU Indo-Austrian joint project - International Bilateral Cooperation
   Division, Department of Science and Technology, Government of India
   [INT/AUSTRIA/BMWF/P-26/2018]
FX This work is partially supported by the Indo-Austrian joint project No.
   INT/AUSTRIA/BMWF/P-26/2018, Dt. 21/02/2019, sponsored by the
   International Bilateral Cooperation Division, Department of Science and
   Technology, Government of India.
CR [Anonymous], 2008, INT J HIGH PERFORMAN, DOI DOI 10.1504/IJHPSA.2008.021797
   Bello I., 2016, arXiv
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chatterjee N, 2016, 2016 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN INFORMATION TECHNOLOGY (RAIT), P537, DOI 10.1109/RAIT.2016.7507958
   Chen QK, 2021, IEEE T VLSI SYST, V29, P1638, DOI 10.1109/TVLSI.2021.3097712
   Chen QK, 2021, IEEE T VLSI SYST, V29, P189, DOI 10.1109/TVLSI.2020.3033658
   D'souza S, 2015, 2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT)
   Deudon M, 2018, LECT NOTES COMPUT SC, V10848, P170, DOI 10.1007/978-3-319-93031-2_12
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Englert M, 2014, ALGORITHMICA, V68, P190, DOI 10.1007/s00453-013-9801-4
   Fang J, 2019, ELECTRONICS-SWITZ, V8, DOI 10.3390/electronics8080912
   Farias M, 2013, IEEE I C ELECT CIRC, P365, DOI 10.1109/ICECS.2013.6815430
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   Guo L, 2018, OPT SWITCH NETW, V27, P50, DOI 10.1016/j.osn.2017.08.001
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Kingma D. P., 2014, arXiv
   Kundu S, 2012, MICROPROCESS MICROSY, V36, P471, DOI 10.1016/j.micpro.2012.05.012
   Marcon C, 2005, ASIA S PACIF DES AUT, P33, DOI 10.1145/1120725.1120738
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ogras UY, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P69
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Sharma PK, 2019, MICROPROCESS MICROSY, V64, P88, DOI 10.1016/j.micpro.2018.10.008
   Srinivasan K, 2006, IEEE T VLSI SYST, V14, P407, DOI 10.1109/TVLSI.2006.871762
   Tosun S, 2009, INT C APPL INF COMM, P1
   Vaswani A, 2017, ADV NEUR IN, V30
   Wang XY, 2020, IEEE T IND ELECTRON, V67, P5798, DOI 10.1109/TIE.2019.2926043
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Wu C, 2017, IEEE T PARALL DISTR, V28, P662, DOI 10.1109/TPDS.2016.2589934
   Wu C, 2015, IEEE T COMPUT AID D, V34, P1264, DOI 10.1109/TCAD.2015.2422843
   XiaoJun Wang, 2019, Network and Parallel Computing. 16th IFIP WG 10.3 International Conference, NPC 2019. Proceedings: Lecture Notes in Computer Science (LNCS 11783), P31, DOI 10.1007/978-3-030-30709-7_3
   Xu CQ, 2018, IET COMPUT DIGIT TEC, V12, P158, DOI 10.1049/iet-cdt.2017.0156
   Yang L, 2016, IEEE T VLSI SYST, V24, P3027, DOI 10.1109/TVLSI.2016.2535359
NR 34
TC 3
Z9 4
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 55
DI 10.1145/3510381
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700002
DA 2024-07-18
ER

PT J
AU Jiang, YY
   Yang, F
   Yu, B
   Zhou, D
   Zeng, X
AF Jiang, Yiyang
   Yang, Fan
   Yu, Bei
   Zhou, Dian
   Zeng, Xuan
TI Efficient Layout Hotspot Detection via Neural Architecture Search
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hotspot detection; neural architecture search
ID CLASSIFICATION; REDUCTION; MODEL
AB Layout hotspot detection is of great importance in the physical verification flow. Deep neural network models have been applied to hotspot detection and achieved great success. Despite their success, high-performance neural networks are still quite difficult to design. In this article, we propose a bayesian optimization-based neural architecture search scheme to automatically do this time-consuming and fiddly job. Experimental results on ICCAD 2012 and ICCAD 2019 Contest benchmarks show that the architectures designed by our proposed scheme achieve higher performance on hotspot detection task compared with state-of-the-art manually designed neural networks.
C1 [Jiang, Yiyang; Yang, Fan; Zeng, Xuan] Fudan Univ, Sch Microelect, State Key Lab AISC & Syst, Shanghai, Peoples R China.
   [Yu, Bei] Chinese Univ Hong Kong, Hong Kong, Peoples R China.
   [Zhou, Dian] Univ Texas Dallas, Richardson, TX 75083 USA.
C3 Fudan University; Chinese University of Hong Kong; University of Texas
   System; University of Texas Dallas
RP Yang, F; Zeng, X (corresponding author), Fudan Univ, Sch Microelect, State Key Lab AISC & Syst, Shanghai, Peoples R China.
EM yangfan@fudan.edu.cn; xzeng@fudan.edu.cn
RI Yu, Bei/ABB-3824-2020; zeng, xuan/KFR-4309-2024
OI Yu, Bei/0000-0001-6406-4810; 
FU National Key R&D Program of China [2020YFA0711900, 2020YFA0711903];
   National Natural Science Foundation of China (NSFC) Research Projects
   [61822402, 62141407, 62090025, 61929102]; Research Grants Council of
   Hong Kong SAR [CUHK14208021]
FX This research is supported partly by National Key R&D Program of China
   2020YFA0711900, 2020YFA0711903, partly by the National Natural Science
   Foundation of China (NSFC) Research Projects under Grant 61822402, Grant
   62141407, Grant 62090025 and Grant 61929102. partly by the Research
   Grants Council of Hong Kong SAR (Project No. CUHK14208021).
CR Chen R, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317824
   Chen Y, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P420, DOI [10.1145/3287624.3287685, 10.1109/TCAD.2019.2912948]
   DeVries T, 2017, Arxiv, DOI [arXiv:1708.04552, DOI 10.48550/ARXIV.1708.04552]
   Ding D, 2012, ASIA S PACIF DES AUT, P263, DOI 10.1109/ASPDAC.2012.6164956
   Ding D, 2011, ASIA S PACIF DES AUT
   Ding Duo, 2009, P INT C INTEGRATED C
   Drmanac DG, 2009, DES AUT CON, P545
   Jiang Y, 2019, 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION, BIG DATA & SMART CITY (ICITBS), P147, DOI 10.1109/ICITBS.2019.00042
   Kahng AB, 2006, PROC SPIE, V6349, DOI 10.1117/12.692949
   Kandasamy K., 2018, Advances in neural information processing systems, V31, P2020
   Liu H, 2017, arXiv, DOI DOI 10.48550/ARXIV.1711.00436
   Liu HX, 2019, Arxiv, DOI [arXiv:1806.09055, DOI 10.48550/ARXIV.1806.09055]
   Matsunawa T, 2015, PROC SPIE, V9426, DOI 10.1117/12.2085787
   Matsunawa T, 2015, PROC SPIE, V9427, DOI 10.1117/12.2085790
   Paszke A, 2019, ADV NEUR IN, V32
   Pham H, 2018, Arxiv, DOI arXiv:1802.03268
   Rasmussen CE, 2004, LECT NOTES ARTIF INT, V3176, P63, DOI 10.1007/978-3-540-28650-9_4
   Real E, 2019, AAAI CONF ARTIF INTE, P4780
   Reddy GR, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942128
   Shahriari B, 2016, P IEEE, V104, P148, DOI 10.1109/JPROC.2015.2494218
   Stanley KO, 2009, ARTIF LIFE, V15, P185, DOI 10.1162/artl.2009.15.2.15202
   Su YF, 2012, DES AUT CON, P295
   Torres JA, 2012, ICCAD-IEEE ACM INT, P349
   Wen WY, 2014, IEEE T COMPUT AID D, V33, P1671, DOI 10.1109/TCAD.2014.2351273
   Wuu JY, 2011, PROC SPIE, V7974, DOI 10.1117/12.879546
   Yang F, 2017, IEEE T COMPUT AID D, V36, P1545, DOI 10.1109/TCAD.2016.2638440
   Yang HY, 2019, IEEE T COMPUT AID D, V38, P1175, DOI 10.1109/TCAD.2018.2837078
   Yao H, 2008, IET CIRC DEVICE SYST, V2, P2, DOI 10.1049/iet-cds:20070190
   Yu YT, 2015, IEEE T COMPUT AID D, V34, P460, DOI 10.1109/TCAD.2014.2387858
   Yu YT, 2012, DES AUT CON, P1163
   Zhang H, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2906980.2967032
   Zoph B, 2017, Arxiv, DOI [arXiv:1611.01578, DOI 10.48550/ARXIV.1611.01578]
NR 32
TC 4
Z9 4
U1 4
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 62
DI 10.1145/3517130
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700009
DA 2024-07-18
ER

PT J
AU Kee, M
   Park, GH
AF Kee, Minkwan
   Park, Gi-Ho
TI A Low-power Programmable Machine Learning Hardware Accelerator Design
   for Intelligent Edge Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Machine learning; hardware accelerator; internet of things; edge
   computing; sensor fusion
ID WEARABLE DEVICES; COMPRESSION
AB With the advent of the machine learning and IoT, many low-power edge devices, such as wearable devices with various sensors, are used for machine learning-based intelligent applications, such as healthcare or motion recognition. While these applications are becoming more complex to provide high-quality services, the performance of conventional low-power edge devices with extremely limited hardware resources is insufficient to support the emerging intelligent applications. We designed a hardware accelerator, called an Intelligence Boost Engine (IBE), for low-power smart edge devices to enable the real-time processing of emerging intelligent applications with energy efficiency and limited programmability. The measurement results confirm that the proposed IBE can reduce the power consumption of the edge node device by 75% and achieve performance improvement in processing the kernel operations of applications such as motion recognition by 69.9 times.
C1 [Kee, Minkwan; Park, Gi-Ho] Sejong Univ, 209 Neungdong Ro, Seoul 05006, South Korea.
C3 Sejong University
RP Park, GH (corresponding author), Sejong Univ, 209 Neungdong Ro, Seoul 05006, South Korea.
EM mkkee@sju.ac.kr; ghpark@sejong.edu
FU Technology Innovation Program - Ministry of Trade, industry & Energy
   (MI, Korea) [10049503]; National Research Foundation of Korea
   [NRF-2018R1A2B6002534, NRF-2021R1H1A201341911]
FX This work was supported by the Technology Innovation Program, 10049503,
   "Development of a low-power sensor processing MCU that consumes under
   146uA/MHz for mobile smart device", funded by the Ministry of Trade,
   industry & Energy (MI, Korea), and NRF-2018R1A2B6002534,
   NRF-2021R1H1A201341911, funded by National Research Foundation of Korea.
CR Abbas N, 2018, IEEE INTERNET THINGS, V5, P450, DOI 10.1109/JIOT.2017.2750180
   [Anonymous], 2021, NXP SENSOR FUSION
   [Anonymous], IEEE SPECTRUM
   [Anonymous], 2021, ARM CMSIS NN
   [Anonymous], 2015, FOG COMPUTING INTERN
   Balasubramanian A., 2013, EFFICIENTLY RUNNING
   Bisio I, 2017, IEEE INTERNET THINGS, V4, P135, DOI 10.1109/JIOT.2016.2628938
   Bisio I, 2015, INT J COMMUN SYST, V28, P1753, DOI 10.1002/dac.2778
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Chang KW, 2020, IEEE T CIRCUITS-I, V67, P145, DOI 10.1109/TCSI.2019.2942529
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Colaco Andrea., 2013, P 26 ANN ACM S USER, P227
   Cruz S., 2013, P IEEE 4 LATIN AM S
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hayashikoshi M, 2014, ASIA S PACIF DES AUT, P12, DOI 10.1109/ASPDAC.2014.6742852
   Hu WZ, 2017, IEEE INTERNET THINGS, V4, P1006, DOI 10.1109/JIOT.2017.2704605
   Huang S, 2016, 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), P613, DOI 10.1109/ICSICT.2016.7998993
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Liang Y, 2011, C LOCAL COMPUT NETW, P466, DOI 10.1109/LCN.2011.6115508
   Marantos C, 2018, 2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST)
   Markidis S, 2018, IEEE SYM PARA DISTR, P522, DOI 10.1109/IPDPSW.2018.00091
   Shi WS, 2016, COMPUTER, V49, P78, DOI 10.1109/MC.2016.145
   Soh PJ, 2015, IEEE MICROW MAG, V16, P55, DOI 10.1109/MMM.2015.2394021
   Zheng YL, 2014, IEEE T BIO-MED ENG, V61, P1538, DOI 10.1109/TBME.2014.2309951
   Zicari P, 2008, MICROPROCESS MICROSY, V32, P53, DOI 10.1016/j.micpro.2007.05.002
   Zordan D, 2014, ACM T SENSOR NETWORK, V11, DOI 10.1145/2629660
NR 26
TC 1
Z9 1
U1 5
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 51
DI 10.1145/3531479
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500011
DA 2024-07-18
ER

PT J
AU Chowdhury, P
   Schafer, BC
AF Chowdhury, Prattay
   Schafer, Benjamin Carrion
TI Leveraging Automatic High-Level Synthesis Resource Sharing to Maximize
   Dynamical Voltage Overscaling with Error Control
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; dynamic error control; voltage overscaling;
   low-power; high-level synthesis; resource sharing
ID SKEWNESS; KURTOSIS
AB Approximate Computing has emerged as an alternative way to further reduce the power consumption of integrated circuits (ICs) by trading off errors at the output with simpler, more efficient logic. So far the main approaches in approximate computing have been to simplify the hardware circuit by pruning the circuit until the maximum error threshold is met. One of the critical issues, though, is the training data used to prune the circuit. The output error can significantly exceed the maximum error if the final workload does not match the training data. Thus, most previous work typically assumes that training data matches with the workload data distribution. In this work, we present a method that dynamically overscales the supply voltage based on different workload distribution at runtime. This allows to adaptively select the supply voltage that leads to the largest power savings while ensuring that the error will never exceed the maximum error threshold. This approach also allows restoring of the original error-free circuit if no matching workload distribution is found. The proposed method also leverages the ability of High-Level Synthesis (HIS) to automatically generate circuits with different properties by setting different synthesis constraints to maximize the available timing slack and, hence, maximize the power savings. Experimental results show that our proposed method works very well, saving on average 47.08% of power as compared to the exact output circuit and 20.25% more than a traditional approximation method.
C1 [Chowdhury, Prattay; Schafer, Benjamin Carrion] Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75080 USA.
C3 University of Texas System; University of Texas Dallas
RP Chowdhury, P (corresponding author), Univ Texas Dallas, 800 W Campbell Rd, Richardson, TX 75080 USA.
EM prattay.chowdhury@utdallas.edu; schaferb@utdallas.edu
OI Carrion Schafer, Benjamin/0000-0002-4755-6503
CR Agrawal A., 2016, 2016 IEEE International Conference on Rebooting Computing (ICRC), P1
   Akbari O, 2018, DES AUT TEST EUROPE, P413, DOI 10.23919/DATE.2018.8342045
   Bai JS, 2005, J BUS ECON STAT, V23, P49, DOI 10.1198/073500104000000271
   Betzel F, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3145812
   Brandalero M, 2018, DES AUT CON, DOI 10.1145/3195970.3195993
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Castro-Godínez J, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415732
   Castro-Godínez J, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358179
   Doane DP, 2011, J STAT EDUC, V19, DOI 10.1080/10691898.2011.11889611
   Garg D, 2014, 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), P560, DOI 10.1109/ICACCI.2014.6968494
   Gupta V, 2013, IEEE T COMPUT AID D, V32, P124, DOI 10.1109/TCAD.2012.2217962
   Guzman DAF, 2017, BIOMED CIRC SYST C
   Hackmann G, 2014, IEEE T PARALL DISTR, V25, P63, DOI 10.1109/TPDS.2013.30
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Jaehyun Park, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P419
   Jiang HL, 2016, IEEE INT SYMP NANO, P191, DOI 10.1145/2950067.2950068
   Khudia DS, 2016, IEEE DES TEST, V33, P43, DOI 10.1109/MDAT.2015.2501306
   Kondo M, 2014, DES AUT TEST EUROPE
   Kumar R, 2006, IEEE T CIRCUITS-II, V53, P1078, DOI 10.1109/TCSII.2006.882218
   Lee S, 2017, DES AUT TEST EUROPE, P187, DOI 10.23919/DATE.2017.7926980
   Leipnitz MT, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358182
   Li CF, 2015, DES AUT CON, DOI 10.1145/2744769.2744863
   Liu C, 2014, DES AUT TEST EUROPE
   Mei Xinxin, 2016, ABS161001784 CORR
   Miao J, 2013, ICCAD-IEEE ACM INT, P779, DOI 10.1109/ICCAD.2013.6691202
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mohapatra Debabrata, 2011, THESIS PURDUE U
   Mrazek V, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317781
   Nepal K, 2014, DES AUT TEST EUROPE
   Schafer BC, 2014, IEEE EMBED SYST LETT, V6, P53, DOI 10.1109/LES.2014.2320556
   Sen S., 2021, DATE, P1
   Shafique M, 2016, DES AUT CON, DOI 10.1145/2897937.2906199
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Soleimani S, 2008, INT C MICROELECTRON, P276, DOI 10.1109/ICM.2008.5393513
   SRIVASTAVA MS, 1984, STAT PROBABIL LETT, V2, P263, DOI 10.1016/0167-7152(84)90062-2
   Stevens JR, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240782
   Temko A, 2017, IEEE T BIO-MED ENG, V64, P2016, DOI 10.1109/TBME.2017.2676243
   van Stralen P, 2010, PR IEEE COMP DESIGN, P305, DOI 10.1109/ICCD.2010.5647727
   Venkataramani S, 2012, DES AUT CON, P796
   Wu S, 2016, IEEE GLOB CONF SIG, P728, DOI 10.1109/GlobalSIP.2016.7905938
   Wu Y, 2017, ASIA S PACIF DES AUT, P163, DOI 10.1109/ASPDAC.2017.7858314
   Wu Y, 2016, DES AUT CON, DOI 10.1145/2897937.2897982
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Xu SY, 2020, DES AUT TEST EUROPE, P1378, DOI 10.23919/DATE48585.2020.9116358
   Xu S, 2019, IEEE T VLSI SYST, V27, P778, DOI 10.1109/TVLSI.2018.2884848
   Xu SY, 2017, PR IEEE COMP DESIGN, P113, DOI 10.1109/ICCD.2017.25
   Xu SY, 2017, IEEE T VLSI SYST, V25, P3077, DOI 10.1109/TVLSI.2017.2735299
   Zhang J, 2018, DES AUT CON, DOI 10.1145/3195970.3196129
NR 49
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 14
DI 10.1145/3473909
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300001
DA 2024-07-18
ER

PT J
AU Arka, AI
   Joardar, BK
   Kim, RG
   Kim, DH
   Doppa, JR
   Pande, PP
AF Arka, Aqeeb Iqbal
   Joardar, Biresh Kumar
   Kim, Ryan Gary
   Kim, Dae Hyun
   Doppa, Janardhan Rao
   Pande, Partha Pratim
TI HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D
   Vertical Integration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Heterogeneous manycore; NoC; M3D; performance; execution time;
   temperature; multi-tier
ID OPTIMIZATION
AB Heterogeneous manycore architectures are the key to efficiently execute compute- and data-intensive applications. Through-silicon-via (TSV)-based 3D manycore system is a promising solution in this direction as it enables the integration of disparate computing cores on a single system. Recent industry trends show the viability of 3D integration in real products (e.g., Intel Lakefield SoC Architecture, the AMD Radeon R9 Fury X graphics card, and Xilinx Virtex-7 2000T/H580T, etc.). However, the achievable performance of conventional TSV-based 3D systems is ultimately bottlenecked by the horizontal wires (wires in each planar die). Moreover, current TSV 3D architectures suffer from thermal limitations. Hence, TSV-based architectures do not realize the full potential of 3D integration. Monolithic 3D (M3D) integration, a breakthrough technology to achieve "More Moore and More Than Moore," opens up the possibility of designing cores and associated network routers using multiple layers by utilizing monolithic inter-tier vias (MIVs) and hence, reducing the effective wire length. Compared to TSV-based 3D integrated circuits (ICs), M3D offers the "true" benefits of vertical dimension for system integration: the size of an MIV used in M3D is over 100 x smaller than a TSV. This dramatic reduction in via size and the resulting increase in density opens up numerous opportunities for design optimizations in 3D manycore systems: designers can use up to millions of MIVs for ultra-fine-grained 3D optimization, where individual cores and routers can be spread across multiple tiers for extreme power and performance optimization. In this work, we demonstrate how M3D-enabled vertical core and uncore elements offer significant performance and thermal improvements in manycore heterogeneous architectures compared to its TSV-based counterpart. To overcome the difficult optimization challenges due to the large design space and complex interactions among the heterogeneous components (CPU, GPU, Last Level Cache, etc.) in a M3D-based manycore chip, we leverage novel design-space exploration algorithms to trade off different objectives. The proposed M3D-enabled heterogeneous architecture, called HeM3D, outperforms its state-of-the-art TSV-equivalent counterpart by up to 18.3% in execution time while being up to 19 degrees C cooler.
C1 [Arka, Aqeeb Iqbal; Joardar, Biresh Kumar; Kim, Dae Hyun; Doppa, Janardhan Rao; Pande, Partha Pratim] Washington State Univ, 355 NE Spokane St, Pullman, WA 99163 USA.
   [Kim, Ryan Gary] Colorado State Univ, Engn C201G,1373 Campus Delivery, Ft Collins, CO 80524 USA.
C3 Washington State University; Colorado State University
RP Arka, AI (corresponding author), Washington State Univ, 355 NE Spokane St, Pullman, WA 99163 USA.
EM aqeehiqbal.arka@wsu.edu; biresh.joarda@wsu.edu;
   ryan.g.kim@colostate.edu; daehyun.kim@wsu.edu; jana.doppa@wsu.edu;
   pande@wsu.edu
RI Joardar, Biresh Kumar/X-2732-2019; Kim, Ryan/T-9499-2019; Arka, Aqeeb
   Iqbal/GLU-4718-2022
OI Joardar, Biresh Kumar/0000-0002-7668-2824; Kim,
   Ryan/0000-0001-9249-3292; Arka, Aqeeb Iqbal/0000-0003-2072-7015
FU U.S. National Science Foundation (NSF) [CNS-1955353, CNS1564014]; U.S.A.
   Army Research Office [W911NF-17-1-0485]
FX This work was supported in part by the U.S. National Science Foundation
   (NSF) grants no. CNS-1955353 and no. CNS1564014 and U.S.A. Army Research
   Office grant no. W911NF-17-1-0485.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2013, P 52 ANN DES AUT C D
   Bakhoda A., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P421, DOI 10.1109/MICRO.2010.50
   Bandyopadhyay S, 2008, IEEE T EVOLUT COMPUT, V12, P269, DOI 10.1109/TEVC.2007.900837
   Batude P, 2012, IEEE J EM SEL TOP C, V2, P714, DOI 10.1109/JETCAS.2012.2223593
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Choi W, 2018, IEEE T COMPUT, V67, P672, DOI 10.1109/TC.2017.2777863
   Cong J, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P306, DOI 10.1109/ICCAD.2004.1382591
   Daga M., 2011, Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing (SAAHPC 2011), P141, DOI 10.1109/SAAHPC.2011.29
   Danovaro E, 2014, J COMPUT APPL MATH, V270, P63, DOI 10.1016/j.cam.2014.02.022
   Das S, 2017, PR IEEE COMP DESIGN, P233, DOI 10.1109/ICCD.2017.43
   Deshwal A, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358206
   Gong YH, 2021, IEEE T EMERG TOP COM, V9, P854, DOI 10.1109/TETC.2019.2894982
   Gopireddy B, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P643, DOI 10.1145/3307650.3322233
   Hestness J, 2015, I S WORKL CHAR PROC, P87, DOI 10.1109/IISWC.2015.15
   Hong I, 2018, IEEE T COMPUT AID D, V37, P1614, DOI 10.1109/TCAD.2017.2768427
   Jang H, 2015, DES AUT CON, DOI 10.1145/2744769.2744803
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Lee D, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3357158
   Lee YJ, 2013, IEEE T COMPUT AID D, V32, P1892, DOI 10.1109/TCAD.2013.2273986
   Lin SED, 2018, IEEE T COMPUT AID D, V37, P845, DOI 10.1109/TCAD.2017.2729401
   Liu C, 2012, INT SYM QUAL ELECT, P529, DOI 10.1109/ISQED.2012.6187545
   Lukasiewycz M, 2007, IEEE C EVOL COMPUTAT, P935, DOI 10.1109/CEC.2007.4424570
   Panth S, 2014, DES AUT CON, DOI 10.1145/2593069.2593188
   Panth S, 2013, ASIA S PACIF DES AUT, P681, DOI 10.1109/ASPDAC.2013.6509679
   Power J, 2015, IEEE COMPUT ARCHIT L, V14, P34, DOI 10.1109/LCA.2014.2299539
   Rajendran B, 2007, IEEE T ELECTRON DEV, V54, P707, DOI 10.1109/TED.2007.891300
   Rawoof R, 2015, 2015 CONFERENCE ON POWER, CONTROL, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES FOR SUSTAINABLE GROWTH (PCCCTSG), P15, DOI 10.1109/PCCCTSG.2015.7503913
   Samal SK, 2016, 2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S)
   Samal SK, 2014, DES AUT CON, DOI 10.1145/2593069.2593140
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Shi JJ, 2016, INT EL DEVICES MEET
   Smirnov F, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358204
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Yu Y, 2018, IEEE T NANOTECHNOL, V17, P620, DOI 10.1109/TNANO.2017.2731871
   Zapater M, 2013, DES AUT TEST EUROPE, P266
NR 37
TC 5
Z9 5
U1 2
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 16
DI 10.1145/3424239
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000008
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Agnesina, A
   Lim, SK
   Lepercq, E
   Del Cid, JE
AF Agnesina, Anthony
   Lim, Sung Kyu
   Lepercq, Etienne
   Del Cid, Jose Escobedo
TI Improving FPGA-Based Logic Emulation Systems through Machine Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Field programmable gate array; SoC verification; emulation flow
   optimization with machine learning
ID CLASSIFICATION
AB We present a machine learning (ML) framework to improve the use of computing resources in the FPGA compilation step of a commercial FPGA-based logic emulation flow. Our ML models enable highly accurate predictability of the final place and route design qualities, runtime, and optimal mapping parameters. We identify key compilation features that may require aggressive compilation efforts using our ML models. Experiments based on our large-scale database from an industry's emulation system show that our ML models help reduce the total number of jobs required for a given netlist by 33%. Moreover, our job scheduling algorithm based on our ML model reduces the overall time to completion of concurrent compilation runs by 24%. In addition, we propose a new method to compute "recommendations" from our ML model to perform re-partitioning of difficult partitions. Tested on a large-scale industry system on chip design, our recommendation flow provides additional 15% compile time savings for the entire system on chip. To exploit our ML model inside the time-critical multi-FPGA partitioning step, we implement it in an optimized multi-threaded representation.
C1 [Agnesina, Anthony; Lim, Sung Kyu] Georgia Inst Technol, North Ave NW, Atlanta, GA 30332 USA.
   [Lepercq, Etienne; Del Cid, Jose Escobedo] Synopsys Inc, 690 East Middlefield Rd, Mountain View, CA 94043 USA.
C3 University System of Georgia; Georgia Institute of Technology; Synopsys
   Inc
RP Agnesina, A (corresponding author), Georgia Inst Technol, North Ave NW, Atlanta, GA 30332 USA.
EM agnesina@gatech.edu; limsk@ece.gatech.edu; elepercq@synopsys.com;
   jpablo@synopsys.com
OI Lim, Sung Kyu/0000-0002-2267-5282; Agnesina, Anthony/0000-0003-0393-0230
FU National Science Foundation [CNS 16-24731]
FX This material is based upon work supported by the National Science
   Foundation under Grant No. CNS 16-24731 and the industry members of the
   Center for Advanced Electronics in Machine Learning.
CR Ansel J, 2014, INT CONFER PARA, P303, DOI 10.1145/2628071.2628092
   Baehrens D, 2010, J MACH LEARN RES, V11, P1803
   Croce Federico Della, 2018, ARXIV180105489
   Dai S, 2018, ANN IEEE SYM FIELD P, P129, DOI 10.1109/FCCM.2018.00029
   Grewal Gary, 2017, P 2017 IEEE INT PAR
   Hung WNN, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P26, DOI 10.1145/3177540.3177542
   Jindal T, 2010, DES AUT CON, P603
   Kahng AB, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P68, DOI 10.1145/3177540.3177554
   Kapre N, 2015, ANN IEEE SYM FIELD P, P119, DOI 10.1109/FCCM.2015.36
   Karypis G, 1999, IEEE T VLSI SYST, V7, P69, DOI 10.1109/92.748202
   Lee YK, 2004, J AM STAT ASSOC, V99, P67, DOI 10.1198/016214504000000098
   Lundberg S.M., ARXIV170507874
   Maarouf D, 2018, I C FIELD PROG LOGIC, P427, DOI 10.1109/FPL.2018.00079
   Mametjanov A, 2015, ANN IEEE SYM FIELD P, P84, DOI 10.1109/FCCM.2015.54
   Manimegalai R, 2005, I CONF VLSI DESIGN, P451, DOI 10.1109/ICVD.2005.137
   Meng PF, 2016, DES AUT TEST EUROPE, P918
   Pui CW, 2017, ICCAD-IEEE ACM INT, P929, DOI 10.1109/ICCAD.2017.8203880
   Que YH, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577302
   Ribeiro Marco Tulio, 2016, P 22 ACM SIGKDD INT, P1135, DOI [DOI 10.1145/2939672.2939778, 10.18653/v1/n16-3020, 10.1145/2939672.2939778. u r l, DOI 10.1145/2939672.2939778.URL]
   Tessier R., 2008, Reconfigurable Computing, P637
   Xu C, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P157, DOI 10.1145/3020078.3021747
   Yu CH, 2018, DES AUT CON, DOI 10.1145/3195970.3196109
   Zhao JR, 2019, DES AUT TEST EUROPE, P1130, DOI [10.23919/date.2019.8714724, 10.23919/DATE.2019.8714724]
NR 23
TC 1
Z9 1
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 46
DI 10.1145/3399595
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200011
DA 2024-07-18
ER

PT J
AU Goli, M
   Drechsler, R
AF Goli, Mehran
   Drechsler, Rolf
TI PREASC: Automatic Portion Resilience Evaluation for Approximating
   SystemC-based Designs Using Regression Analysis Techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Resilience evaluation; approximate computing; machin learning technique;
   regression analysis; Clang; static analysis; dynamic analysis
ID SENSITIVITY-ANALYSIS
AB The increasing functionality of electronic systems due to the constant evolution of the market requirements makes the non-functional aspects of such systems (e.g., energy consumption, area overhead, or performance) a major concern in the design process. Approximate computing is a promising way to optimize these criteria by trading accuracy within acceptable limits. Since the cost of applying significant structural changes to a given design increases with the stage of development, the optimization solution needs to be incorporated into the design as early as possible. For the early design entry, modeling hardware at the Electronic System Level (ESL) using the SystemC language is nowadays widely used in the industry. To apply approximation techniques to optimize a given SystemC design, designers need to know which parts of the design can be approximated. However, identifying these parts is a crucial and non-trivial starting point of approximate computing, as the incorrect detection of even one critical part as resilient may result in an unacceptable output. This usually requires a significant programming effort by designers, especially when exploring the design space manually.
   In this article, we present PREASC, a fully automated framework to identify the resilience portions of a given SystemC design. PREASC is based on a combination of static and dynamic analysis methods along with regression analysis techniques (a fast machine learning method providing an accurate function estimation). Once the resilient portions are identified, an approximation degree analysis is performed to determine the maximum error rate that each resilient portion can tolerate. Subsequently, the maximum number of resilient portions that can be approximated at the same time are reported to designers at different granularity levels. The effectiveness of our approach is evaluated using several standard SystemC benchmarks from various domains.
C1 [Goli, Mehran; Drechsler, Rolf] Univ Bremen, Bibliothekstr 5, D-28359 Bremen, Germany.
   [Goli, Mehran; Drechsler, Rolf] DFKI, Bibliothekstr 5, D-28359 Bremen, Germany.
C3 University of Bremen; German Research Center for Artificial Intelligence
   (DFKI)
RP Goli, M (corresponding author), Univ Bremen, Bibliothekstr 5, D-28359 Bremen, Germany.; Goli, M (corresponding author), DFKI, Bibliothekstr 5, D-28359 Bremen, Germany.
EM mehran.goli@dfki.de; drechsler@uni-bremen.de
RI ; Drechsler, Rolf/K-2508-2014
OI Goli, Mehran/0000-0002-1256-4140; Drechsler, Rolf/0000-0002-9872-1740
FU German Federal Ministry of Education and Research (BMBF) within the
   project SecRec [16K1S0606K]; German Federal Ministry of Education and
   Research (BMBF) within the project SATiSFy [16KIS0821K]; University of
   Bremen's graduate school SyDe - German Excellence Initiative
FX This work was supported in part by the German Federal Ministry of
   Education and Research (BMBF) within the project SecRec under grant no.
   16K1S0606K, the project SATiSFy under grant no. 16KIS0821K, and by the
   University of Bremen's graduate school SyDe, funded by the German
   Excellence Initiative.
CR [Anonymous], 2014, 2014 Design, Automation and Test in Europe Conference Exhibition (DATE)
   [Anonymous], 2011, P DESIGN AUTOMAT TES, DOI DOI 10.1109/DATE.2011.5763154
   [Anonymous], 2006, IEEE Standard for Verilog Hardware Description Language, P1, DOI [DOI 10.1109/IEEESTD.2006.99495, DOI 10.1109/IEEESTD.2006.243731]
   Carbin M, 2013, ACM SIGPLAN NOTICES, V48, P33, DOI [10.1145/2544173.2509546, 10.1145/2509136.2509546]
   Carbin Michael., 2010, Proceedings of the 19th International Sym- posium on Software Testing and Analysis, ISSTA '10, P37, DOI DOI 10.1145/1831708.1831713
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   Chippa VK, 2010, DES AUT CON, P555
   Du ZD, 2014, ASIA S PACIF DES AUT, P201, DOI 10.1109/ASPDAC.2014.6742890
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Faraji SR, 2019, PR IEEE COMP DESIGN, P156, DOI 10.1109/ICCD46524.2019.00027
   Gillani GA, 2017, ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, P374, DOI 10.1145/3075564.3078891
   Goli M, 2020, IEEE T COMPUT AID D, V39, P492, DOI 10.1109/TCAD.2018.2889665
   Goli M, 2018, P IEEE RAP SYST PROT, P97, DOI 10.1109/RSP.2018.8631997
   Goli M, 2016, PR IEEE COMP DESIGN, P360, DOI 10.1109/ICCD.2016.7753303
   Gupta P, 2011, NANOELECTRONIC CIRCUIT DESIGN, P409, DOI 10.1007/978-1-4419-7609-3_12
   Hodge VJ, 2004, ARTIF INTELL REV, V22, P85, DOI 10.1023/B:AIRE.0000045502.10941.a9
   Lee J, 2009, DES AUT TEST EUROPE, P1367
   Liu S, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/1961296.1950391
   MARTIN G, 2007, ESL DESIGN VERIFICAT
   Metwalli SA, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3314575
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Nongpoh B, 2017, IEEE T SOFTWARE ENG, V43, P1110, DOI 10.1109/TSE.2017.2654251
   Rinard M, 2007, ACM SIGPLAN NOTICES, V42, P369, DOI 10.1145/1297105.1297055
   Rinard Martin, 2006, Proceedings of the 20th annual international conference on Supercomputing, P324, DOI 10.1145/1183401.1183447
   Roy P, 2014, ACM SIGPLAN NOTICES, V49, P95, DOI [10.1145/2597809.2597812, 10.1145/2666357.2597812]
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   Sampson A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P164
   Schafer BC, 2014, IEEE EMBED SYST LETT, V6, P53, DOI 10.1109/LES.2014.2320556
   Stallman R.P. R., 2010, Debugging with GDB: the GNU Source-Level Debugger for GDB
   Temam O, 2012, CONF PROC INT SYMP C, P356, DOI 10.1109/ISCA.2012.6237031
   Vassiliadis V, 2016, INT SYM CODE GENER, P182, DOI 10.1145/2854038.2854058
NR 31
TC 9
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 40
DI 10.1145/3388140
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200005
DA 2024-07-18
ER

PT J
AU Hu, Y
   Mettler, M
   Mueller-Gritschneder, D
   Wild, T
   Herkersdorf, A
   Schlichtmann, U
AF Hu, Yong
   Mettler, Marcel
   Mueller-Gritschneder, Daniel
   Wild, Thomas
   Herkersdorf, Andreas
   Schlichtmann, Ulf
TI Machine Learning Approaches for Efficient Design Space Exploration of
   Application-Specific NoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Application-specific networks-on-chip; design space exploration;
   Monte-Carlo-tree search; recurrent neural network
ID NETWORK; AWARE
AB In many Multi-Processor Systems-on-Chip (MPSoCs), traffic between cores is unbalanced. This motivates the use of an application-specific Network-on-Chip (NoC) that is customized and can provide a high performance at low cost in terms of power and area. However, finding an optimized application-specific NoC architecture is a challenging task due to the huge design space.
   This article proposes to apply machine learning approaches for this task. Using graph rewriting, the NoC Design Space Exploration (DSE) is modelled as a Markov Decision Process (MDP). Monte Carlo Tree Search (MCTS), a technique from reinforcement learning, is used as search heuristic. Our experimental results show that-with the same cost function and exploration budget-MCTS finds superior NoC architectures compared to Simulated Annealing (SA) and a Genetic Algorithm (GA). However, the NoC DSE process suffers from the high computation time due to expensive cycle-accurate SystemC simulations for latency estimation. This article therefore additionally proposes to replace latency simulation by fast latency estimation using a Recurrent Neural Network (RNN). The designed RNN is sufficiently general for latency estimation on arbitrary NoC architectures. Our experiments show that compared to SystemC simulation, the RNN-based latency estimation offers a similar speed-up as the widely used Queuing Theory (QT). Yet, in terms of estimation accuracy and fidelity, the RNN is superior to QT, especially for high-traffic scenarios. When replacing SystemC simulations with the RNN estimation, the obtained solution quality decreases only slightly, whereas it suffers significantly when QT is used.
C1 [Hu, Yong; Mettler, Marcel; Mueller-Gritschneder, Daniel; Schlichtmann, Ulf] Tech Univ Munich, Chair EDA, Arcisstr 21, D-80333 Munich, Germany.
   [Wild, Thomas; Herkersdorf, Andreas] Tech Univ Munich, Chair Integrated Syst, Arcisstr 21, D-80333 Munich, Germany.
C3 Technical University of Munich; Technical University of Munich
RP Hu, Y (corresponding author), Tech Univ Munich, Chair EDA, Arcisstr 21, D-80333 Munich, Germany.
EM yong.hu@tum.de; marcel.mettler@tum.de; daniel.mueller@tum.de;
   thomas.wild@tum.de; herkersdorf@tum.de; ulf.schlichtmann@tum.de
RI Mueller-Gritschneder, Daniel/L-1674-2017; Schlichtmann, Ulf/C-9036-2019
OI Mueller-Gritschneder, Daniel/0000-0003-0903-631X; Schlichtmann,
   Ulf/0000-0003-4431-7619; Mettler, Marcel/0000-0002-7183-485X
CR Abadi Martin, 2016, arXiv
   Baoliang Li, 2012, 2012 Eighth International Conference on Semantics, Knowledge and Grids (SKG 2012), P217, DOI 10.1109/SKG.2012.6
   Browne CB, 2012, IEEE T COMP INTEL AI, V4, P1, DOI 10.1109/TCIAIG.2012.2186810
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Chen JW, 2011, CHIN CONTR CONF, P4545
   Cho K., 2014, ARXIV14061078
   Chung Junyoung, 2014, ARXIV14123555
   Das S, 2015, ICCAD-IEEE ACM INT, P705, DOI 10.1109/ICCAD.2015.7372639
   de Mesquita JW, 2016, BRAZ SYM COMPUT SYST, P198, DOI [10.1109/SBESC.2016.038, 10.1109/SBESC.2016.13]
   Douma RJ, 2015, DES AUT TEST EUROPE, P1132
   Govindarajulu Z., 1992, J AM STAT ASSOC, V34, P108, DOI [DOI 10.2307/2290477, 10.1080/00401706.1992.10485252]
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Hu Y., 2017, P 2 INT WORKSH ADV I, P32, DOI [10.1145/3073763.3073769, DOI 10.1145/3073763.3073769]
   Hu Y, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240863
   Hu YF, 2006, DES AUT CON, P574, DOI 10.1109/DAC.2006.229293
   Jassi M, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3139381
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kahng AB, 2015, IEEE EMBED SYST LETT, V7, P41, DOI 10.1109/LES.2015.2402197
   Kahng AB, 2012, DES AUT CON, P392
   Khan G. N., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P75, DOI 10.1109/NOCS.2012.16
   Kiasari AE, 2013, IEEE T VLSI SYST, V21, P113, DOI 10.1109/TVLSI.2011.2178620
   Kumar A, 2018, INT CONF CONTEMP, P119
   Lu Shiting Justin, 2015, P GREAT LAK S VLSI G, P379, DOI DOI 10.1145/2742060.2742078
   Nikitin N, 2013, IEEE T COMPUT AID D, V32, P1569, DOI 10.1109/TCAD.2013.2272539
   Ogras UY, 2010, IEEE T COMPUT AID D, V29, P2001, DOI 10.1109/TCAD.2010.2061613
   Olah C, 2017, UNDERSTANDING LSTM N
   Pascanu R., 2013, INT C MACH LEARN, P1310
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Silver D, 2017, Mastering chess and shogi by self-play with a general reinforcement learning algorithm
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Spearman C, 1904, AM J PSYCHOL, V15, P72, DOI 10.2307/1412159
   Tagel M., 2010, 2010 Proceedings of 12th Biennial Baltic Electronics Conference (BEC 2010), P177, DOI 10.1109/BEC.2010.5631145
   Taylor MB, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P341, DOI 10.1109/HPCA.2003.1183551
   Todorov V, 2014, IEEE T COMPUT AID D, V33, P1503, DOI 10.1109/TCAD.2014.2331556
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Vardi F, 2017, J SUPERCOMPUT, V73, P2098, DOI 10.1007/s11227-016-1905-6
   Wallentowitz S., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P535, DOI 10.1109/FPL.2012.6339273
NR 39
TC 1
Z9 1
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 44
DI 10.1145/3403584
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200009
DA 2024-07-18
ER

PT J
AU Paik, Y
   Kim, SW
   Jung, D
   Kim, M
AF Paik, Yoonah
   Kim, Seon Wook
   Jung, Dongha
   Kim, Minseong
TI Generating Representative Test Sequences from Real Workload for
   Minimizing DRAM Verification Overhead
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE DRAM verification; test sequence; test coverage; command scheduling
ID MEMORY; ENGINE
AB Dynamic Random Access Memory (DRAM) standards have evolved for higher bandwidth, larger capacity, and lower power consumption, so their specifications have become complicated to satisfy the design goals. These complex implementations have significantly increased the test time overhead for design verification; thus, a tremendous amount of command sequences are used. However, since the sequences generated by real machines or memory simulators are the results of scheduling for high performance, they result in low test coverage with repetitive patterns. Eventually, various workloads should be applied to increase the coverage, but this approach incurs significant test time overhead. A few preliminary studies have been proposed to generate predefined or random sequences to cover various test cases or increase test coverage. However, they have limitations in representing various memory behaviors of real workloads.
   In this article, we define a performance metric for estimating the test coverage when using command sequences. Then, our experiment shows that the coverage of a real machine and a simulator is low and similar. Also, the coverage patterns are almost the same in all tested benchmarks. To alleviate the problem, we propose a test-oriented command scheduling algorithm that increases the test coverage while preserving the memory behaviors of workloads and reducing the test time overhead by extracting representative sequences based on the similarity between command sequences. For the sequence extraction and the coverage estimation, our test sequences are embedded into vectors using bag-of-Ngrams. Compared to the simulator, our algorithm achieves 2.94x higher coverage while reducing the test overhead to 7.57%.
C1 [Paik, Yoonah; Kim, Seon Wook] Korea Univ, 145 Anamro, Seoul 02841, South Korea.
   [Jung, Dongha; Kim, Minseong] SK Hynix Inc, 2091 Gyeongchung Daero, Icheon Si 17336, Gyeonggi Do, South Korea.
C3 Korea University; SK Group; SK Hynix
RP Kim, SW (corresponding author), Korea Univ, 145 Anamro, Seoul 02841, South Korea.
EM yoonpaik@korea.ac.kr; seon@korea.ac.kr; dongha1.jung@sk.com;
   minseong3.kim@sk.com
OI Kim, Seon/0000-0001-6555-1741
FU SK hynix Inc.
FX This article was result of the research project supported by SK hynix
   Inc.
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI 10.1145/2749469.2750385
   Aichinger B, 2015, IEEE HIGH PERF EXTR
   [Anonymous], 2019, I SYMP CONSUM ELECTR, DOI DOI 10.1109/icce.2019.8662060
   Aweke ZB, 2016, ACM SIGPLAN NOTICES, V51, P743, DOI 10.1145/2954679.2872390
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Boroumand A, 2018, ACM SIGPLAN NOTICES, V53, P316, DOI [10.1145/3296957.3173177, 10.1145/3173162.3173177]
   Cavnar W.B., 1994, Proceedings of SDAIR-94, 3rd Annual Symposium on Document Analysis and Information Retrieval, V48113, P161
   Chang KK, 2017, P ACM MEAS ANAL COMP, V1, DOI 10.1145/3084447
   Chatterjee K., 2014, 17th International Conference on Hybrid Systems: Computation and Control (part of CPS Week), HSCC'14, Berlin, Germany, April 15-17, 2014, P303, DOI 10.1145/2562059.2562141
   Chatterjee Niladrish, 2012, P IEEE 18 INT S HIGH, P1, DOI DOI 10.1109/HPCA.2012.6168943
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Cho K, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2971481
   Dennard R. H., 1968, U.S. Patent, Patent No. 3387286
   Flores CA, 2019, IEEE ENG MED BIO, P6085, DOI [10.1109/EMBC.2019.8857471, 10.1109/embc.2019.8857471]
   Haeupler B, 2019, ACM S THEORY COMPUT, P697, DOI 10.1145/3313276.3316371
   Hassan H, 2017, INT S HIGH PERF COMP, P241, DOI 10.1109/HPCA.2017.62
   Hassan M, 2018, IEEE T COMPUT AID D, V37, P1050, DOI 10.1109/TCAD.2017.2705123
   Huang JR, 2000, PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), P51, DOI 10.1109/ATS.2000.893602
   Intel, 2003, INT PLATF COMP VAL C
   JEDEC Solid State Technology Association, 2004, DOUBL DAT RAT DDR SD
   JEDEC Solid State Technology Association, 2012, DDR3 SDRAM STAND
   JEDEC Solid State Technology Association, 2018, HIGH BANDW MEM HBM D
   JEDEC Solid State Technology Association, 2014, LOW POW DOUBL DAT RA
   JEDEC Solid State Technology Association, 2008, DDR2 SDRAM STAND
   JEDEC Solid State Technology Association, 2013, DDR4 SDRAM STAND
   Jun J, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3329079
   Jun J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131241
   Khan S, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P27, DOI 10.1145/3123939.3123945
   Kim M, 2019, IEEE T COMPUT, V68, P1428, DOI 10.1109/TC.2019.2907248
   Kim Y, 2016, IEEE COMPUT ARCHIT L, V15, P45, DOI 10.1109/LCA.2015.2414456
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Konoth RK, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P697
   Lee E, 2018, IEEE COMPUT ARCHIT L, V17, P96, DOI 10.1109/LCA.2017.2787674
   Lee WJ, 2019, IEEE ACCESS, V7, P82633, DOI 10.1109/ACCESS.2019.2924240
   LI D, 2015, ACM T DES AUTOMAT EL, V20
   Lodhi H, 2002, J MACH LEARN RES, V2, P419, DOI 10.1162/153244302760200687
   Mikolov Tomas, 2013, WORKSH 2013 INT C LE
   Mishra P, 2017, IEEE DES TEST, V34, P68, DOI 10.1109/MDAT.2017.2691348
   Moon JW, 2018, IEEE ASIAN SOLID STA, P139
   Mutlu O, 2017, DES AUT TEST EUROPE, P1116, DOI 10.23919/DATE.2017.7927156
   NEEDLEMAN SB, 1970, J MOL BIOL, V48, P443, DOI 10.1016/0022-2836(70)90057-4
   Nguyen DT, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317915
   Oh TY, 2015, IEEE J SOLID-ST CIRC, V50, P178, DOI 10.1109/JSSC.2014.2353799
   Papaioannou V, 2017, PROCEEDINGS OF THE 2017 WORKSHOP ON ATTACKS AND SOLUTIONS IN HARDWARE SECURITY (ASHES'17), P53, DOI 10.1145/3139324.3139330
   Patel A, 2011, DES AUT CON, P1050
   Rieck K, 2011, WIRES DATA MIN KNOWL, V1, P296, DOI 10.1002/widm.36
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   SMITH TF, 1981, J MOL BIOL, V147, P195, DOI 10.1016/0022-2836(81)90087-5
   Standard Performance Evaluation Corp, 2006, SPEC CPU 2006
   Sunter S, 2007, INT TEST CONF P, P99
   van der Veen Victor, 2016, P 2016 ACM SIGSAC C, P1675
   Viegas F, 2018, CIKM'18: PROCEEDINGS OF THE 27TH ACM INTERNATIONAL CONFERENCE ON INFORMATION AND KNOWLEDGE MANAGEMENT, P893, DOI 10.1145/3269206.3271797
   Wu KT, 2018, ASIA S PACIF DES AUT, P245, DOI 10.1109/ASPDAC.2018.8297313
   Wu XC, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P645, DOI 10.1145/3297858.3304039
   Yang H, 2015, ADV PROTEIN CHEM STR, V99, P1, DOI 10.1016/bs.apcsb.2015.03.001
NR 55
TC 0
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2020
VL 25
IS 4
AR 30
DI 10.1145/3391891
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TX
UT WOS:000583681800001
DA 2024-07-18
ER

PT J
AU Wang, KK
   Jiang, X
   Guan, N
   Liu, D
   Liu, WC
   Deng, QX
AF Wang, Kankan
   Jiang, Xu
   Guan, Nan
   Liu, Di
   Liu, Weichen
   Deng, Qingxu
TI Real-Time Scheduling of DAG Tasks with Arbitrary Deadlines
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 22nd Design, Automation and Test in Europe Conference and Exhibition
   (DATE)
CY MAR 25-29, 2019
CL Florence, ITALY
SP European Design & Automat Assoc, Elect Syst Design Alliance, IEEE Council Elect Design Automat, European Elect Chips & Syst Design Initiat, ACM Special Interest Grp Design Automat, Russian Acad Sci, IEEE Comp Soc Test Technol Tech Council, IEEE Solid State Circuits Soc, Int Federat Informat Proc, Cadence Acad Network, Mentor Graph, Synopsys
DE Parallel task; arbitrary deadline; GEDF scheduling
ID GLOBAL EDF; PARALLEL
AB Real-time and embedded systems are shifting from single-core to multi-core processors, on which the software must be parallelized to fully utilize the computation capacity of the hardware. Recently, much work has been done on real-time scheduling of parallel tasks modeled as directed acyclic graphs (DAG). However, most of these studies assume tasks to have implicit or constrained deadlines. Much less work considered the general case of arbitrary deadlines (i.e., the relative deadline is allowed to be larger than the period), which is more difficult to analyze due to intra-task interference among jobs. In this article, we study the analysis of Global Earliest Deadline First (GEDF) scheduling for DAG parallel tasks with arbitrary deadlines. We develop new analysis techniques for GEDF scheduling of a single DAG task and this new analysis techniques can guarantee a better capacity augmentation bound 2.41 (the best known result is 2.5) in the case of a single task. Furthermore, the proposed analysis techniques are also extended to the case of multiple DAG tasks under GEDF and federated scheduling. Finally, through empirical evaluation, we justify the out-performance of our schedulability tests compared to the state-of-the-art in general.
C1 [Wang, Kankan; Deng, Qingxu] Northeastern Univ, Coll Comp Sci & Engn, 195 Chuangxin Rd, Shenyang 110169, Liaoning, Peoples R China.
   [Jiang, Xu] Univ Elect Sci & Technol China, Sch Engn & Comp Sci, Chengdu, Sichuan, Peoples R China.
   [Jiang, Xu; Guan, Nan] Hong Kong Polytech Univ, Dept Comp, Hung Hom, Hong Kong, Peoples R China.
   [Liu, Di] Yunnan Univ, Sch Software, Kunming, Yunnan, Peoples R China.
   [Liu, Weichen] Nanyang Technol Univ, Sch Engn & Comp Sci, Singapore, Singapore.
C3 Northeastern University - China; University of Electronic Science &
   Technology of China; Hong Kong Polytechnic University; Yunnan
   University; Nanyang Technological University
RP Deng, QX (corresponding author), Northeastern Univ, Coll Comp Sci & Engn, 195 Chuangxin Rd, Shenyang 110169, Liaoning, Peoples R China.
EM wangkankan0627@outlook.com; jiangxu617@163.com; nan.guan@polyu.edu.hk;
   dliu@ynu.edu.cn; liu@ntu.edu.sg; dengqx@mail.neu.edu.cn
RI 迪, 刘/ITU-7887-2023; 迪, 刘/ABU-9202-2022
OI 迪, 刘/0000-0002-4365-2768; 迪, 刘/0000-0002-4365-2768; Guan,
   Nan/0000-0003-3775-911X
FU Research Grants Council of Hong Kong [GRF 15204917, 15213818]; National
   Natural Science Foundation of China [61772123, 61672140]; Ministry of
   Education Joint Foundation for Equipment Pre-Research [6141A020333];
   National Key R&D Program of China [2018YFB1702000]
FX This work is supported by the Research Grants Council of Hong Kong (GRF
   15204917 and 15213818) and the National Natural Science Foundation of
   China (Grants No. 61772123 and No. 61672140) and the Ministry of
   Education Joint Foundation for Equipment Pre-Research under grant
   6141A020333 and National Key R&D Program of China under grant
   2018YFB1702000.
CR [Anonymous], OPENMP APPL PROGR IN
   Baruah S, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P1, DOI 10.1109/EMSOFT.2015.7318254
   Baruah S, 2015, INT PARALL DISTRIB P, P179, DOI 10.1109/IPDPS.2015.33
   Baruah S, 2015, DES AUT TEST EUROPE, P1323
   Baruah S, 2012, REAL TIM SYST SYMP P, P63, DOI 10.1109/RTSS.2012.59
   Baruah SK, 2007, REAL-TIME SYST, V36, P199, DOI 10.1007/s11241-007-9022-5
   Bonifaci V, 2013, EUROMICRO, P225, DOI 10.1109/ECRTS.2013.32
   Chen JJ, 2016, REAL-TIME SYST, V52, P833, DOI 10.1007/s11241-016-9255-2
   Cordeiro D., 2010, P SIMUTOOLS, P60
   Devi UC, 2005, REAL TIM SYST SYMP P, P330
   Garey M., 1979, GUIDE THEORY NP COMP
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Jiang X, 2017, REAL TIM SYST SYMP P, P80, DOI 10.1109/RTSS.2017.00015
   Jiang X, 2016, PROCEEDINGS OF 2016 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), P237, DOI [10.1109/RTSS.2016.18, 10.1109/RTSS.2016.031]
   Li J, 2014, EUROMICRO, P85, DOI 10.1109/ECRTS.2014.23
   Li J, 2013, EUROMICRO, P3, DOI 10.1109/ECRTS.2013.12
   Qamhieh M, 2013, P 21 INT C REAL TIM, P287
   Qamhieh Manar., 2014, Proceedings of the 22Nd International Conference on Real-Time Networks and Systems, P13
   Saifullah A, 2014, IEEE T PARALL DISTR, V25, P3242, DOI 10.1109/TPDS.2013.2297919
   Saifullah A, 2013, REAL-TIME SYST, V49, P404, DOI 10.1007/s11241-012-9166-9
NR 20
TC 8
Z9 9
U1 2
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 66
DI 10.1145/3358603
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA JN2PG
UT WOS:000496742300008
DA 2024-07-18
ER

PT J
AU Huang, BY
   Zhang, HC
   Subramanyan, P
   Vizel, Y
   Gupta, A
   Malik, S
AF Huang, Bo-Yuan
   Zhang, Hongce
   Subramanyan, Pramod
   Vizel, Yakir
   Gupta, Aarti
   Malik, Sharad
TI Instruction-Level Abstraction (ILA): A Uniform Specification for
   System-on-Chip (SoC) Verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE System on chip; hardware specification; application-specific
   accelerator; architecture; instruction-level abstraction; formal
   verification; equivalence checking
AB Modern Systems-on-Chip (SoC) designs are increasingly heterogeneous and contain specialized semi-programmable accelerators in addition to programmable processors. In contrast to the pre-accelerator era, when the ISA played an important role in verification by enabling a clean separation of concerns between software and hardware, verification of these "accelerator-rich" SoCs presents new challenges. From the perspective of hardware designers, there is a lack of a common framework for formal functional specification of accelerator behavior. From the perspective of software developers, there exists no unified framework for reasoning about software/hardware interactions of programs that interact with accelerators.
   This article addresses these challenges by providing a formal specification and high-level abstraction for accelerator functional behavior. It formalizes the concept of an Instruction Level Abstraction (ILA), developed informally in our previous work, and shows its application in modeling and verification of accelerators. This formal ILA extends the familiar notion of instructions to accelerators and provides a uniform, modular, and hierarchical abstraction for modeling software-visible behavior of both accelerators and programmable processors. We demonstrate the applicability of the ILA through several case studies of accelerators (for image processing, machine learning, and cryptography), and a general-purpose processor (RISC-V). We show how the ILA model facilitates equivalence checking between two ILAs, and between an ILA and its hardware finite-state machine (FSM) implementation. Further, this equivalence checking supports accelerator upgrades using the notion of ILA compatibility, similar to processor upgrades using ISA compatibility.
C1 [Huang, Bo-Yuan; Zhang, Hongce; Gupta, Aarti; Malik, Sharad] Princeton Univ, 1 Nassau Hall, Princeton, NJ 08544 USA.
   [Subramanyan, Pramod] Indian Inst Technol Kanpur, Kanpur 208016, Uttar Pradesh, India.
   [Vizel, Yakir] Technion Israel Inst Technol, Viazman 87, IL-3200003 Haifa, Haifa District, Israel.
C3 Princeton University; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kanpur; Technion Israel
   Institute of Technology
RP Huang, BY (corresponding author), Princeton Univ, 1 Nassau Hall, Princeton, NJ 08544 USA.
EM byhuang@princeton.edu; hongcez@princeton.edu; spramod@cse.iitk.ac.in;
   yvizel@cs.technion.ac.il; aartig@cs.princeton.edu; sharad@princeton.edu
RI Zhang, Hongce/ACK-0829-2022
OI Zhang, Hongce/0000-0003-4001-264X; Malik, Sharad/0000-0002-0837-5443;
   Huang, Bo-Yuan/0000-0001-7069-4069; Gupta, Aarti/0000-0001-6676-9400
FU Applications Driving Architectures (ADA) Research Center, a JUMP Center
   - SRC; DARPA
FX This work was supported by the Applications Driving Architectures (ADA)
   Research Center, a JUMP Center co-sponsored by SRC and DARPA.
CR Abdi S, 2006, INT J PARALLEL PROG, V34, P29, DOI 10.1007/s10766-005-0001-y
   Alglave J, 2014, ACM T PROGR LANG SYS, V36, DOI 10.1145/2627752
   Alur R, 2004, ACM T PROGR LANG SYS, V26, P339, DOI 10.1145/973097.973101
   Alur R, 2015, NATO SCI PEAC SECUR, V40, P1, DOI 10.3233/978-1-61499-495-4-1
   [Anonymous], 2016, INT 64 IA 32 ARCH SO
   [Anonymous], 2017, RISC 5 INSTRUCTION S
   Ardestani EK, 2013, INT S HIGH PERF COMP, P448, DOI 10.1109/HPCA.2013.6522340
   ARM Ltd, 2010, CORT M3 DEV GEN US G
   Arvind, 1999, IEEE MICRO, V19, P36, DOI 10.1109/40.768501
   Asanovic K., 2016, The Rocket Chip Generator
   Bacchini F, 2007, DES AUT CON, P444, DOI 10.1109/DAC.2007.375205
   Bachrach J, 2012, DES AUT CON, P1212
   Barrett C., 2010, P 8 INT WORKSHOP SAT, V13, P14
   Batty M, 2012, ACM SIGPLAN NOTICES, V47, P509, DOI 10.1145/2103621.2103717
   Batty M, 2011, ACM SIGPLAN NOTICES, V46, P55, DOI 10.1145/1925844.1926394
   Berry G, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P433
   Biere A, 2003, ADV COMPUT, V58, P117
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bornholt J, 2017, ACM SIGPLAN NOTICES, V52, P467, DOI [10.1145/3140587.3062353, 10.1145/3062341.3062353]
   Burch JerryR., 1994, P INT C COMPUTER AID, P68
   Cadence Design Systems Inc, 2018, JasperGold: Formal Property Verification App
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Chan Wei-Ting Jonas, 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD), P153, DOI 10.1109/ICCD.2014.6974675
   Choi J, 2017, P ACM PROGRAM LANG, V1, DOI 10.1145/3110268
   Clarke E, 2004, LECT NOTES COMPUT SC, V2988, P168, DOI 10.1007/978-3-540-24730-2_15
   Clarke EM, 1999, MODEL CHECKING, P1
   Copty F, 2001, LECT NOTES COMPUT SC, V2102, P436
   Cota EG, 2015, DES AUT CON, DOI 10.1145/2744769.2744794
   Dave N., 2011, 2011 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2011), P61, DOI 10.1109/MEMCOD.2011.5970511
   Dave N, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P51, DOI 10.1109/MEMCOD.2007.371249
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   De Moura L, 2011, COMMUN ACM, V54, P69, DOI 10.1145/1995376.1995394
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   Goel S, 2014, 2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), P91, DOI 10.1109/FMCAD.2014.6987600
   Gupta A., 2011, Computer Aided Verification, P412, DOI [10.1007/978-3-642-22110-1_32, DOI 10.1007/978-3-642-22110-1_32]
   Harel D., 1996, ACM Transactions on Software Engineering and Methodology, V5, P293, DOI 10.1145/235321.235322
   Herber P, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435257
   Hoe JC, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P511, DOI 10.1109/ICCAD.2000.896524
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Impulse Accelerated Technologies, 2003, IMP CODEVELOPER C TO
   Jain H, 2005, DES AUT CON, P445, DOI 10.1109/DAC.2005.193850
   Jha S., 2010, P 32 ACM IEEE INT C, V1, P215, DOI DOI 10.1145/1806799.1806833
   Jhala R, 2001, LECT NOTES COMPUT SC, V2102, P396
   Lee S, 2014, LECT NOTES COMPUT SC, V8559, P849, DOI 10.1007/978-3-319-08867-9_56
   Lipmaa H., 2000, Comments to NIST Concerning AES Modes ofOperation: CTR-Mode Encryption
   Lockhart D, 2014, INT SYMP MICROARCH, P280, DOI 10.1109/MICRO.2014.50
   Lustig D, 2016, ACM SIGPLAN NOTICES, V51, P233, DOI 10.1145/2954679.2872399
   Lustig D, 2014, INT SYMP MICROARCH, P635, DOI 10.1109/MICRO.2014.38
   McMillan K. L., 1993, Symbolic model checking
   Milner R., 1989, Communication and concurrency
   Nane R, 2016, IEEE T COMPUT AID D, V35, P1591, DOI 10.1109/TCAD.2015.2513673
   Nikhil R, 2004, Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P69
   OWICKI S, 1976, ACTA INFORM, V6, P319, DOI 10.1007/BF00268134
   Panda PR, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P75, DOI 10.1109/ISSS.2001.957916
   Pilato C, 2013, I C FIELD PROG LOGIC
   Pilato C, 2016, PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), P406, DOI 10.1145/2903150.2906141
   Pu J, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3107953
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Reid A, 2016, PROCEEDINGS OF THE 2016 16TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2016), P161
   Reid A, 2016, LECT NOTES COMPUT SC, V9780, P42, DOI 10.1007/978-3-319-41540-6_3
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Shao YS, 2015, IEEE MICRO, V35, P58, DOI 10.1109/MM.2015.50
   Subramanyan P., 2016, DATE, P1393, DOI DOI 10.3850/9783981537079_0793
   Subramanyan P, 2018, IEEE T COMPUT AID D, V37, P1692, DOI 10.1109/TCAD.2017.2764482
   Subramanyan Pramod., 2017, P INT C FORMAL METHO, P160
   Trippel C, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P119, DOI 10.1145/3037697.3037719
   Vijayaraghavan M, 2015, LECT NOTES COMPUT SC, V9207, P109, DOI 10.1007/978-3-319-21668-3_7
   Vizel Y, 2012, PROCEEDINGS OF THE 12TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2012), P173
   Weber Tjark., 2004, HDB SATISFIABILITY, V185, P825, DOI DOI 10.1145/1995376.1995394
NR 69
TC 27
Z9 35
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 10
DI 10.1145/3282444
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700010
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Tan, JWJ
   Yan, KG
AF Tan, Jingweijia
   Yan, Kaige
TI Efficiently Managing the Impact of Hardware Variability on CPUs'
   Streaming Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE GPU; hardware variability; process variation; NBTI; streaming processor
AB Graphics Processing Units (GPUs) are widely used in general-purpose high-performance computing fields due to their highly parallel architecture. In recent years, a new era with the nanometer scale integrated circuit manufacture process has come. As a consequence, GPUs' computation capability gets even stronger. However, as process technology scales down, hardware variability, e.g., process variations (PVs) and negative bias temperature instability (NBTI), has a higher impact on the chip quality. The parallelism of GPU desires high consistency of hardware units on chip; otherwise, the worst unit will inevitably become the bottleneck. So the hardware variability becomes a pressing concern to further improve GPUs' performance and lifetime, not only in integrated circuit fabrication, but more in GPU architecture design.
   Streaming Processors (SPs) are the key units in GPUs, which perform most of parallel computing operations. Therefore, in this work, we focus on mitigating the impact of hardware variability in GPU SPs. We first model and analyze SPs' performance variations under hardware variability. Then, we observe that both PV and NBTI have a large impact on SPs' performance. We further observe unbalanced SP utilization, e.g., some SPs are idle when others are active, during program execution. Leveraging this observation, we propose a Hardware Variability-aware SPs' Management policy (HVSM), which dynamically dispatches computation in appropriate SPs to balance the utilizations. In addition, we find that a large portion of compute operations are duplicate. We also propose an Operation Compression (OC) technique to minimize the unnecessary computations to further mitigate the hardware variability effects. Our experimental results show the combined HVSM and OC technique effectively reduces the impact of hardware variability, which can translate to 37% performance improvement or 18.3% lifetime extension for a GPU chip.
C1 [Tan, Jingweijia] Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun 130012, Jilin, Peoples R China.
   [Yan, Kaige] Jilin Univ, Coll Commun Engn, 5372 Nanhu St, Changchun 130012, Jilin, Peoples R China.
C3 Jilin University; Jilin University
RP Tan, JWJ (corresponding author), Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun 130012, Jilin, Peoples R China.
EM jtan@jlu.edu.cn; yankaige@jlu.edu.cn
FU Science and Technology Development Program of Jilin Province
   [20180101046JC]; National Natural Science Foundation of China [61802143]
FX The work is supported by Science and Technology Development Program of
   Jilin Province under Grant 20180101046JC and National Natural Science
   Foundation of China under Grant 61802143.
CR Abdel-Majeed Mohammad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P111, DOI 10.1145/2540708.2540719
   Aguilera P, 2014, DES AUT TEST EUROPE
   [Anonymous], 2013, P INT C HARDWARESOFT
   [Anonymous], INT C SUP ICS
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Blair GM, 1996, IEEE T CIRCUITS-I, V43, P515, DOI 10.1109/81.503269
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Collange S, 2010, LECT NOTES COMPUT SC, V6043, P46
   Dweik W, 2014, I C DEPEND SYS NETWO, P431, DOI 10.1109/DSN.2014.95
   Gilani SZ, 2013, INT S HIGH PERF COMP, P330, DOI 10.1109/HPCA.2013.6522330
   Krimer E, 2012, CONF PROC INT SYMP C, P237, DOI 10.1109/ISCA.2012.6237021
   Lee J, 2011, INT SYM PERFORM ANAL, P237, DOI 10.1109/ISPASS.2011.5762740
   Leng JW, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P294, DOI 10.1145/2830772.2830811
   Leng JW, 2015, INT S HIGH PERF COMP, P161, DOI 10.1109/HPCA.2015.7056030
   NVIDIA, CUDA C Programming Guide
   Rahimi A, 2013, DES AUT TEST EUROPE, P1695
   Sarangi SR, 2008, IEEE T SEMICONDUCT M, V21, P3, DOI 10.1109/TSM.2007.913186
   Seo S, 2012, DES AUT CON, P980
   Tan JWJ, 2018, DES AUT TEST EUROPE, P67, DOI 10.23919/DATE.2018.8341981
   Tan JWJ, 2012, INT CONFER PARA, P191
   Tan JWJ, 2016, IEEE T PARALL DISTR, V27, P3283, DOI 10.1109/TPDS.2016.2531668
   Tan JWJ, 2015, INT PARALL DISTRIB P, P969, DOI 10.1109/IPDPS.2015.57
   Tan JWJ, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2827697
   Thomas R, 2016, INT S HIGH PERF COMP, P151, DOI 10.1109/HPCA.2016.7446061
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Vattikonda R, 2006, DES AUT CON, P1047, DOI 10.1109/DAC.2006.229436
   Xiang P., 2013, Proceedings of the 27th International ACM Conference on International Conference on Supercomputing - ICS '13, P433
   Xu QM, 2014, INT CONFER PARA, P225, DOI 10.1145/2628071.2628105
   Zhongliang Chen, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P225
NR 29
TC 0
Z9 0
U1 2
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 12
DI 10.1145/3287308
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700012
DA 2024-07-18
ER

PT J
AU Hussain, SU
   Koushanfar, F
AF Hussain, Siam Umar
   Koushanfar, Farinaz
TI P3: Privacy Preserving Positioning for Smart Automotive Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Connected cars; secure automotive system; location privacy;
   location-based services; secure function evaluation; garbled circuit
AB This article presents the first privacy-preserving localization method based on provably secure primitives for smart automotive systems. Using this method, a car that is lost due to unavailability of GPS can compute its location with assistance from three nearby cars, while the locations of all the participating cars including the lost car remain private. Technological enhancement of modern vehicles, especially in navigation and communication, necessitates parallel enhancement in security and privacy. Previous approaches to maintaining user location privacy suffered from one or more of the following drawbacks: trade-off between accuracy and privacy, one-sided privacy, and the need of a trusted third party that presents a single point to attack. The localization method presented here is one of the very first location-based services that eliminates all these drawbacks. Two protocols for computing the location is presented here based on two Secure Function Evaluation (SFE) techniques that allow multiple parties to jointly evaluate a function on inputs that are encrypted to maintain privacy. The first one is based on the two-party protocol named Yao's Garbled Circuit (GC). The second one is based on the Beaver-Micali-Rogaway (BMR) protocol that allows inputs from more than two parties. The two secure localization protocols exhibit trade-offs between performance and resilience against collusion. Along with devising the protocols, we design and optimize netlists for the functions required for location computation by leveraging conventional logic synthesis tools with custom libraries optimized for SFE. Proof-of-concept implementation of the protocol shows that the complete operation can be performed within only 355ms. The fast computing time enables localization of even moving cars.
C1 [Hussain, Siam Umar; Koushanfar, Farinaz] Univ Calif San Diego, Dept ECE, 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Hussain, SU (corresponding author), Univ Calif San Diego, Dept ECE, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM siamumar@ucsd.edu; farinaz@ucsd.edu
OI Koushanfar, Farinaz/0000-0003-0798-3794
FU Office of Naval Research grant [ONR-R17460]; National Science Foundation
   [CNS-1059416, CCF-1116858]; Semiconductor Research Corporation grant
   [2013-HJ-2471]; Multidisciplinary Research Program of the University
   Research Initiative grant [FA9550-14-1-0351]
FX This work is supported in parts by an Office of Naval Research grant
   (ONR-R17460), National Science Foundation grants (CNS-1059416 and
   CCF-1116858), Semiconductor Research Corporation grant (2013-HJ-2471)
   and Multidisciplinary Research Program of the University Research
   Initiative grant (FA9550-14-1-0351).
CR [Anonymous], 1609 IEEE
   [Anonymous], SEM BMR
   [Anonymous], P NETW DISTR SEC S N
   [Anonymous], P INT C INF SCI CONT
   [Anonymous], AUTOMOTIVE SECURITY
   [Anonymous], HCRYPT SFE PROJECT
   [Anonymous], AT PROC E3845
   [Anonymous], TINYGARBLE
   [Anonymous], IEEE COMMUNICATIONS
   [Anonymous], LIBSC
   [Anonymous], DES COMP
   Atallah MJ, 2001, LECT NOTES COMPUT SC, V2125, P165
   Bahl P., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P775, DOI 10.1109/INFCOM.2000.832252
   BEAVER D, 1990, PROCEEDINGS OF THE TWENTY SECOND ANNUAL ACM SYMPOSIUM ON THEORY OF COMPUTING, P503, DOI 10.1145/100216.100287
   Bellare M, 2013, P IEEE S SECUR PRIV, P478, DOI 10.1109/SP.2013.39
   Ben-Efraim A., 2016, Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, CCS'16, pages, P578
   Bensky A, 2016, ARTECH HSE GNSS TECH, P1
   Blumenthal J., 2007, P IEEE INT S INTELLI, P1
   Cheng R, 2006, LECT NOTES COMPUT SC, V4258, P393
   Girod L, 2002, PR IEEE COMP DESIGN, P214, DOI 10.1109/ICCD.2002.1106773
   Gruteser M, 2003, PROCEEDINGS OF MOBISYS 2003, P31, DOI 10.1145/1066116.1189037
   Harter A, 2002, WIREL NETW, V8, P187, DOI 10.1023/A:1013767926256
   Huang Y., 2010, IEEE GLOBECOM, P1, DOI DOI 10.1109/GLOCOM.2010.5683308
   Hubaux JP, 2004, IEEE SECUR PRIV, V2, P49, DOI 10.1109/MSP.2004.26
   Hussain S.U., 2016, Proceedings of the 53rd Annual Design Automation Conference, P26
   Jungang Zheng, 2010, Proceedings of the 2010 International Conference on Electrical and Control Engineering (ICECE 2010), P2836, DOI 10.1109/iCECE.2010.693
   Kalnis P, 2007, IEEE T KNOWL DATA EN, V19, P1719, DOI 10.1109/TKDE.2007.190662
   Khoshgozaran A, 2007, LECT NOTES COMPUT SC, V4605, P239
   Kolesnikov V, 2008, LECT NOTES COMPUT SC, V5126, P486, DOI 10.1007/978-3-540-70583-3_40
   Kreuter Benjamin., 2013, Proceedings of the 22th USENIX Security Symposium, Washington, DC, USA, August 14-16, 2013, P321
   Kulakowski P, 2010, COMPUT ELECTR ENG, V36, P1181, DOI 10.1016/j.compeleceng.2010.03.007
   Naor M, 2005, J CRYPTOL, V18, P1, DOI 10.1007/s00145-004-0102-6
   Naor Moni, 1999, P 1 ACM C EL COMM DE, P129
   Ranganathan Aanjhan, 2012, Computer Security - ESORICS 2012. Proceedings 17th European Symposium on Research in Computer Security, P415, DOI 10.1007/978-3-642-33167-1_24
   Rasmussen Kasper Bonne, 2010, USENIX SECURITY S, P389
   Rong Peng, 2006, 2006 3rd Annual IEEE Communications Society Conference on Sensor and Ad Hoc Communications and Networks (IEEE Cat. No. 06EX1523), P374
   Songhori E.M., 2015, ACM/EDAC/IEEE Design Automation Conference, P36
   Songhori EM, 2015, P IEEE S SECUR PRIV, P411, DOI 10.1109/SP.2015.32
   Tan K. L., 2008, P 2008 ACM SIGMOD IN, P121, DOI [DOI 10.1145/1376616.1376631, 10.1145/1376616.1376631, 10.1145/1376616.1376631.]
   Yao A. C., 1986, 27th Annual Symposium on Foundations of Computer Science (Cat. No.86CH2354-9), P162, DOI 10.1109/SFCS.1986.25
   Zahur S, 2015, LECT NOTES COMPUT SC, V9057, P220, DOI 10.1007/978-3-662-46803-6_8
   Zhao JJ, 2013, TELECOMMUN SYST, V53, P25, DOI 10.1007/s11235-013-9673-6
   Zhong G, 2007, LECT NOTES COMPUT SC, V4776, P62
   Zhu M.Y., 2002, SIGKDD EXPLOR NEWSLE, V4, P28, DOI [10.1145/772862.772867, DOI 10.1145/772862.772867]
NR 44
TC 5
Z9 8
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 79
DI 10.1145/3236625
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200013
OA Bronze
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Partially Invariant Patterns for <i>LFSR</i>-Based Generation of
   Close-to-Functional Broadside Tests
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Functional broadside tests; linear-feedback shift-register (LFSR); test
   data compression; test generation; transition faults
ID DETERMINISTIC TEST
AB Close-to-functional scan-based tests are expected to create close-to-functional operation conditions in order to avoid overtesting of delay faults. Existing metrics for the proximity to functional operation conditions are based on the scan-in state. For example, they consider the distance between the scan-in state and a reachable state (a state that the circuit can visit during functional operation). However, the deviation from functional operation conditions can increase during a test beyond the deviation that is measured by the scan-in state. To ensure that the deviation does not increase, this article introduces the concept of a partially invariant pattern. The article describes a procedure for extracting partially invariant patterns from functional broadside tests whose scan-in states are reachable states. Being partially specified, partially invariant patterns are suitable for test data compression. The article studies the use of partially invariant patterns for linear-feedback shift-register (LFSR) based test data compression. Noting that a seed may not exist for a given partially invariant pattern with a given LFSR, the procedure described in this article uses an iterative process that not only matches a seed to a partially invariant pattern, but also adjusts the partially invariant pattern based on the test that the seed produces. The article also addresses the selection of LFSRs for the generation of close-to-functional broadside tests based on partially invariant patterns. Experimental results are presented to demonstrate the feasibility of the procedure.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Acevedo O, 2016, IEEE T COMPUT, V65, P664, DOI 10.1109/TC.2015.2428697
   [Anonymous], 2008, P IEEE INT TEST C
   Barnhart C, 2001, INT TEST CONF P, P748, DOI 10.1109/TEST.2001.966696
   Hellebrand S., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P120, DOI 10.1109/TEST.1992.527812
   KONEMANN B, 1991, ETC 91, P237
   Krishna C. V., 2004, ACM T DES AUTOMAT EL, V9, P4
   Larssen A. T., 2007, P DES AUT TEST EUR C, P1
   Lin YC, 2005, ASIA S PACIF DES AUT, P166
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Nourani M., 2005, ACM T DES AUTOMAT EL, V10, P1
   Polian I., 2006, Proc. Design, P1
   Pomeranz I, 2004, DES AUT CON, P928, DOI 10.1145/996566.996813
   Pomeranz I, 2009, IET COMPUT DIGIT TEC, V3, P1, DOI 10.1049/iet-cdt:20070144
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2017, IEEE T COMPUT AID D, V36, P2139, DOI 10.1109/TCAD.2017.2669862
   Pomeranz I, 2010, DES AUT TEST EUROPE, P1438
   Pomeranz I, 2016, IEEE T COMPUT, V65, P2659, DOI 10.1109/TC.2015.2488621
   Pomeranz I, 2015, DES AUT CON, DOI 10.1145/2744769.2744844
   Pomeranz I, 2015, IEEE T COMPUT, V64, P2415, DOI 10.1109/TC.2014.2360538
   Pomeranz I, 2013, IEEE T COMPUT AID D, V32, P1445, DOI 10.1109/TCAD.2013.2261121
   Pomeranz I, 2013, IEEE T VLSI SYST, V21, P1359, DOI 10.1109/TVLSI.2012.2206835
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Sun XY, 2004, DES AUT CON, P944, DOI 10.1145/996566.996816
   Tenentes V, 2008, DES AUT TEST EUROPE, P431
   Touati A, 2015, DES AUT TEST EUROPE, P1277
   Valka M, 2011, PROC EUR TEST SYMP, P153, DOI 10.1109/ETS.2011.21
   Wolff FG, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P716, DOI 10.1109/DATE.2004.1268945
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Xijiang Lin, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P83, DOI 10.1109/ATS.2012.41
   Zhang Tao., 2013, Proceedings of the Visualization Workshop, P1
   Zhang Z, 2005, INT SYM DEFEC FAU TO, P398, DOI 10.1109/DFTVS.2005.49
   Zhou QM, 2007, DES AUT TEST EUROPE, P39
NR 34
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 53
DI 10.1145/3201405
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZK
UT WOS:000455950300013
DA 2024-07-18
ER

PT J
AU Huang, SM
   Chang, LP
AF Huang, Sheng-Min
   Chang, Li-Pin
TI Providing SLO Compliance on NVMe SSDs Through Parallelism Reservation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Non-Volatile Memory Express; Solid State Disks; Service Level Objective
ID FLASH
AB Non-Volatile Memory Express (NVMe) is a specification for next-generation solid-state disks (SSDs). Benefited from the massive internal parallelism and the high-speed PCIe bus, NVMe SSDs achieve extremely high data transfer rates, and they are an ideal solution of shared storage in virtualization environments. Providing virtual machines with Service Level Objective (SLO) compliance on NVMe SSDs is a challenging task, because garbage collection activities inside of NVMe SSDs globally affect the I/O performance of all virtual machines. In this study, we introduce a novel approach, called parallelism reservation, which is inspired by the rich internal parallelism of NVMe SSDs. The degree of parallelism stands for how many flash chips are concurrently active. Our basic idea is to reserve sufficient degrees of parallelism for read, write, and garbage collection operations, making sure that an NVMe SSD delivers stable read and write throughput and reclaims free space at a constant rate. The stable read and write throughput are proportionally distributed among virtual machines for SLO compliance. Our experimental results show that our parallelism reservation approach delivered satisfiable throughput and highly predictable response to virtual machines.
C1 [Huang, Sheng-Min; Chang, Li-Pin] Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Huang, SM (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM lag0610@gmail.com; lpchang@cs.nctu.edu.tw
FU Ministry of Science and Technology, Taiwan, ROC [MOST
   104-2221-E-009-011-MY3]
FX This work is supported by research grant MOST 104-2221-E-009-011-MY3
   from Ministry of Science and Technology, Taiwan, ROC.
CR Ajay G., 2009, FAST, P85
   [Anonymous], 2010, P 9 USENIX S OP SYST
   Bairavasundaram Lakshmi N., 2011, P USENIX WORKSH HOT
   Bjorling Matias., 2013, Proceedings of the 6th International Systems and Storage Conference, P22
   Bobroff N, 2007, 2007 10TH IFIP/IEEE INTERNATIONAL SYMPOSIUM ON INTEGRATED NETWORK MANAGEMENT (IM 2009), VOLS 1 AND 2, P119, DOI 10.1109/INM.2007.374776
   Chang DW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2755560
   Chang LP, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2820613
   Hahn Sangwook Shane, 2015, P 52 ANN DES AUT C D
   Huang J, 2017, PROCEEDINGS OF FAST '17: 15TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P375
   Jennings B, 2015, J NETW SYST MANAG, V23, P567, DOI 10.1007/s10922-014-9307-7
   Jun B., 2015, Non-Volatile Memory System and Applications Symposium (NVMSA), 2015 IEEE, P1
   Jung M, 2014, CONF PROC INT SYMP C, P289, DOI 10.1109/ISCA.2014.6853216
   Jung M, 2012, CONF PROC INT SYMP C, P404
   Kim C, 2012, IEEE J SOLID-ST CIRC, V47, P981, DOI 10.1109/JSSC.2012.2185341
   Kim J., 2015, P 13 USENIX C FIL ST, P183
   Kim T.Y., 2015, Mass Storage Systems and Technologies (MSST), 2015 31st Sympo- sium on, P1
   Kingston Technology Company, 2016, TECHN BRIEF UND OV P
   Lee J, 2011, INT SYM PERFORM ANAL, P12, DOI 10.1109/ISPASS.2011.5762711
   Lung M, 2014, INT S HIGH PERF COMP, P524
   Luo T, 2013, INT CONFER PARA, P103, DOI 10.1109/PACT.2013.6618808
   Mann ZA, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2797211
   Meng F, 2014, LECT NOTES ELECTR EN, V296, P133, DOI 10.1007/978-3-642-54236-7_15
   Microsoft Research, 2009, SSD EXT DISKSIM SIM
   Myoungsoo Jung, 2012, Middleware 2012. ACM/IFIP/USENIX 13th International Middleware Conference. Proceedings, P164, DOI 10.1007/978-3-642-35170-9_9
   Nam EH, 2011, IEEE T COMPUT, V60, P653, DOI 10.1109/TC.2010.209
   Oshita Jyunichi, 2014, TOSHIBA SSDS WILL BE
   Ouyang J, 2014, ACM SIGPLAN NOTICES, V49, P471, DOI 10.1145/2541940.2541959
   PCI-SIG, 2010, PCI EXPR 3 0
   Samsung Electronics Company, 2009, K9GBG08U0A 32GB A DI
   Sehgal Priya, 2012, P 2012 IEEE 28 S MAS, P1
   Shin W, 2015, INT CONF BIG DATA, P111, DOI 10.1109/35021BIGCOMP.2015.7072819
   Skourtis Dimitris, 2014, 2014 USENIX ANN TECH, P463
   Song X, 2014, IEEE COMPUT ARCHIT L, V13, P61, DOI 10.1109/L-CA.2013.22
   Thereska E, 2013, SOSP'13: PROCEEDINGS OF THE TWENTY-FOURTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P182, DOI 10.1145/2517349.2522723
   Toshiba OCZ., 2016, RD400 400A PCIE NVME
   Xu Qiumin, 2015, P 8 ACM INT SYSTEMS, P6
   Zhang J., 2014, PROC HOTSTORAGE, P1
   Zhang L., 1990, COMPUT COMMUN REV, V20, P19
   Zhang Q, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P14, DOI 10.1109/RTAS.2015.7108392
   Zhu Timothy., 2014, P ACM S CLOUD COMPUT, P1
NR 40
TC 12
Z9 14
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 28
DI 10.1145/3174867
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200002
DA 2024-07-18
ER

PT J
AU Noltsis, M
   Rodopoulos, D
   Zompakis, N
   Catthoor, F
   Soudris, D
AF Noltsis, Michail
   Rodopoulos, Dimitrios
   Zompakis, Nikolaos
   Catthoor, Francky
   Soudris, Dimitrios
TI Runtime Slack Creation for Processor Performance Variability using
   System Scenarios
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dependable performance; dynamic voltage and frequency scaling (DVFS);
   proportional integral differential (PID) control; reliability;
   availability and serviceability (RAS)
ID DESIGN
AB Modern microprocessors contain a variety of mechanisms used to mitigate errors in the logic and memory, referred to as Reliability, Availability, and Serviceability (RAS) techniques. Many of these techniques, such as component disabling, come at a performance cost. With the aggressive downscaling of device dimensions, it is reasonable to expect that chip-wide error rates will intensify in the future and perhaps vary throughout system lifetime. As a result, it is important to reclaim the temporal RAS overheads in a systematic way and enable dependable performance. The current article presents a closed-loop control scheme that actuates processor's frequency based on detected timing interference to ensure performance dependability. The concepts of slack and deadline vulnerability factor are introduced to support the formulation of a discrete time control problem. Default application timing is derived using the system scenario methodology, the applicability of which is demonstrated through simulations. Additionally, the proposed concept is demonstrated on a real platform and application: a Proportional-Integral-Differential controller, implemented within the application, actuates the Dynamic Voltage and Frequency Scaling (DVFS) framework of the Linux kernel to effectively reclaim temporal overheads injected at runtime. The current article discusses the responsiveness and energy efficiency of the proposed performance dependability scheme. Finally, additional formulation is introduced to predict the upper bound of timing interference that can be absorbed by actuating the DVFS of any processor and is also validated on a representative reduction to practice.
C1 [Noltsis, Michail; Zompakis, Nikolaos; Soudris, Dimitrios] Natl Tech Univ Athens, Athens, Greece.
   [Noltsis, Michail; Catthoor, Francky] Katholieke Univ Leuven, Leuven, Belgium.
   [Rodopoulos, Dimitrios; Catthoor, Francky] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Noltsis, Michail; Zompakis, Nikolaos; Soudris, Dimitrios] MicroLab ECE NTUA, 9 Heroon Polytech Str, Athens 15780, Greece.
C3 National Technical University of Athens; KU Leuven; IMEC
RP Noltsis, M (corresponding author), Natl Tech Univ Athens, Athens, Greece.; Noltsis, M (corresponding author), Katholieke Univ Leuven, Leuven, Belgium.; Noltsis, M (corresponding author), MicroLab ECE NTUA, 9 Heroon Polytech Str, Athens 15780, Greece.
EM mnoltsis@microlab.ntua.gr; Dimitrios.Rodopoulos@imec.be;
   nzompaki@microlab.ntua.gr; francky.catthoor@imec.be;
   dsoudris@microlab.ntua.gr
RI Soudris, Dimitrios/O-8843-2019; Soudris, Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; 
FU EC [FP7-612069-HARPA]
FX This work is partially supported by the FP7-612069-HARPA project of the
   EC. Spectrum sensing application is provided by Thales Communications &
   Security, France. The target platform is provided under a Material
   Transfer Agreement between ICCS, Greece and Intel Corporation.
CR ABBOTT WR, 1977, IEEE T RELIAB, V26, P69, DOI 10.1109/TR.1977.5215080
   Abdelzaher TF, 2003, IEEE CONTR SYST MAG, V23, P74, DOI 10.1109/MCS.2003.1200252
   [Anonymous], SYSTEMATIC METHODOLO
   [Anonymous], 2006, PAUL DIEFENBAUGH DOM
   Arden W., 2010, International Technology Roadmap for Semiconductors
   AVIZIENIS A, 1986, P IEEE, V74, P629, DOI 10.1109/PROC.1986.13527
   Burns A., 2015, Mixed criticality systems: A review
   Carlson Trevor E., 2014, ACM T ARCH CODE OPTI, V23
   Catthoor F., 2013, U. S. Patent App, Patent No. [13/467,758, 13467758]
   Dehmelt Frank, 2014, SNLVA646 TEX INSTR
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Eyerman S, 2007, IEEE MICRO, V27, P84, DOI 10.1109/MM.2007.3
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Hardy D, 2016, DES AUT TEST EUROPE, P91
   Hardy D, 2012, INT SYMP MICROARCH, P48, DOI 10.1109/MICRO.2012.14
   Hoffmann H., 2010, P INT C AUT COMP ICA, P79
   Huang P., 2014, P DESIGN AUTOMATION, P1, DOI DOI 10.1145/2593069.2593169
   Hwang SH, 1998, THIRD IEEE INTERNATIONAL HIGH-ASSURANCE SYSTEMS ENGINEERING SYMPOSIUM, PROCEEDINGS, P240, DOI 10.1109/HASE.1998.731620
   Karakonstantis G, 2011, DES AUT CON, P290
   Klokkaris Georgios, 2014, THESIS
   Kokolis A, 2016, DES AUT TEST EUROPE, P594
   LI CCJ, 1995, IEEE T COMPUT, V44, P35, DOI 10.1109/12.368011
   Lu C., 1999, P IEEE 20 REAL TIM S
   Mason M. E., 2012, 2012 IEEE Symposium on VLSI Technology, P145, DOI 10.1109/VLSIT.2012.6242503
   Mcnairy C., 2013, WO Patent App, Patent No. [PCT/US2011/066,658, 2011066658]
   Menon Nishanth, 2010, FREE ELECT EMBEDDED
   Munaga S., 2014, U. S. Patent, Patent No. [8,856,791, 8856791]
   Park SY, 2013, J ULTRAS MED, V32, P2013, DOI 10.7863/ultra.32.11.2013
   Paterna F, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362338
   Pop P., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P233
   Rodopoulos D, 2015, IEEE COMPUT ARCHIT L, V14, P156, DOI 10.1109/LCA.2014.2385713
   Rodopoulos D, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2678276
   Rodopoulos D, 2015, IEEE T VLSI SYST, V23, P507, DOI 10.1109/TVLSI.2014.2309663
   Rodopoulos Dimitrios, 2016, THESIS
   Seyfried Stefan, 2010, P LIN K
   SOHI GS, 1989, IEEE T COMPUT, V38, P484, DOI 10.1109/12.21141
   Stankovic JA, 1999, PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P11, DOI 10.1109/EMRTS.1999.777445
   Tschanz J., 2010, 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), P282
   Varma A., 2003, CASES 03, P255
   Wang XR, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P233, DOI 10.1109/RTAS.2009.12
   Wang Z., 2013, CloudSat Project: Level 2 Combined Radar and Lidar Cloud Scenario Classification Product Process Description and Interface Control Document, P1
   Wilcox R, 1998, ASMC PROC, P308, DOI 10.1109/ASMC.1998.731579
   Wu B, 2012, IEEE INT CONF VLSI, P231, DOI 10.1109/VLSI-SoC.2012.6379035
   Wu Q, 2004, ACM SIGPLAN NOTICES, V39, P248, DOI 10.1145/1037187.1024423
   Yang XJ, 2012, IEEE T COMPUT, V61, P767, DOI 10.1109/TC.2011.106
   Yi J, 2016, ASIA S PACIF DES AUT, P318, DOI 10.1109/ASPDAC.2016.7428031
   Yun J., 2015, P 52 ANN DESIGN AUTO, P1
   Zhu Yifan, 2004, P IEEE 10 REAL TIM E
   Zompakis N, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P209, DOI 10.1145/3060403.3060449
   Zompakis N, 2013, INT J WIREL INF NETW, V20, P140, DOI 10.1007/s10776-012-0197-x
NR 50
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 24
DI 10.1145/3152158
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900012
DA 2024-07-18
ER

PT J
AU Das, S
   Lee, D
   Choi, W
   Doppa, JR
   Pande, PP
   Chakrabarty, K
AF Das, Sourav
   Lee, Dongjin
   Choi, Wonje
   Doppa, Janardhan Rao
   Pande, Partha Pratim
   Chakrabarty, Krishnendu
TI VFI-Based Power Management to Enhance the Lifetime of High-Performance
   3D NoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Small-world networks; 3D NoC; manycore chips; TSV reliability; VFI power
   management; adaptive routing
ID AWARE ENERGY OPTIMIZATION; NETWORKS-ON-CHIP; WIRELESS NOC; DESIGN;
   SYSTEM; YIELD; ICS
AB The emergence of 3D network-on-chip (NoC) has revolutionized the design of high-performance and energy-efficient manycore chips. However, the anticipated performance gain can be compromised due to the degradation and failure of vertical links (VLs). The Through-Silicon-Via (TSV)-enabled VLs may fail due to workload-induced stress; the failure of a VL can affect the neighboring VLs, thereby causing a cascade of failures and reducing the lifetime of the chip. To enhance the reliability of 3D NoC-enabled manycore chips, we propose to incorporate a voltage-frequency island (VFI)-based power management strategy that helps to reduce the energy consumption and hence, the workload-induced stress of the highly utilized VLs. The adopted power-management strategy relies on control decisions about the voltage/frequency (V/F) levels on VLs. We demonstrate that compared to the well-known spare TSV allocation and adaptive routing strategies, power management is more effective in enhancing the reliability of a 3D NoC. VFI-based power management improves the reliability of the 3D NoC by one order of magnitude compared to both adaptive routing and spare allocation while running popular SPLASH-2 and PARSEC benchmarks. The principal benefit of power management is that it is capable of reducing the operating temperature of the system, which in turn enhances the Mean-Time-To-Failure (MTTF) of the VLs and reliability of the overall 3D NoC.
C1 [Das, Sourav; Lee, Dongjin; Choi, Wonje; Doppa, Janardhan Rao; Pande, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC USA.
C3 Washington State University; Duke University
RP Das, S (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, Pullman, WA 99164 USA.
EM sdas@eecs.wsu.edu; dlee2@eecs.wsu.edu; wchoi1@eecs.wsu.edu;
   jana@eecs.wsu.edu; partha@eecs.wsu.edu; krish@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU US National Science Foundation (NSF) [CNS 1564014, CCF-0845504,
   CNS-1059289, CCF-1162202]; Army Research Office grant [W911NF-12-1-0373]
FX This work was supported in part by the US National Science Foundation
   (NSF) grants CNS 1564014, CCF-0845504, CNS-1059289, and CCF-1162202, and
   Army Research Office grant W911NF-12-1-0373.
CR [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], P IEEE COMP SOC ANN
   [Anonymous], P 25 ED GREAT LAK S
   [Anonymous], P 2016 DES AUT TEST
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], INT 3D SYST INT C 3D
   [Anonymous], P 33 IEEE INT C COMP
   [Anonymous], IEEE T VERY LARGE SY
   [Anonymous], P IEEE 32 VLSI TEST
   [Anonymous], I7 PROC SPEC
   [Anonymous], ARXIVCONDMAT0501420
   [Anonymous], P IEEE INT REL PHYS
   [Anonymous], IEEE T COMPUT AIDED
   Beer Salomon, 2010, Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems - ASYNC 2010, P94, DOI 10.1109/ASYNC.2010.22
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Black B, 2006, INT SYMP MICROARCH, P469
   BLECH IA, 1976, J APPL PHYS, V47, P1203, DOI 10.1063/1.322842
   Bogdan P., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P35, DOI 10.1109/NOCS.2012.32
   Cassidy C, 2012, IEEE T DEVICE MAT RE, V12, P285, DOI 10.1109/TDMR.2012.2189212
   Chakrabarty K, 2012, IEEE INT REL PHYS S
   Chen Z, 2015, DES AUT TEST EUROPE, P1521
   Chih-Hao Chao, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P223, DOI 10.1109/NOCS.2010.32
   Chou CW, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P104, DOI 10.1109/VDAT.2010.5496702
   Das S, 2016, DES AUT TEST EUROPE, P1429
   Das S, 2015, ICCAD-IEEE ACM INT, P705, DOI 10.1109/ICCAD.2015.7372639
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   de Orio RL, 2010, MICROELECTRON RELIAB, V50, P775, DOI 10.1016/j.microrel.2010.01.007
   Deutsch S, 2013, DES AUT TEST EUROPE, P1065
   Doyen L, 2008, J APPL PHYS, V104, DOI 10.1063/1.3043798
   Ebrahimi M, 2014, IEEE T COMPUT, V63, P718, DOI 10.1109/TC.2012.255
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Ferri C, 2007, IEEE IC CAD, P220, DOI 10.1109/ICCAD.2007.4397269
   Ghosh P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P80, DOI 10.1109/NOCS.2009.5071448
   Hsieh AC, 2012, IEEE T VLSI SYST, V20, P711, DOI 10.1109/TVLSI.2011.2107924
   Hsu MK, 2011, DES AUT CON, P664
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Huang Y. J., 2011, P INT S VLSI DESIGN, P1
   Jacob P, 2005, IEEE DES TEST COMPUT, V22, P540, DOI 10.1109/MDT.2005.151
   Jang W, 2011, IEEE J EM SEL TOP C, V1, P420, DOI 10.1109/JETCAS.2011.2165756
   Jia Zhang, 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P260, DOI 10.1109/VLSISoC.2011.6081648
   Jiang L, 2013, NEURAL PLAST, V2013, DOI 10.1155/2013/924192
   Jin S, 2014, INT CONF MEAS, P782, DOI 10.1109/ICMTMA.2014.193
   Kahmani AM, 2012, INT SOC DESIGN CONF, P281, DOI 10.1109/ISOCC.2012.6407095
   Kang U, 2010, IEEE J SOLID-ST CIRC, V45, P111, DOI 10.1109/JSSC.2009.2034408
   Kim RG, 2016, IEEE T VLSI SYST, V24, P2488, DOI 10.1109/TVLSI.2015.2512611
   Kim RG, 2016, IEEE T COMPUT, V65, P1323, DOI 10.1109/TC.2015.2441721
   Knickerbocker JU, 2008, IBM J RES DEV, V52, P553, DOI 10.1147/JRD.2008.5388564
   Kwon S, 2011, INT SYM QUAL ELECT, P182
   Li Jiang, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342423
   Liu CC, 2005, IEEE DES TEST COMPUT, V22, P556, DOI 10.1109/MDT.2005.134
   Loi I, 2011, IEEE T COMPUT AID D, V30, P124, DOI 10.1109/TCAD.2010.2065990
   Lysne O, 2006, IEEE T PARALL DISTR, V17, P51, DOI 10.1109/TPDS.2006.12
   Marculescu Diana., 2006, ICCAD 06, P541
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Marinissen Erik Jan, 2009, Proceedings of the 2009 IEEE International Test Conference (ITC 2009), DOI 10.1109/TEST.2009.5355674
   Matsutani Hiroki, 2008, 2008 9th International Symposium on Parallel Architectures, Algorithms and Networks (ISPAN '08), P281, DOI 10.1109/I-SPAN.2008.39
   Matsutani H, 2013, ASIA S PACIF DES AUT, P23, DOI 10.1109/ASPDAC.2013.6509553
   Ogras UY, 2007, DES AUT CON, P110, DOI 10.1109/DAC.2007.375135
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   Pant S, 2005, IEEE IC CAD, P365, DOI 10.1109/ICCAD.2005.1560095
   Pathak M, 2011, ICCAD-IEEE ACM INT, P555, DOI 10.1109/ICCAD.2011.6105385
   Pavlidis V.F., 2010, Three-dimensional integrated circuit design
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Ramakrishna M, 2016, IEEE T PARALL DISTR, V27, P2022, DOI 10.1109/TPDS.2015.2477840
   Rusu S, 2015, IEEE J SOLID-ST CIRC, V50, P35, DOI 10.1109/JSSC.2014.2368933
   Serafy C, 2013, INT SYM DEFEC FAU TO, P224, DOI 10.1109/DFT.2013.6653610
   Teuscher C, 2007, CHAOS, V17, DOI 10.1063/1.2740566
   Topol AW, 2006, IBM J RES DEV, V50, P491, DOI 10.1147/rd.504.0491
   Van der Plas G, 2011, IEEE J SOLID-ST CIRC, V46, P293, DOI 10.1109/JSSC.2010.2074070
   Wettin P, 2014, IEEE T COMPUT AID D, V33, P1732, DOI 10.1109/TCAD.2014.2351577
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu Q, 2012, ASIA S PACIF DES AUT, P731, DOI 10.1109/ASPDAC.2012.6165052
   Zhao Y, 2011, ASIAN TEST SYMPOSIUM, P201, DOI 10.1109/ATS.2011.37
NR 76
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 7
DI 10.1145/3092843
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900007
DA 2024-07-18
ER

PT J
AU Li, XQ
   Zhu, WX
AF Li, Xingquan
   Zhu, Wenxing
TI Two-Stage Layout Decomposition for Hybrid E-Beam and Triple Patterning
   Lithography
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Triple patterning lithography; e-beam lithography; variable shaped beam;
   stitch
ID CO-OPTIMIZATION; CHARACTER
AB Hybrid e-beam lithography (EBL) and triple patterning lithography (TPL) are advanced technologies for the manufacture of integrated circuits. We propose a technology that combines the advantages of EBL and TPL, which is more promising for the pattern product industry. Layout decomposition is a crucial step in this technology. In this article, we propose a two-stage decomposition flow for the hybrid e-beam and triple patterning lithography of the general layout decomposition (HETLD) problem. At the first stage, we formulate two optimization problems: the e-beam and stitch-aware TPL mask assignment (ESTMA) problem and the extended minimum weight dominating set for R-4 mask assignment (MDSR(4)MA) problem. Binary linear program formulations of the two problems are solved by the cutting plane approach. At the second stage, solutions of the first stage problems are legalized to feasible solutions of the HETLD problem by stitch insertion and e-beam shot. To speed up decomposition, we reduce the problem size by removing some vertices and some minor conflict edges before decomposition. Experimental results show the effectiveness of our decomposition methods based on ESTMA and MDSR(4)MA.
C1 [Li, Xingquan; Zhu, Wenxing] Fuzhou Univ, Ctr Discrete Math & Theoret Comp Sci, Fuzhou 350108, Fujian, Peoples R China.
C3 Fuzhou University
RP Li, XQ (corresponding author), Fuzhou Univ, Ctr Discrete Math & Theoret Comp Sci, Fuzhou 350108, Fujian, Peoples R China.
EM n130320024@fzu.edu.cn; wxzhu@fzu.edu.cn
RI Zhu, Wen/KIA-0726-2024
OI Li, Xingquan/0000-0002-7145-9391
FU National Natural Science Foundation of China [61672005, 11331003]
FX This work is supported by the National Natural Science Foundation of
   China under Grants 61672005 and 11331003.
CR [Anonymous], LITHOGRAPHY 2009 OVE
   Chang Y.-W., 2015, P 52 ANN DES AUT C D, P198
   Chase JG, 2001, J INTEL MAT SYST STR, V12, P807, DOI 10.1106/51F1-RJN9-X4L6-YXH1
   Chien HA, 2015, IEEE T COMPUT AID D, V34, P778, DOI 10.1109/TCAD.2015.2408253
   Ding YM, 2014, DISCRETE DYN NAT SOC, V2014, DOI 10.1155/2014/282085
   Du YL, 2012, ASIA S PACIF DES AUT, P707, DOI 10.1109/ASPDAC.2012.6165047
   Fang SY, 2014, IEEE T COMPUT AID D, V33, P397, DOI 10.1109/TCAD.2013.2288678
   Fujimura A., 2010, P SOC PHOTO-OPT INS, V7823, P137
   Gao JR, 2014, ASIA S PACIF DES AUT, P143, DOI 10.1109/ASPDAC.2014.6742880
   Garey M. R., 1976, Theoretical Computer Science, V1, P237, DOI 10.1016/0304-3975(76)90059-1
   Gurobi Optimization, 2014, GUR OPT FEF MAN
   Inanami R, 2003, PROC SPIE, V5037, P1043, DOI 10.1117/12.483702
   Kuang Jian., 2013, DAC 13, P69, DOI DOI 10.1145/2463209.2488818
   Li XQ, 2017, IEEE T COMPUT, V66, P285, DOI 10.1109/TC.2016.2582154
   Mak WK, 2014, IEEE T COMPUT AID D, V33, P741, DOI 10.1109/TCAD.2013.2296496
   Maruyama Takashi, 2012, P SOC PHOTO-OPT INS, V8323, P8323
   Steen S., 2005, P SPIE 5751, P26
   Tian HT, 2014, ICCAD-IEEE ACM INT, P116, DOI 10.1109/ICCAD.2014.7001341
   Tian HT, 2014, PROC SPIE, V9052, DOI 10.1117/12.2046499
   Wilson Linda, 2013, P SEM IND ASS 2013
   Yang YF, 2016, IEEE T COMPUT AID D, V35, P1532, DOI 10.1109/TCAD.2015.2512903
   YU B, 2015, IEEE T COMPUT AID D, V34, P3
   Yu B, 2015, IEEE T COMPUT AID D, V34, P726, DOI 10.1109/TCAD.2015.2401571
   Yu Bei, 2013, P 50 ANN DES AUT C A, P70
   Yuan K, 2012, IEEE T COMPUT AID D, V31, P167, DOI 10.1109/TCAD.2011.2179041
NR 25
TC 4
Z9 4
U1 7
U2 17
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 6
DI 10.1145/3084683
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900006
DA 2024-07-18
ER

PT J
AU Tang, L
   Barrett, RF
   Cook, J
   Hu, XS
AF Tang, Li
   Barrett, Richard F.
   Cook, Jeanine
   Hu, X. Sharon
TI PeaPaw: Performance and Energy-Aware Partitioning of Workload on
   Heterogeneous Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Heterogeneous platforms; workload partitioning; performance modeling;
   energy modeling
ID ROOFLINE MODEL; MULTICORE
AB Performance and energy are two major concerns for application development on heterogeneous platforms. It is challenging for application developers to fully exploit the performance/energy potential of heterogeneous platforms. One reason is the lack of reliable prediction of the system's performance/energy before application implementation. Another reason is that a heterogeneous platform presents a large design space for workload partitioning between different processors. To reduce such development cost, this article proposes a framework, PeaPaw, to assist application developers to identify a workload partition (WP) that has high potential leading to high performance or energy efficiency before actual implementation. The PeaPaw framework includes both analytical performance/energy models and two sets of workload partitioning guidelines. Based on the design goal, application developers can obtain a workload partitioning guideline from PeaPaw for a given platform and follow it to design one or multiple WPs for a given workload. Then PeaPaw can be used to estimate the performance/energy of the designed WPs, and the WP with the best estimated performance/energy can be selected for actual implementation. To demonstrate the effectiveness of PeaPaw, we have conducted three case studies. Results from these case studies show that PeaPaw can faithfully estimate the performance/energy relationships of WPs and provide effective workload partitioning guidelines.
C1 [Tang, Li; Hu, X. Sharon] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
   [Barrett, Richard F.] Sandia Natl Labs, Informat Syst Anal Ctr, Albuquerque, NM 87185 USA.
   [Cook, Jeanine] Sandia Natl Labs, Ctr Res Comp, Albuquerque, NM 87185 USA.
C3 University of Notre Dame; United States Department of Energy (DOE);
   Sandia National Laboratories; United States Department of Energy (DOE);
   Sandia National Laboratories
RP Tang, L (corresponding author), Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
EM ltang@nd.edu; rfbarre@sandia.gov; jeacook@sandia.gov; shu@nd.edu
RI Tang, Li/AAU-6216-2021; Hu, Xiaobo/B-9367-2018
OI Tang, Li/0000-0002-7636-0876; Hu, Xiaobo/0000-0002-6636-9738
CR Angiolini F, 2006, DES AUT TEST EUROPE, P1145
   Barrett R. F., 2014, J PARALLEL DISTRIB C, V75
   Brodtkorb AR, 2010, SCI PROGRAMMING-NETH, V18, P1, DOI 10.3233/SPR-2009-0296
   CALLAHAN D, 1988, J PARALLEL DISTR COM, V5, P334, DOI 10.1016/0743-7315(88)90002-0
   Chen D., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P5, DOI 10.1109/FPL.2012.6339171
   Choi JW, 2013, INT PARALL DISTRIB P, P661, DOI 10.1109/IPDPS.2013.77
   Chung E. S., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P225, DOI 10.1109/MICRO.2010.36
   Cong Jason., 2012, Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED '12, P345
   Crozier Paul Stewart., 2009, Improving performance via mini-applications
   Daga M, 2012, 2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC), P240, DOI 10.1109/SC.Companion.2012.40
   Danalis A., 2010, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, P63, DOI [10.1145/1735688.1735702, DOI 10.1145/1735688.1735702]
   Ge Rong, 2014, P 11 ACM C COMP FRON, V24
   Goraczko M, 2008, DES AUT CON, P191
   Grasso I, 2013, ACM SIGPLAN NOTICES, V48, P281, DOI 10.1145/2517327.2442545
   Gregg C., 2011, WORKSH APPL MULT MAN
   Grewe D, 2011, LECT NOTES COMPUT SC, V6601, P286, DOI 10.1007/978-3-642-19861-8_16
   Hsu C.-H., 2005, P 19 IEEE INT PAR DI
   Huang S, 2009, CCGRID: 2009 9TH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P68, DOI 10.1109/CCGRID.2009.88
   Ilic A, 2014, IEEE COMPUT ARCHIT L, V13, P21, DOI 10.1109/L-CA.2013.6
   Kai Ma, 2012, 2012 41st International Conference on Parallel Processing (ICPP 2012), P48, DOI 10.1109/ICPP.2012.31
   Koufaty D, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P125
   McCalpin JD., 1995, IEEE COMPUTER SOC TE, P19
   Nugteren C, 2012, ACM SIGPLAN NOTICES, V47, P291, DOI 10.1145/2370036.2145859
   Paterna F, 2012, IEEE T COMPUT, V61, P939, DOI 10.1109/TC.2011.127
   Qiang Liu, 2012, Reconfigurable Computing: Architectures, Tools and Applications. Proceedings of the 8th International Symposium, ARC 2012, P64, DOI 10.1007/978-3-642-28365-9_6
   Rofouei M., 2008, P WORKSH POW AW COMP
   Sodsong Wasuwee, 2014, PMAM, V80
   Tang L, 2013, IEEE INT CONF ASAP, P321
   Tichy W. F., 1982, Sixth International Conference on Software Engineering, P58
   Williams S, 2009, COMMUN ACM, V52, P65, DOI 10.1145/1498765.1498785
   Zhong ZM, 2012, IEEE INT C CL COMP, P191, DOI 10.1109/CLUSTER.2012.34
NR 31
TC 2
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 41
DI 10.1145/2999540
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200002
OA Bronze
DA 2024-07-18
ER

PT J
AU Lee, J
   Heo, I
   Lee, Y
   Paek, Y
AF Lee, Jinyong
   Heo, Ingoo
   Lee, Yongje
   Paek, Yunheung
TI Efficient Security Monitoring with the Core Debug Interface in an
   Embedded Processor
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Core debug interface (CDI); security monitoring; dynamic information
   flow tracking (DIFT); code reuse attack detection
ID HARDWARE ACCELERATION; PROTECTION
AB For decades, various concepts in security monitoring have been proposed. In principle, they all in common in regard to the monitoring of the execution behavior of a program (e.g., control-flow or dataflow) running on the machine to find symptoms of attacks. Among the proposed monitoring schemes, software-based ones are known for their adaptability on the commercial products, but there have been concerns that they may suffer from nonnegligible runtime overhead. On the other hand, hardware-based solutions are recognized for their high performance. However, most of them have an inherent problem in that they usually mandate drastic changes to the internal processor architecture. More recent ones have strived to minimize such modifications by employing external hardware security monitors in the system. However, these approaches intrinsically suffer from the overhead caused by communication between the host and the external monitor. Our solution also relies on external hardware for security monitoring, but unlike the others, ours tackles the communication overhead by using the core debug interface (CDI), which is readily available in most commercial processors for debugging. We build our system simply by plugging our monitoring hardware into the processor via CDI, precluding the need for altering the processor internals. To validate the effectiveness of our approach, we implement two well-known monitoring techniques on our proposed framework: dynamic information flow tracking and branch regulation. The experimental results on our FPGA prototype show that our external hardware monitors efficiently perform monitoring tasks with negligible performance overhead, mainly with thanks to the support of CDI, which helps us reduce communication costs substantially.
C1 [Lee, Jinyong; Heo, Ingoo; Lee, Yongje; Paek, Yunheung] Seoul Natl Univ, Dept Elect & Comp Engn, 1 Gwanak Ro, Seoul, South Korea.
   [Lee, Jinyong; Heo, Ingoo; Lee, Yongje; Paek, Yunheung] Seoul Natl Univ, ISRC, 1 Gwanak Ro, Seoul, South Korea.
   [Lee, Yongje] Samsung Elect Co Ltd, Suwon, South Korea.
C3 Seoul National University (SNU); Seoul National University (SNU);
   Samsung Electronics; Samsung
RP Paek, Y (corresponding author), Seoul Natl Univ, Dept Elect & Comp Engn, 1 Gwanak Ro, Seoul, South Korea.; Paek, Y (corresponding author), Seoul Natl Univ, ISRC, 1 Gwanak Ro, Seoul, South Korea.
EM jylee@sor.snu.ac.kr; igheo@sor.snu.ac.kr; yjlee@sor.snu.ac.kr;
   ypaek@sor.snu.ac.kr
FU Institute for Information and Communications Technology Promotion (IITP)
   - Korean government (Ministry of Science, ICT, and Future Planning
   (MSIP) [R0190-15-2010]; National Research Foundation of Korea (NRF) -
   Korean government (MSIP) [2014R1A2A1A10051792]; MSIP, Korea under the
   Information Technology Research Center (ITRC) [IITP-2016-R0992-16-1006]
FX This work was partly supported by an Institute for Information and
   Communications Technology Promotion (IITP) grant funded by the Korean
   government (Ministry of Science, ICT, and Future Planning (MSIP)
   (R0190-15-2010, Development on the SW/HW Modules of Processor Monitor
   for System Intrusion Detection), a National Research Foundation of Korea
   (NRF) grant funded by the Korean government (MSIP)
   (2014R1A2A1A10051792), and the MSIP, Korea, under the Information
   Technology Research Center (ITRC) support program
   (IITP-2016-R0992-16-1006) supervised by the IITP.
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   [Anonymous], THESIS
   [Anonymous], **NON-TRADITIONAL**
   [Anonymous], 2005, NDSS
   [Anonymous], 2012, P 2012 INT C DEPENDA, DOI DOI 10.1109/DSN.2012.6263958
   ARM, 1999, Technical report
   ARM Limited, 2011, EMB TRAC MACR ARCH S
   ARM Ltd, 2013, 0029D ARM IHI
   Bellardo J, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 12TH USENIX SECURITY SYMPOSIUM, P15
   Buchanan E, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P27
   Carlini N, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P161
   Checkoway S, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P559, DOI 10.1145/1866307.1866370
   Chen P, 2009, LECT NOTES COMPUT SC, V5905, P163, DOI 10.1007/978-3-642-10772-6_13
   Chen S, 2008, CONF PROC INT SYMP C, P377, DOI 10.1109/ISCA.2008.20
   Cheng Q., 2006, IEEE 11 S COMPUTCOMM, P749
   Clause James., 2007, P IEEEACM INT C AUTO, P284
   Crane S., 2015, P IEEE S SEC PRIV SP
   Dalton M, 2007, CONF PROC INT SYMP C, P482, DOI 10.1145/1273440.1250722
   Davi L., 2012, P 19 ANN NETW DISTR
   Davi Lucas., 2011, P 6 ACM S INFORM COM, P40, DOI DOI 10.1145/1966913.1966920
   Deng D. Y., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P137, DOI 10.1109/MICRO.2010.17
   Deng D.Y., 2012, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), P1
   Devietti J, 2008, ACM SIGPLAN NOTICES, V43, P103, DOI 10.1145/1353536.1346295
   Fidalgo AV, 2011, MICROPROCESS MICROSY, V35, P441, DOI 10.1016/j.micpro.2010.10.002
   gaisler research, 2004, LEON3 PROC US MAN
   Göktas E, 2014, P IEEE S SECUR PRIV, P575, DOI 10.1109/SP.2014.43
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Heo I, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2746238
   Intel Corporation, 2016, Intel 64 and IA-32 Architectures Software Developer Manuals
   Joao JA, 2009, CONF PROC INT SYMP C, P418, DOI 10.1145/1555815.1555806
   Kannan H, 2009, I C DEPEND SYS NETWO, P105, DOI 10.1109/DSN.2009.5270347
   Kaspersky Lab, 2012, DOR MALW ENCR FIL ST
   Kayaalp M, 2012, CONF PROC INT SYMP C, P94, DOI 10.1109/ISCA.2012.6237009
   Kayaalp M, 2013, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2013.6522324
   Lee Yongje, 2015, P 4 WORKSH HARDW ARC, P8, DOI [10.1145/2768566.2768569, DOI 10.1145/2768566.2768569]
   Meixner A, 2007, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2007.18
   Mentor graphics, 2007, MODELSIM
   Mohan V., 2015, P S NETW DISTR SYST
   MyDLP, 2012, DAT LEAK PREV SOL
   Nagarajan Vijay, 2008, P WORKSH INT COMP CO
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Niu B, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P914, DOI 10.1145/2810103.2813644
   Niu B, 2014, ACM SIGPLAN NOTICES, V49, P577, DOI [10.1145/2594291.2594295, 10.1145/2666356.2594295]
   Orme W., 2008, CISC VIS NETW IND GL
   Pappas V., 2013, USENIX SEC S, P447
   PaX Team, 2003, ADDR SPAC LAYOUT RAN
   Philippaerts P, 2011, LECT NOTES COMPUT SC, V6739, P194, DOI 10.1007/978-3-642-22424-9_12
   Portela-Garcia M, 2012, MICROPROCESS MICROSY, V36, P334, DOI 10.1016/j.micpro.2012.02.013
   Qin F, 2006, INT SYMP MICROARCH, P135
   Savage S, 1997, ACM T COMPUT SYST, V15, P391, DOI 10.1145/269005.266641
   Schuster F, 2015, P IEEE S SECUR PRIV, P745, DOI 10.1109/SP.2015.51
   Seward J, 2005, USENIX Association Proceedings of the General Track: 2005 UNENIX Annual Technical Conference, P17
   Shahzad K., 2013, 2013 50 ACM EDAC IEE, P1
   Shanker K, 2009, DES AUT CON, P130
   Snow KZ, 2013, P IEEE S SECUR PRIV, P574, DOI 10.1109/SP.2013.45
   Sogeti ESEC Lab, 2012, AN JAILBR V3 FRONT E
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Synopsys, 2009, DES COMP
   Tice Caroline, 2014, P USENIX SEC S
   Venkataramani G, 2008, INT S HIGH PERF COMP, P161
   Wei JP, 2008, ANN COMPUT SECURITY, P97, DOI 10.1109/ACSAC.2008.40
   Witchel E, 2002, ACM SIGPLAN NOTICES, V37, P304, DOI 10.1145/605432.605429
   Xilinx, 2011, MICR PROC REF GUID V
   Yin H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P116
   Zhang C, 2013, P IEEE S SECUR PRIV, P559, DOI 10.1109/SP.2013.44
   Zhang M, 2013, 22 USENIX SEC S USEN, P337, DOI [10.5555/2534766.2534796, DOI 10.1145/2818000.2818016]
   Zhou P, 2004, CONF PROC INT SYMP C, P224
   Zonglin Guo, 2014, 2014 International Conference on Smart Computing Workshops (SMARTCOMP Workshops). Proceedings, P87, DOI 10.1109/SMARTCOMP-W.2014.7046672
   [No title captured]
NR 69
TC 18
Z9 19
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 8
DI 10.1145/2907611
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300008
DA 2024-07-18
ER

PT J
AU Xu, C
   Luo, GJ
   Li, PX
   Shi, YY
   Jiang, IHR
AF Xu, Chang
   Luo, Guojie
   Li, Peixin
   Shi, Yiyu
   Jiang, Iris Hui-Ru
TI Analytical Clustering Score with Application to Postplacement Register
   Clustering
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Multibit flip-flops; register clustering; placement; clock power; timing
AB Circuit clustering is usually done through discrete optimizations to enable circuit size reduction or design-specific cluster formation. In this article, we are interested in the register-clustering technique for clock-power reduction by leveraging new opportunities introduced by multibit flip-flop (MBFF). Currently, INTEGRA is the only existing postplacement MBFF clustering optimizer with a subquadratic time complexity. However, it severely degrades the wirelength, especially for realistic designs, which may nullify the benefits of MBFF clustering. In contrast, we formulate an analytical clustering score with a nonlinear programming framework, in which the wirelength objective can be seamlessly integrated and the solver has empirical subquadratic time complexity. With the MBFF library, the application of our analytical clustering method achieves comparable clock power to the state-of-the-art techniques, but further reduces the wirelength by about 25%. Even without the MBFF library, we can still achieve 30% clock wirelength reduction. In addition, the proposed method can potentially be integrated into an in-placement MBFF clustering solver and be applied to other problems that require formulating clustering scores in their objective functions.
C1 [Xu, Chang; Luo, Guojie; Li, Peixin] Peking Univ, Ctr Energy Efficient Comp & Applicat, Beijing 100871, Peoples R China.
   [Luo, Guojie] PKU UCLA Joint Res Inst Sci & Engn, Beijing, Peoples R China.
   [Luo, Guojie] Natl Univ Def Technol, Collaborat Innovat Ctr High Performance Comp, Changsha, Hunan, Peoples R China.
   [Shi, Yiyu] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
   [Jiang, Iris Hui-Ru] Natl Chiao Tung Univ, Dept EE, Hsinchu 300, Taiwan.
   [Jiang, Iris Hui-Ru] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan.
C3 Peking University; National University of Defense Technology - China;
   University of Notre Dame; National Yang Ming Chiao Tung University;
   National Yang Ming Chiao Tung University
RP Xu, C (corresponding author), Peking Univ, Ctr Energy Efficient Comp & Applicat, Beijing 100871, Peoples R China.
EM changxu@pku.edu.cn; gluo@pku.edu.cn; Pageli328@gmail.com; yshi4@nd.edu;
   huiru.jiang@gmail.com
RI Luo, Guojie/B-1559-2010; Xu, Chang/AAG-9337-2019
OI Luo, Guojie/0000-0003-4932-3655; Xu, Chang/0000-0002-4756-0609
FU National Natural Science Foundation of China (NSFC) [61202073]; Research
   Fund for the Doctoral Program of Higher Education of China (MoE/RFDP)
   [20120001120124]; Beijing Natural Science Foundation (BJNSF) [4142022]
FX This work is partly supported by National Natural Science Foundation of
   China (NSFC) Grant 61202073, Research Fund for the Doctoral Program of
   Higher Education of China (MoE/RFDP) Grant 20120001120124, and Beijing
   Natural Science Foundation (BJNSF) Grant 4142022.
CR Albrecht C., 2005, Technical report
   Alpert Charles., 2005, Proceedings of the 2005 international symposium on Physical design, ISPD '05, P200
   [Anonymous], 1983, SOV MATH DOKL
   Cadence, 2005, CAD ENC US MAN
   Chen ZW, 2010, PR IEEE COMP DESIGN, P203, DOI 10.1109/ICCD.2010.5647784
   Cheon Y, 2005, DES AUT CON, P795, DOI 10.1109/DAC.2005.193924
   HOU WT, 2009, QUALITY ELECT DESIGN, P647
   Hsu CC, 2013, ICCAD-IEEE ACM INT, P592, DOI 10.1109/ICCAD.2013.6691177
   HSU MK, 2011, 48 ACM EDAC IEEE DES, P664
   Jiang IHR, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P115
   Jin-Tai Yan, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P675, DOI 10.1109/ICGCS.2010.5542978
   Kim MC, 2012, IEEE T COMPUT AID D, V31, P50, DOI 10.1109/TCAD.2011.2170567
   Kretchmer Y., 2001, EE Times Asia
   Lin MPH, 2011, IEEE T COMPUT AID D, V30, P1870, DOI 10.1109/TCAD.2011.2165716
   Lu Jingwei, 2014, P 51 ANN DES AUT C D
   Morariu V. I., 2009, Advances in Neural Information Processing Systems, P1113
   ODLYZKO AM, 1988, T AM MATH SOC, V309, P797, DOI 10.2307/2000939
   ROSEN JB, 1960, J SOC IND APPL MATH, V8, P181, DOI 10.1137/0108011
   Spindler P, 2008, IEEE T COMPUT AID D, V27, P1398, DOI 10.1109/TCAD.2008.925783
   Tsai C.C., 2013, Proc. ACM International Symposium on Physical Design, P147, DOI [10.1145/2451916.2451955, DOI 10.1145/2451916.2451955]
   Wang SH, 2012, IEEE T COMPUT AID D, V31, P180, DOI 10.1109/TCAD.2011.2177460
   Ward SI, 2013, ICCAD-IEEE ACM INT, P599, DOI 10.1109/ICCAD.2013.6691178
   Wu HZ, 2007, IEEE T COMPUT AID D, V26, P1256, DOI 10.1109/TCAD.2006.888270
   Yan JZ, 2011, IEEE T COMPUT AID D, V30, P1020, DOI 10.1109/TCAD.2011.2114950
NR 24
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 41
DI 10.1145/2894753
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000006
DA 2024-07-18
ER

PT J
AU Kiddie, BT
   Robinson, WH
   Limbrick, DB
AF Kiddie, Bradley T.
   Robinson, William H.
   Limbrick, Daniel B.
TI Single-Event Multiple-Transient Characterization and Mitigation via
   Alternative Standard Cell Placement Methods
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Reliability; Radiation-induced faults; single-event
   transient; multiple transient faults; charge sharing; soft errors;
   combinational logic; layout; placement; standard cells; physical design;
   logical reconvergence; electronic design automation (EDA)
ID NODE CHARGE COLLECTION; INDUCED SOFT ERRORS; UPSET; CIRCUITS; RATES
AB As fabrication technology scales towards smaller transistor sizes and lower critical charge, single-event radiation effects are more likely to cause errant behavior in multiple, physically adjacent devices in modern integrated circuits (ICs), and with higher operating frequencies, this risk increasingly impacts design logic over memory as well. In order to increase future system reliability, circuit designers need greater awareness of multiple-transient charge-sharing effects during the early stages of their design flow with standard cell placement and routing. To measure the propagation and observability of multiple transients from single radiation events, this work uses several intra-pipeline combinational logic circuits at the 32nm technology node, investigates several different standard cell placements of each design, and analyzes those placements with a novel, physically realistic transient injection and simulation method. It is shown that (1) this simulation methodology, informed by experimental data, provides an increased realism over other works in traditional fault injection fields, (2) different placements of the same circuit where standard cells are grouped by logical hierarchy can result in different reliability behavior and benefits especially useful within the area of approximate computing, and (3) improved reliability through charge-sharing transient mitigation can be gained with no area penalty and minimal speed and power penalties by adjusting the placement of standard cells.
C1 [Kiddie, Bradley T.; Robinson, William H.] Vanderbilt Univ, Dept EECS, Nashville, TN 37235 USA.
   [Limbrick, Daniel B.] N Carolina Agr & Tech State Univ, Dept EECE, Greensboro, NC 27411 USA.
C3 Vanderbilt University; University of North Carolina; North Carolina A&T
   State University
RP Kiddie, BT (corresponding author), Vanderbilt Univ, Dept EECS, 221 Kirkland Hall, Nashville, TN 37235 USA.
EM bradley.t.kiddie@vanderbilt.edu; william.h.robinson@vanderbilt.edu;
   daniel.limbrick@ncat.edu
OI Robinson, William H./0000-0001-9291-689X; , Daniel/0000-0001-5540-5847
FU National Science Foundation [CCF-0747042, CCF-1318571]
FX This work is supported by the National Science Foundation under grant
   CCF-0747042 and grant CCF-1318571.
CR Ahlbin JR, 2009, IEEE T NUCL SCI, V56, P3050, DOI 10.1109/TNS.2009.2033689
   Amusan OA, 2006, IEEE T NUCL SCI, V53, P3253, DOI 10.1109/TNS.2006.884788
   [Anonymous], P VLSID JAN 4 8
   [Anonymous], P IEEE WORKSH SIL ER
   Asadi H, 2012, MICROELECTRON RELIAB, V52, P1215, DOI 10.1016/j.microrel.2011.12.031
   Baumann R, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P329, DOI 10.1109/IEDM.2002.1175845
   Baumann RC, 2005, IEEE T DEVICE MAT RE, V5, P305, DOI 10.1109/TDMR.2005.853449
   Black JD, 2008, IEEE T NUCL SCI, V55, P2943, DOI 10.1109/TNS.2008.2007231
   Black JD, 2005, IEEE T NUCL SCI, V52, P2536, DOI 10.1109/TNS.2005.860718
   Black JD, 2013, IEEE T NUCL SCI, V60, P1836, DOI 10.1109/TNS.2013.2260357
   Buchner S, 1997, IEEE T NUCL SCI, V44, P2209, DOI 10.1109/23.659037
   Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   Cannon EH, 2010, INT REL PHY, P1019, DOI 10.1109/IRPS.2010.5488682
   Casey MC, 2008, IEEE T NUCL SCI, V55, P3136, DOI 10.1109/TNS.2008.2005895
   Cavrois VF, 2008, IEEE T NUCL SCI, V55, P2842, DOI 10.1109/TNS.2008.2007724
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Chen SM, 2014, IEEE T NUCL SCI, V61, P646, DOI 10.1109/TNS.2014.2298889
   Dick K., 2010, THESIS VANDERBILT U
   Dodd PE, 2010, IEEE T NUCL SCI, V57, P1747, DOI 10.1109/TNS.2010.2042613
   Ebrahimi M., 2013, P 50 DES AUT C DAC 1
   Ferlet-Cavrois V, 2013, IEEE T NUCL SCI, V60, P1767, DOI 10.1109/TNS.2013.2255624
   Gill B, 2009, 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, P199, DOI 10.1109/IRPS.2009.5173251
   Harada R., 2011, P INT REL PHYS S
   Hawkins T.A., 2009, CF FLOATING POINT MU
   Hayes J., 1997, ISCAS85 HIGH LEVEL M
   Kiddie B. T., 2014, P IEEE COMP SOC ANN
   Limbrick DB, 2011, IEEE SOUTHEASTCON, P430, DOI 10.1109/SECON.2011.5752980
   Liu BW, 2009, IEEE T NUCL SCI, V56, P3122, DOI 10.1109/TNS.2009.2034147
   Lunardini D., 2004, P WORKSH RAD EFF COM
   Mahatme NN, 2011, IEEE T NUCL SCI, V58, P2719, DOI 10.1109/TNS.2011.2171993
   Mahatme NN, 2013, MICROELECTRON RELIAB, V53, P114, DOI 10.1016/j.microrel.2012.07.030
   Massengill LW, 2008, IEEE T NUCL SCI, V55, P2861, DOI 10.1109/TNS.2008.2006749
   MAY TC, 1979, IEEE T ELECTRON DEV, V26, P2, DOI 10.1109/T-ED.1979.19370
   Miskov-Zivanov N, 2010, IEEE T COMPUT AID D, V29, P1614, DOI 10.1109/TCAD.2010.2061131
   Miskov-Zivanov N, 2009, INT SYM QUAL ELECT, P408, DOI 10.1109/ISQED.2009.4810329
   Narasimham B., 2008, THESIS VANDERBILT U
   Pagliarini S, 2011, IEEE T NUCL SCI, V58, P2768, DOI 10.1109/TNS.2011.2168239
   Quinn HM, 2013, IEEE T NUCL SCI, V60, P2119, DOI 10.1109/TNS.2013.2259503
   Seifert N, 2012, IEEE T NUCL SCI, V59, P2666, DOI 10.1109/TNS.2012.2218128
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Srinivasan V, 2005, IEEE T NUCL SCI, V52, P2516, DOI 10.1109/TNS.2005.860714
   Synopsys, 2012, SYN U PROGR
   Synopsys, 2010, SYN TETRAMAX ATPG
   Tipton AD, 2008, IEEE T NUCL SCI, V55, P2880, DOI 10.1109/TNS.2008.2006503
   Venkataramani Swagath, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P1, DOI 10.1145/2540708.2540710
   Wrobel F, 2000, IEEE T NUCL SCI, V47, P2580, DOI 10.1109/23.903812
   Yankang D., 2012, MICROELECTRON J, V44, P65
NR 47
TC 13
Z9 14
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 60
DI 10.1145/2740962
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900014
DA 2024-07-18
ER

PT J
AU Chen, G
   Huang, K
   Buckl, C
   Knoll, A
AF Chen, Gang
   Huang, Kai
   Buckl, Christian
   Knoll, Alois
TI Applying Pay-Burst-Only-Once Principle for Periodic Power Management in
   Hard Real-Time Pipelined Multiprocessor Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Scheduling; energy; pay-burst-only-once; periodic power
   management; real-time system
AB Pipelined computing is a promising paradigm for embedded system design. Designing a power management policy to reduce the power consumption of a pipelined system with nondeterministic workload is, however, nontrivial. In this article, we study the problem of energy minimization for coarse-grained pipelined systems under hard real-time constraints and propose new approaches based on an inverse use of the pay-burst-onlyonce principle. We formulate the problem by means of the resource demands of individual pipeline stages and propose two new approaches, a quadratic programming-based approach and fast heuristic, to solve the problem. In the quadratic programming approach, the problem is transformed into a standard quadratic programming with box constraint and then solved by a standard quadratic programming solver. Observing the problem is NP-hard, the fast heuristic is designed to solve the problem more efficiently. Our approach is scalable with respect to the numbers of pipeline stages. Simulation results using real-life applications are presented to demonstrate the effectiveness of our methods.
C1 [Chen, Gang; Knoll, Alois] Tech Univ Munich, Dept Informat, D-85748 Garching, Germany.
   [Huang, Kai] Sun Yat Sen Univ, Sch Mobile Informat Engn, Zhu Hai, Peoples R China.
   [Buckl, Christian] Fortiss GmbH, Munich, Germany.
C3 Technical University of Munich; Sun Yat Sen University; fortiss
RP Huang, K (corresponding author), Sun Yat Sen Univ, Sch Mobile Informat Engn, Zhu Hai, Peoples R China.
EM huangk36@mail.sysu.edu.cn
RI Huang, Kai/JVO-5066-2024; Knoll, Alois/AAN-8417-2021; Chen,
   Nuo/JZD-0344-2024
OI Knoll, Alois/0000-0003-4840-076X; 
FU German BMBF project ECU [13N11936]; China Scholarship Council; Car2X
   [13N11933]
FX This work has been partly supported by China Scholarship Council, German
   BMBF project ECU (grant no. 13N11936) and Car2X (grant no. 13N11933).
CR Alimonda A, 2009, IEEE T COMPUT AID D, V28, P1691, DOI 10.1109/TCAD.2009.2030439
   [Anonymous], ADV ARTIFICIAL NEURA, DOI DOI 10.1016/J.T0XLET.2011.11.011
   [Anonymous], P 36 ANN S FDN COMP
   Carta S, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274865
   Chen G., 2013, P DES AUT TEST EUR C
   Chen G, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567935
   Chen J. J., 2009, P 30 IEEE REAL TIM S
   Chen JQ, 2012, MATH PROGRAM COMPUT, V4, P33, DOI 10.1007/s12532-011-0033-9
   de Langen P. J., 2006, P 20 INT PAR DISTR P
   de Langen P, 2009, J SIGNAL PROCESS SYS, V57, P73, DOI 10.1007/s11265-008-0176-8
   Fidler M, 2003, LECT NOTES COMPUT SC, V2601, P19
   Fu MY, 1998, J COMB OPTIM, V2, P29, DOI 10.1023/A:1009739827008
   Hong S. Y., 2011, P 32 IEEE REAL TIM S
   Huang K., 2009, P 48 IEEE INT C DEC
   Huang K., 2009, P 30 IEEE REAL TIM S
   Huang K, 2011, REAL-TIME SYST, V47, P163, DOI 10.1007/s11241-011-9115-z
   Javaid H., 2011, P 48 ACM EDAC IEEE D
   Javaid H., 2011, P IEEE ACM INT C COM
   Javaid H., 2009, P 46 ACM IEEE ANN DE
   Jejurikar R., 2004, P 41 ACM IEEE DES AU
   Jeyakumar V, 2006, J GLOBAL OPTIM, V36, P471, DOI 10.1007/s10898-006-9022-3
   Karkowski I, 1997, 1997 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P156
   Lampka K., 2011, P 7 IEEE ACM IFIP IN
   Le Boudec J.-Y., 2001, Network calculus: a theory of deterministic queuing systems for the internet, V2050
   Liu D, 2014, DES AUT TEST EUROPE
   MARTIN S, 2002, P IEEE ACM INT C COM
   Maxiaguine S., 2005, P IEEE ACM INT C HAR
   Nikolov H, 2008, IEEE T COMPUT AID D, V27, P542, DOI 10.1109/TCAD.2007.911337
   Oh H., 2002, P 10 INT S HARDW SOF
   Perathoner S., 2010, P IEEE ACM INT C COM
   Shee S. L., 2007, P 44 ANN DES AUT C D
   Shee S. L., 2006, P 4 INT C HARDW SOFT
   Thiele L., 2000, P IEEE INT S CIRC SY
   THIES W., 2010, P 19 INT C PAR ARCH
   Wandeler E., 2006, International Journal on Software Tools for Technology Transfer, V8, P649, DOI 10.1007/s10009-006-0019-5
   Wandeler E, 2006, REAL TIME CALCULUS R
   Wang Weixun, 2010, P 23 INT C VLSI DES
   Xu R. B., 2007, P 28 IEEE INT REAL T
   Yu Y., 2002, P 9 IEEE INT C PAR D
   [No title captured]
NR 40
TC 6
Z9 6
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 26
DI 10.1145/2699865
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Livramento, VS
   Guth, C
   Güntzel, JL
   Johann, MO
AF Livramento, Vinicius S.
   Guth, Chrystian
   Guentzel, Jose Luis
   Johann, Marcelo O.
TI A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian
   Relaxation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Electronic design automation (EDA);
   discrete gate sizing; leakage power; hybrid technique; Lagrangian
   relaxation; greedy heuristic
ID SELECTION; ALGORITHMS
AB Discrete gate sizing has attracted a lot of attention recently as the EDA industry faces the challenge of optimizing large standard cell-based circuits. The discrete nature of the problem, along with complex timing models, stringent design constraints, and ever-increasing circuit sizes, make the problem very difficult to tackle. Lagrangian Relaxation (LR) is an effective technique to handle complex constrained optimization problems and therefore has been successfully applied to solve the gate sizing problem. This article proposes an improved Lagrangian relaxation formulation for discrete gate sizing that relaxes timing, maximum gate input slew, and maximum gate output capacitance constraints. Based on such formulation, we propose a hybrid technique composed of three steps. First, a topological greedy heuristic solves the LR formulation. Such a heuristic is applied assuming a slightly increased target clock period (backoff factor) to better explore the solution space. Second, a delay recovery heuristic reestablishes the original target clock with small power overhead. Third, a power recovery heuristic explores the remaining slacks to further reduce power. Experiments on the ISPD 2012 Contest benchmarks show that our hybrid technique provides less leakage power than the state-of-the-art work for every circuit from the ISPD 2012 Contest infrastructure, achieving up to 24% less leakage. In addition, our technique achieves a much better compromise between leakage reduction and runtime, obtaining, on average, 9% less leakage power while running 8.8 times faster.
C1 [Livramento, Vinicius S.; Guth, Chrystian; Guentzel, Jose Luis] Univ Fed Santa Catarina, Dept Comp Sci, BR-88040900 Florianopolis, SC, Brazil.
   [Johann, Marcelo O.] Univ Fed Rio Grande do Sul, Inst Informat, BR-90040060 Porto Alegre, RS, Brazil.
C3 Universidade Federal de Santa Catarina (UFSC); Universidade Federal do
   Rio Grande do Sul
RP Livramento, VS (corresponding author), Univ Fed Santa Catarina, Dept Comp Sci, Campus Univ Reitor Joao David Ferreira Lima, BR-88040900 Florianopolis, SC, Brazil.
EM vinilivramento@gmail.com
RI Güntzel, José/AAD-6430-2019
FU Brazilian Council for Scientific and Technological Development (CNPq)
   [133999/2010-6, 313724/2009-1, 309047/2012-9]
FX This work was partially supported by the Brazilian Council for
   Scientific and Technological Development (CNPq) through INCT-Namitec and
   CTINFO projects, and PNM and PQ grants (133999/2010-6, 313724/2009-1,
   and 309047/2012-9).
CR Alpert C., 2007, P INT C COMP AID DES, P246
   [Anonymous], 2009, STATIC TIMING ANAL N
   Berkelaar M. R. C. M., 1990, EDAC. Proceedings of the European Design Automation Conference, P217, DOI 10.1109/EDAC.1990.136648
   Boyd S., 2004, CONVEX OPTIMIZATION
   Chen CP, 1999, IEEE T COMPUT AID D, V18, P1014, DOI 10.1109/43.771182
   Chinnery DG, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P149, DOI 10.1109/LPE.2005.195505
   Chou H, 2005, ASIA S PACIF DES AUT, P381
   Coudert O, 1997, IEEE T VLSI SYST, V5, P465, DOI 10.1109/92.645073
   Fishburn J. P., 1985, IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers (Cat. No.85CH2233-5), P326
   Hu J., 2012, P INT C COMP AID DES, P107
   Huang YL, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P167
   Kahng AB, 2011, VLSI PHYSICAL DESIGN: FROM GRAPH PARTITIONING TO TIMING CLOSURE, P1, DOI 10.1007/978-90-481-9591-6
   Kasamsetty K, 2000, IEEE T COMPUT AID D, V19, P779, DOI 10.1109/43.851993
   Lee J., 2012, DISCRETE CIRCUIT OPT
   Lee J, 2010, PR IEEE COMP DESIGN, P215, DOI 10.1109/ICCD.2010.5647778
   Li L, 2012, ICCAD-IEEE ACM INT, P226
   Li W. N., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P468, DOI 10.1109/ICCD.1993.393332
   Liu YF, 2010, IEEE T COMPUT AID D, V29, P223, DOI 10.1109/TCAD.2009.2035575
   Livramento V. S., 2012, P LAT AM S CIRC SYST, P1
   Livramento VS, 2013, DES AUT TEST EUROPE, P1855
   Mok S., 2012, ACM T DES AUTOMAT EL, V18, P11
   Nguyen D, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P158
   Ozdal MM, 2012, IEEE T COMPUT AID D, V31, P1558, DOI 10.1109/TCAD.2012.2196279
   Ozdal MM, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P161
   Ozdal MM, 2011, ICCAD-IEEE ACM INT, P724, DOI 10.1109/ICCAD.2011.6105409
   Rahman M., 2011, DESIGN AUTOMATION TE, P1, DOI 10.1109/PACRIM.2011.6032878
   Rahman M, 2012, DES AUT TEST EUROPE, P99
   Roy S, 2007, IEEE T COMPUT AID D, V26, P1637, DOI 10.1109/TCAD.2007.895793
   Srivastava A, 2004, DES AUT CON, P783, DOI 10.1145/996566.996777
   Tennakoon H, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P395, DOI 10.1109/ICCAD.2002.1167564
   Tennakoon H, 2008, IEEE T COMPUT AID D, V27, P1583, DOI 10.1109/TCAD.2008.927758
NR 31
TC 13
Z9 14
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 40
DI 10.1145/2647956
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600009
DA 2024-07-18
ER

PT J
AU Lee, CW
   Hsieh, SY
AF Lee, Chia-Wei
   Hsieh, Sun-Yuan
TI Diagnosability of Component-Composition Graphs in the MM* Model
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Comparison diagnosis model;
   component-composition graphs; diagnosability; graph theory; MM* model;
   multiprocessor systems
ID COMPARISON DIAGNOSIS MODEL; MATCHING COMPOSITION NETWORKS;
   INTERCONNECTION NETWORKS; TWISTED CUBE; SYSTEMS; (T; K)-DIAGNOSIS;
   HYPERCUBES
AB Diagnosability is an important metric for measuring the reliability of multiprocessor systems. This article adopts the MM* model and outlines the common properties of a wide class of interconnection networks, called component-composition graphs (CCGs), to determine their diagnosability by using their obtained properties. By applying the results to multiprocessor systems, the diagnosability of hypercube-like networks (including hypercubes, crossed cubes, Mobius cubes, twisted cubes, locally twisted cubes, generalized twisted cubes, and recursive circulants), star graphs, pancake graphs, bubble-sort graphs, and burnt pancake graphs, all of which belong to the class of CCGs, can also be computed.
C1 [Lee, Chia-Wei; Hsieh, Sun-Yuan] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
C3 National Cheng Kung University
RP Hsieh, SY (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 70101, Taiwan.
EM hsiehsy@mail.ncku.edu.tw
RI Lee, Chia-Wei/F-9734-2012; Hsieh, Sun-Yuan/AAE-1087-2022; Lee,
   Chia-Wei/U-4773-2019
OI Lee, Chia-Wei/0000-0002-5337-0473; Lee, Chia-Wei/0000-0002-5337-0473
FU National Science Council [NSC101-2221-E-006-236]
FX This work was supported in part by the National Science Council under
   grant NSC101-2221-E-006-236.
CR Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   AKERS SB, 1989, IEEE T COMPUT, V38, P555, DOI 10.1109/12.21148
   Albini LCP, 2004, COMPUT J, V47, P85, DOI 10.1093/comjnl/47.1.85
   Araki T, 2003, IEEE T COMPUT, V52, P971, DOI 10.1109/TC.2003.1214345
   ARMSTRONG JR, 1981, IEEE T COMPUT, V30, P587, DOI 10.1109/TC.1981.1675844
   BARSI F, 1976, IEEE T COMPUT, V25, P585, DOI 10.1109/TC.1976.1674658
   BHUYAN LN, 1984, IEEE T COMPUT, V33, P323, DOI 10.1109/TC.1984.1676437
   Chang GY, 2007, IEEE T COMPUT, V56, P73, DOI 10.1109/TC.2007.250624
   Chang GY, 2006, IEEE T COMPUT, V55, P88, DOI 10.1109/TC.2006.1
   Chang GY, 2005, IEEE T PARALL DISTR, V16, P314, DOI 10.1109/TPDS.2005.44
   CHEDID FB, 1995, INFORM PROCESS LETT, V55, P49, DOI 10.1016/0020-0190(95)00054-G
   Chen CA, 2011, IEEE T COMPUT, V60, P1704, DOI 10.1109/TC.2010.201
   CHWA KY, 1981, IEEE T COMPUT, V30, P414, DOI 10.1109/TC.1981.1675807
   CULL P, 1995, IEEE T COMPUT, V44, P647, DOI 10.1109/12.381950
   DAS A, 1994, SIAM J COMPUT, V23, P895, DOI 10.1137/S0097539790187539
   EFE K, 1992, IEEE T PARALL DISTR, V3, P513, DOI 10.1109/71.159036
   Fan JX, 2002, IEEE T PARALL DISTR, V13, P687, DOI 10.1109/TPDS.2002.1019858
   HILBERS PAJ, 1987, LECT NOTES COMPUT SC, V258, P152
   Hsieh SY, 2008, IEEE T COMPUT, V57, P1720, DOI 10.1109/TC.2008.104
   Hsieh SY, 2008, IEEE T COMPUT, V57, P721, DOI 10.1109/TC.2008.30
   Hsieh SY, 2010, LECT NOTES COMPUT SC, V6507, P363, DOI 10.1007/978-3-642-17514-5_31
   Hsieh SY, 2009, IEEE T PARALL DISTR, V20, P367, DOI 10.1109/TPDS.2008.99
   Kaneko K, 2003, IEICE T INF SYST, VE86D, P2588
   Lai PL, 2004, IEEE T COMPUT, V53, P1064, DOI 10.1109/TC.2004.50
   Lee C. W., 2013, SCALABLE COMPUTING C
   Lee CW, 2011, IEEE T DEPEND SECURE, V8, P246, DOI 10.1109/TDSC.2009.52
   Lee C, 2011, HAEMOPHILIA, V17, P1, DOI 10.1111/j.1365-2516.2010.02478.x
   LEE JK, 1990, IEEE T COMPUT, V39, P1298, DOI 10.1109/12.59861
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Maeng J., 1981, P 11 INT S FAULT TOL, P173
   Park JH, 2000, THEOR COMPUT SCI, V244, P35, DOI 10.1016/S0304-3975(00)00176-6
   Park JH, 2007, THEOR COMPUT SCI, V377, P170, DOI 10.1016/j.tcs.2007.02.029
   Preparata F. P., 1967, IEEE T COMPUT, V16, P448
   SENGUPTA A, 1992, IEEE T COMPUT, V41, P1386, DOI 10.1109/12.177309
   Vaidya A. S., 1993, Proceedings of the Fifth IEEE Symposium on Parallel and Distributed Processing (Cat. No.93TH0584-3), P800, DOI 10.1109/SPDP.1993.395450
   Wang DJ, 1999, IEEE T COMPUT, V48, P1369, DOI 10.1109/12.817401
   [徐敏 Xu Min], 2012, [应用数学学报, Acta Mathematicae Applicatae Sinica], V35, P789
   Yang XF, 2005, INT J COMPUT MATH, V82, P401, DOI 10.1080/0020716042000301752
   Zheng J, 2005, INFORM PROCESS LETT, V93, P29, DOI 10.1016/j.ipl.2004.09.011
NR 39
TC 4
Z9 4
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 27
DI 10.1145/2611759
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000006
DA 2024-07-18
ER

PT J
AU Khatib, MG
AF Khatib, Mohammed G.
TI Migration-Resistant Policies for Probe-Wear Leveling in MEMS Storage
   Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Economics; Management; Performance; Probe data storage; lifetime;
   wear-leveling algorithms
ID SYSTEMS
AB Probes (read/write heads) in a MEMS storage device are susceptible to wear. We study probe wear, and analyze the causes of uneven wear. We show that under real-world workloads some probes can wear one order of magnitude faster than others. This premature expiry has severe consequences for reliability, timing performance, energy efficiency, and lifetime. Wear leveling precludes premature expiry and is thus necessary. We discuss the fundamental differences between probe wear in MEMS storage and medium wear in Flash, calling for a different treatment.
   We devise three policies to level probe wear. The policies provide a spectrum between best lifetime and least influence on the response time and energy efficiency of a MEMS storage device. We make the case that data migration can be prevented by augmenting the policies with a simple rule. We study the influence of the data layout configuration on the leveling performance of the policies.
EM mghiathk@gmail.com
CR Abelmann L, 2003, IEE P-SCI MEAS TECH, V150, P218, DOI 10.1049/ip-smt:20030693
   Berger R, 2007, LANGMUIR, V23, P3150, DOI 10.1021/la0620399
   Bhaskaran H, 2009, IEEE T NANOTECHNOL, V8, P128, DOI 10.1109/TNANO.2008.2005199
   Bhushan B, 2008, J PHYS-CONDENS MAT, V20, DOI 10.1088/0953-8984/20/36/365207
   BUCY H. S., 2003, DISSKSIM SIMULATION
   CAPPS D., 2012, IOZONE FILESYSTEM BE
   Carley LR, 2000, J APPL PHYS, V87, P6680, DOI 10.1063/1.372807
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Dramaliev I, 2003, USENIX ASSOCIATION PROCEEDINGS OF THE 2ND USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES (FAST'03), P103
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Griffin JT, 2000, PERF E R SI, V28, P56, DOI 10.1145/345063.339354
   Hinz M, 2008, APPL PHYS LETT, V92, DOI 10.1063/1.2840186
   Hong B, 2003, PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, P104
   Khatib M. G., 2008, P 8 ACM IEEE INT C E, P41, DOI DOI 10.1145/1450058.1450065
   Lantz MA, 2007, J MICROELECTROMECH S, V16, P130, DOI 10.1109/JMEMS.2006.886032
   Pantazi A, 2008, IBM J RES DEV, V52, P493, DOI 10.1147/rd.524.0493
   RANGASWAMI R., 2007, ACM T STORAGE, V3, p[2, 31]
   Schlosser SW, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/384264.378996
   Wang F, 2005, TWENTY-SECOND IEEE/THIRTEENTH NASA GODDARD CONFERENCE ON MASS STORAGE SYSTEMS AND TECHNOLOGIES, PROCEEDINGS, P202
   Yu HL, 2004, LECT NOTES COMPUT SC, V2992, P495
NR 21
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 49
DI 10.1145/2348839.2348853
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000014
DA 2024-07-18
ER

PT J
AU Pan, ZL
   Breuer, MA
AF Pan, Zhaoliang
   Breuer, Melvin A.
TI Error Rate Estimation for Defective Circuits via Ones Counting
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Theory; BIST; binning integrated circuits; error rate; ones
   counting; yield
ID TOLERANCE
AB With VLSI circuit feature size scaling down, it is becoming more difficult and expensive to achieve a desired level of yield. Error-tolerance employs defective chips that occasionally produce erroneous yet acceptable results in targeted applications, and has been proposed as one way to increase effective yield. These chips are characterized by criteria set by specific applications. Error rate, an upper-bound on how frequent errors occur at an output, is one such criterion. In this article we focus on the following problem: given a combinational logic circuit that is defective, and hence occasionally produces an erroneous output, how can we determine the error rate of each output line by using ones counting? The results of this work can also be used for runtime error estimation in aging systems and in environments where soft-errors are produced.
C1 [Pan, Zhaoliang] Intel Corp, Calabasas, CA 91302 USA.
   [Breuer, Melvin A.] Univ So Calif, Dept Elect Engn Syst, Los Angeles, CA 90089 USA.
C3 Intel Corporation; University of Southern California
RP Pan, ZL (corresponding author), Intel Corp, 26630 Agoura Rd, Calabasas, CA 91302 USA.
EM brian.pan@intel.com; mb@poisson.usc.edu
FU National Science Foundation [0428940]; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [0428940]
   Funding Source: National Science Foundation
FX This research was supported in part by the National Science Foundation
   under grant 0428940.
CR Albert R, 2000, NATURE, V406, P378, DOI 10.1038/35019019
   [Anonymous], 2001, STAT INFERENCE
   ARGADE PV, 1997, Patent No. 5651055
   Azadmanesh MH, 2000, IEEE T COMPUT, V49, P1031, DOI 10.1109/12.888039
   Bahar RI, 2007, PR IEEE COMP DESIGN, P522
   BREUER M. A., 2008, IEEE DES TEST MAG, V25, P168
   Breuer MA, 2004, ASIAN TEST SYMPOSIUM, P386, DOI 10.1109/ATS.2004.51
   Breuer MA, 2004, INT SYM ELECT DES TE, P321
   Breuer MA, 2004, IEEE DES TEST COMPUT, V21, P216, DOI 10.1109/MDT.2004.8
   Breuer MA, 2008, IEEE DES TEST COMPUT, V25, P168, DOI 10.1109/MDT.2008.30
   Butts M, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P433, DOI 10.1109/ICCAD.2002.1167569
   Cheon H., 2007, P IEEE PIMRC 07, P1
   CHONG I. S., 2006, P 2 INT WORKSH VID P
   Chong IS, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, P2046
   Chung H, 2005, INT SYM DEFEC FAU TO, P514, DOI 10.1109/DFTVS.2005.19
   Inoue Tomoo, 2010, Proceedings of the Fifth IEEE International Workshop on Electronic Design, Test and Application (DELTA 2010), P345, DOI 10.1109/DELTA.2010.52
   *INT TECHN ROADM S, 2007, YIELD ENH
   JIANG Z., 2006, P AS TEST S, P390
   Koren I, 1998, P IEEE, V86, P1819, DOI 10.1109/5.705525
   KUOK HH, 1995, Patent No. 5414758
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   Palem KV, 2005, IEEE T COMPUT, V54, P1123, DOI 10.1109/TC.2005.145
   PAN Z., 2008, THESIS U SO CALIFORN
   Pan ZL, 2007, IEEE T COMPUT, V56, P650, DOI 10.1109/TC.2007.1017
   Pan ZL, 2008, IEEE INTERNATIONAL WORKSHOP ON DESIGN AND TEST OF NANO DEVICES, CIRCUITS AND SYSTEMS, PROCEEDINGS, P59, DOI 10.1109/NDCS.2008.18
   Radecka K, 1997, IEEE T COMPUT AID D, V16, P1358, DOI 10.1109/43.663825
   SHAHIDI S, 2006, P INT TEST C
   Yeung OW, 2006, J VLSI SIG PROC SYST, V43, P25, DOI 10.1007/s11265-006-7278-y
   Zhang B, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P221
   [No title captured]
NR 30
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 8
DI 10.1145/2071356.2071364
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800008
DA 2024-07-18
ER

PT J
AU Hsu, CJ
   Pino, JL
   Bhattacharyya, SS
AF Hsu, Chia-Jui
   Pino, Jose Luis
   Bhattacharyya, Shuvra S.
TI Multithreaded Simulation for Synchronous Dataflow Graphs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Synchronous dataflow; multithreaded simulation;
   scheduling
AB For system simulation, Synchronous DataFlow (SDF) has been widely used as a core model of computation in design tools for digital communication and signal processing systems. The traditional approach for simulating SDF graphs is to compute and execute static schedules in single-processor desktop environments. Nowadays, however, multicore processors are increasingly popular desktop platforms for their potential performance improvements through thread-level parallelism. Without novel scheduling and simulation techniques that explicitly explore thread-level parallelism for executing SDF graphs, current design tools gain only minimal performance improvements on multicore platforms. In this article, we present a new multithreaded simulation scheduler, called MSS, to provide simulation runtime speedup for executing SDF graphs on multicore processors. MSS strategically integrates graph clustering, intracluster scheduling, actor vectorization, and intercluster buffering techniques to construct InterThread Communication (ITC) graphs at compile-time. MSS then applies efficient synchronization and dynamic scheduling techniques at runtime for executing ITC graphs in multithreaded environments. We have implemented MSS in the Advanced Design System (ADS) from Agilent Technologies. On an Intel dual-core, hyper-threading (4 processing units) processor, our results from this implementation demonstrate up to 3.5 times speedup in simulating modern wireless communication systems (e.g., WCDMA3G, CDMA 2000, WiMax, EDGE, and Digital TV).
C1 [Bhattacharyya, Shuvra S.] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
EM jerry_hsu@agilent.com
RI Pino Villalón, Jose Luis/AAY-2449-2021
OI Pino Villalón, Jose Luis/0000-0002-1047-1426; Bhattacharyya,
   Shuvra/0000-0001-7719-1106
CR ADE M, 1997, P DES AUT C
   [Anonymous], 2006, INT C APPL CONC SYST
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P DES AUT TEST EUR C
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   BHATTACHARYYA SS, 1994, IEEE T SIGNAL PROCES, V42, P1190, DOI 10.1109/78.295199
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Buck J.T., 1993, Ph. D. Dissertation
   BUCK JT, 2000, P INT WORKSH HARDW S
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   CUBRIC M, 1993, P INT C CONC THEOR C, P368
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Geilen M, 2005, DES AUT CON, P819
   Govindarajan R, 2002, J VLSI SIG PROC SYST, V31, P207, DOI 10.1023/A:1015452903532
   HSU C, 2010, P DES AUT C
   HSU C, 2007, THESIS U MARYLAND CO
   Hsu C.-J., 2005, P 2005 WORKSHOP SOFT, P37, DOI DOI 10.1145/1140389.1140394
   Hsu CJ, 2008, DES AUT CON, P331
   Hsu CJ, 2006, DES AUT CON, P893, DOI 10.1109/DAC.2006.229257
   Hsu CJ, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255458
   Kianzad V, 2006, IEEE T PARALL DISTR, V17, P667, DOI 10.1109/TPDS.2006.87
   Kim S. J., 1988, Proceedings of the 1988 International Conference on Parallel Processing, P1
   KO M, 2004, P INT WORKSH SOFTW C, P47
   Ko MY, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P137, DOI 10.1109/ICSAMOS.2006.300820
   Lalgudi KN, 2000, ACM T DES AUTOMAT EL, V5, P604, DOI 10.1145/348019.348304
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   *MOZ ORG, 2011, NSPR REF
   MURTHY PK, 2006, MEMORY MANAGEMENT SY
   PINO JL, 1998, P IEEE AS C SIGN SYS
   REITER R, 1968, J ASS COMPUT MACH, V15
   Ritz S., 1993, Proceedings. International Conference on Application-Specific Array Processors (Cat. No.93TH0572-8), P285, DOI 10.1109/ASAP.1993.397152
   SAHA S, 2006, P WORKSH PAR DISTR M
   SARKAR V., 1989, PARTITIONING SCHEDUL
   Sriram Sundararajan., 2009, EMBEDDED MULTIPROCES
   STUIJK S, 2006, P DES AUT C
   Sung W., 1997, P INT C VLSI CAD
NR 36
TC 1
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 25
DI 10.1145/1970353.1970358
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Morgado, PM
   Flores, PF
   Silveira, LM
AF Morgado, P. Marques
   Flores, Paulo F.
   Silveira, L. Miguel
TI Generating Realistic Stimuli for Accurate Power Grid Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Power grid; verification; simulation; voltage
   drop; ground bounce; stimuli generation
AB Power analysis tools are an integral component of any current power sign-off methodology. The performance of a design's power grid affects the timing and functionality of a circuit, directly impacting the overall performance. Ensuring power grid robustness implies taking into account, among others, static and dynamic effects of voltage drop, ground bounce, and electromigration. This type of verification is usually done by simulation, targeting a worst-case scenario where devices, switching almost simultaneously, could impose stern current demands on the power grid. While determination of the exact worst-case switching conditions from the grid perspective is usually not practical, the choice of simulation stimuli has a critical effect on the results of the analysis. Targetting safe but unrealistic settings could lead to pessimistic results and costly overdesigns in terms of die area. In this article we describe a software tool that generates a reasonable, realistic, set of stimuli for simulation. The approach proposed accounts for timing and spatial restrictions that arise from the circuit's netlist and placement and generates an approximation to the worst-case condition. The resulting stimuli indicate that only a fraction of the gates change in any given timing window, leading to a more robust verification methodology, especially in the dynamic case. Generating such stimuli is akin to performing a standard static timing analysis, so the tool fits well within conventional design frameworks. Furthermore, the tool can be used for hotspot detection in early design stages.
C1 [Morgado, P. Marques; Flores, Paulo F.; Silveira, L. Miguel] Univ Tecn Lisboa, Dept Elect & Comp Engn, IST, INESC ID, P-1000029 Lisbon, Portugal.
C3 Universidade de Lisboa; INESC-ID
RP Morgado, PM (corresponding author), Univ Tecn Lisboa, Dept Elect & Comp Engn, IST, INESC ID, Rua Alves Redol 9, P-1000029 Lisbon, Portugal.
EM morgado@algos.inesc-id.pt; pff@inesc-id.pt; lms@inesc-id.pt
RI Silveira, Luis Miguel/C-5538-2008; Flores, Paulo/C-2374-2008
OI Silveira, Luis Miguel/0000-0003-3542-229X; Flores,
   Paulo/0000-0003-2970-3589
CR *CAD DES SYST INC, 2001, POW GRID VER
   Choi SH, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P65
   Ferzli IA, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P770
   Ferzli IA, 2003, DES AUT CON, P856
   FERZLI IA, 2007, P ACM IEEE INT S LOW, P116
   Ghanta P, 2005, DES AUT TEST EUROPE, P964, DOI 10.1109/DATE.2005.282
   Ghanta P, 2007, IEEE DES TEST COMPUT, V24, P256, DOI 10.1109/MDT.2007.61
   Kouroussis D, 2005, IEEE IC CAD, P358, DOI 10.1109/ICCAD.2005.1560094
   Kouroussis D, 2003, DES AUT CON, P99
   KRODEL TH, 1991, IEEE INTERNATIONAL CONFERENCE ON COMPUTER-DESIGN : VLSI IN COMPUTERS AND PROCESSORS, P96, DOI 10.1109/ICCD.1991.139853
   Lin S, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P651, DOI 10.1109/ICCAD.2001.968730
   Liou JJ, 2001, DES AUT CON, P661, DOI 10.1109/DAC.2001.935590
   Mangassariani H, 2007, DES AUT TEST EUROPE, P1538
   MORGADO PM, 2008, SPRINGER LE IN PRESS
   Najm FN, 2005, DES AUT CON, P764
   Nassif SR, 2000, DES AUT CON, P156
   SATO T, 2000, P 2000 IEEE INT SOL, P226
   Su HH, 2003, IEEE T COMPUT AID D, V22, P428, DOI 10.1109/TCAD.2003.809658
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Xiu Z., 2005, P ISPD, P94
   Zhong Y, 2005, IEEE IC CAD, P351
NR 21
TC 7
Z9 7
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 40
DI 10.1145/1529255.1529262
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700007
DA 2024-07-18
ER

PT J
AU Yan, T
   Wong, MDF
AF Yan, Tan
   Wong, Martin D. F.
TI Theories and Algorithms on Single-Detour Routing for Untangling Twisted
   Bus
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Theory; Bus routing; dynamic programming; printed
   circuit board (PCB); single-detour routing; twisted bus
AB Previous works on PCB bus routing assume matched pin ordering on both sides. But in practice, the pin ordering might be mismatched and the nets become twisted. In this article, we propose a preprocessing step to untangle such twisted nets. We also introduce a practical routing style, which we call single-detour routing, to simplify the untangling problem. We then present a necessary and sufficient condition for the existence of single-detour routing solutions. Furthermore, we present a dynamic-programming-based algorithm to solve the single-detour untangling problem with consideration of wire capacity between adjacent pins. Our algorithm produces an optimal single-detour routing solution that rematches the pin ordering. By integrating our algorithm into the bus router in a previous length-matching router, we show that many routing problems that cannot be solved previously can now be solved with insignificant increase in runtime.
C1 [Yan, Tan; Wong, Martin D. F.] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Yan, T (corresponding author), Univ Illinois, Coordinated Sci Lab, 1308 W Main St, Urbana, IL 61801 USA.
EM tanyan2@illinois.edu; mdfwong@illinois.edu
OI Wong, Martin DF/0000-0001-8274-9688
CR Cormen Thomas H., 2001, INTRO ALGORITHMS
   Kong H, 2007, IEEE IC CAD, P390, DOI 10.1109/ICCAD.2007.4397296
   Kubo Y, 2005, INTEGRATION, V38, P439, DOI 10.1016/j.vlsi.2004.07.008
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P490, DOI 10.1109/TCAD.2005.853685
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P1510, DOI 10.1109/TCAD.2005.857376
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P2784, DOI 10.1109/TCAD.2006.882584
   Ritchey L.W., 2003, Right the First Time: A Practical Handbook on High Speed PCB and System Design
   RITCHEY LW, 2000, PRINTED CIRC DES MAG
   Skiena S. S, 1998, The Algorithm Design Manual
   TUMMALA RR, 1997, MICROELECTRONICS P 2
   Wiens D., 2000, Printed circuit board routing at the threshold
   Yan T, 2007, IEEE IC CAD, P396, DOI 10.1109/ICCAD.2007.4397297
NR 12
TC 3
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 46
DI 10.1145/1529255.1529268
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700013
DA 2024-07-18
ER

PT J
AU Palkovic, M
   Catthoor, F
   Corporaal, H
AF Palkovic, Martin
   Catthoor, Francky
   Corporaal, Henk
TI Trade-Offs in Loop Transformations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Data transfer and storage exploration; optimization;
   loop transformations; cost components; trade-offs
AB Nowadays, multimedia systems deal with huge amounts of memory accesses and large memory footprints. To alleviate the impact of these accesses and reduce the memory footprint, high-level memory exploration and optimization techniques have been proposed. These techniques try to more efficiently utilize the memory hierarchy. An important step in these optimization techniques are loop transformations (LT). They have a crucial effect on later data memory footprint optimization steps and code generation. However, the state-of-the-art work has focused only on individual objectives. The main one in literature involves improving the locality of data accesses, and thus reducing the data memory footprint. It does not consider the trade-offs in the LT step in relation to successive optimization steps. Therefore, it is not globally efficient in mapping the application on the target platform.
   In this article we will discuss several trade-offs during the loop transformations. To our knowledge, we are the first ones considering these global trade-offs. Previous work always gave mostly one solution, having the best locality and thus the optimized memory footprint, even though some research in two-dimensional trade-offs in this area exists as well. We start from this state-of-the-art solution with minimal footprint. We show that by sacrificing the footprint, we can obtain gains in data reuse (crucial for energy reduction) and reduce the control-flow complexity. We demonstrate our approach on a real-life application, namely the QSDPCM video coder. At the end, we show that considering trade-offs for this application leads to 16% energy reduction in a two-layer memory subsystem and 10% cycle reduction on the ARM platform.
C1 [Palkovic, Martin; Catthoor, Francky] IMEC, SSET, B-3001 Louvain, Belgium.
   [Corporaal, Henk] TU Eindhoven, NL-5612 AZ Eindhoven, Netherlands.
C3 IMEC; Eindhoven University of Technology
RP Palkovic, M (corresponding author), IMEC, SSET, Kapeldreef 75, B-3001 Louvain, Belgium.
EM palkovic@imec.be; catthoor@imec.be; h.corporaal@tue.nl
CR ABSAR J, 2003, CALL INSTANCE BASED
   ALLEN R, 1987, ACM T PROGR LANG SYS, V9, P491, DOI 10.1145/29873.29875
   Ancourt C, 1997, IEEE INT CONF ASAP, P350, DOI 10.1109/ASAP.1997.606840
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   BANERJEE U, 1993, P IEEE, V81, P211, DOI 10.1109/5.214548
   Bastoul C, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P7, DOI 10.1109/PACT.2004.1342537
   Bastoul Cedric., 2003, International Workshop on Languages and Compilers for Parallel Computing, P209
   Brockmeyer E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1070
   Carr S., 1994, SIGPLAN Notices, V29, P252, DOI 10.1145/195470.195557
   Catthoor F., 2002, DATA ACCESS STORAGE
   CATTHOOR F, 2005, META MODEL HUMAN INT
   CIERNIAK M, 1995, P SIGPLAN 95 C PROGR, P205, DOI DOI 10.1145/207110.207145
   Clauss P, 1998, J VLSI SIG PROCESS S, V19, P179, DOI 10.1023/A:1008069920230
   DANCKAERT K, 2003, P INT C COMP ARCH SY
   DARTE A, 1995, J PARALLEL DISTR COM, V29, P43, DOI 10.1006/jpdc.1995.1105
   DEGREEF E, 1997, J PARALL COMPUT, V23, P12
   DEMAN H, 1990, P IEEE, V78, P319, DOI 10.1109/5.52215
   DEZAN C, 1992, ALGORITHMS AND PARALLEL VLSI ARCHITECTURE II, P325
   Falk H, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P410
   FEAUTRIER P, 1992, INT J PARALLEL PROG, V21, P389, DOI 10.1007/BF01379404
   Fraboulet A., 1999, Proceedings 12th International Symposium on System Synthesis, P71, DOI 10.1109/ISSS.1999.814263
   Franke Bjorn, 2003, ACM Trans. Embedded Computing Systems, V2, P132
   HU Q, 2007, THESIS NORWAY U SCI
   Kandemir M, 2001, IEEE T COMPUT, V50, P1321, DOI 10.1109/TC.2001.970571
   Kelly W., 1993, CSTR3193 U MAR DEP C
   KJELDSBERG P, 2001, THESIS NORWEGIAN U S
   Li W., 1992, P 5 ANN WORKSH LANG
   MANJIAKIAN N, 1995, CSRI315 U TOR
   MENG TH, 1995, P IEEE, V83, P659, DOI 10.1109/5.371972
   OLSEN R, 1992, 24 ACAPS
   PALKOVIC M, 2006, INT J EMBED IN PRESS
   POLYCHRONOPOULOS CD, 1988, IEEE T COMPUT, V37, P991, DOI 10.1109/12.2249
   PUGH W, 1992, COMMUN ACM, V35, P8
   Qin W, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P556
   QUILLERE F, 2000, INT J PARALL PROGRAM, V28, P5
   SARKAR V, 1991, P 1991 ACM INT C SUP, P194
   SCHUSTER T, 2007, P INT C EMB COMP SYS, P322
   Séméria L, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P340, DOI 10.1109/ICCAD.1998.742894
   SONG Y, 2001, INT C SUP, P50
   STROBACH P, 1988, P 4 EUR SIGN PROC C, P1141
   THIES W, 2001, P ACM SIGPLAN 01 C P, P232
   Van Achteren T, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P428, DOI 10.1109/DATE.2002.999206
   van Swaaij M. F. X. B., 1992, Proceedings. The European Conference on Design Automation (Cat. No.92TH0414-3), P8, DOI 10.1109/EDAC.1992.205882
   VANBROEKHOVEN P, 2003, P SIGPLAN C LANG COM, P24
   VANDERAA T, 2005, P 3 WORKSH EMB SYST, P121
   VERDOOLAEGE S, 2003, P IEEE 14 INT C APPL
   WILDE DK, 1993, THESIS OREGON STATE
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   Yang P, 2001, IEEE DES TEST COMPUT, V18, P46, DOI 10.1109/54.953271
NR 49
TC 3
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 22
DI 10.1145/1497561.1497565
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400004
DA 2024-07-18
ER

PT J
AU Nourani, M
   Tehranipour, MH
AF Nourani, M
   Tehranipour, MH
TI RL-Huffman encoding for test compression and power reduction in scan
   applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; algorithms; compression ratio; decompression; Huffman encoding;
   runlength encoding; scan-in test power; switching activities; test
   pattern compression; test compression; power reduction; scan
   applications
ID DISSIPATION; CIRCUITS
AB This article mixes two encoding techniques to reduce test data volume, test pattern delivery time, and power dissipation in scan test applications. This is achieved by using run-length encoding followed by Huffman encoding. This combination is especially effective when the percentage of don't cares in a test set is high, which is a common case in today's large systems-on-chips (SoCs). Our analysis and experimental results confirm that achieving up to an 89% compression ratio and a 93% scan-in power reduction is possible for scan-testable circuits such as ISCAS89 benchmarks.
C1 Univ Texas, Erik Jonsson Sch Engn & Comp Sci, Ctr Integrated Circuits & Syst, Richardson, TX 75083 USA.
C3 University of Texas System; University of Texas Dallas
RP Univ Texas, Erik Jonsson Sch Engn & Comp Sci, Ctr Integrated Circuits & Syst, Box 830688, Richardson, TX 75083 USA.
EM nourani@utdallas.edu; mht021000@utdallas.edu
CR Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
   Benes M, 1998, ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, P43, DOI 10.1109/ASYNC.1998.666493
   Bonhomme Y, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P253, DOI 10.1109/ATS.2001.990291
   Chandra A, 2002, DES AUT CON, P673, DOI 10.1109/DAC.2002.1012710
   Chandra A, 2002, IEEE T COMPUT AID D, V21, P597, DOI 10.1109/43.998630
   Chandra A, 2001, IEEE VLSI TEST SYMP, P42, DOI 10.1109/VTS.2001.923416
   Chandra A., 2000, Proceedings 18th IEEE VLSI Test Symposium, P113, DOI 10.1109/VTEST.2000.843834
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Cover Thomas A., 1991, ELEM INF THEORY, DOI 10.1002/047174882X
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Das D, 2000, INT TEST CONF P, P115, DOI 10.1109/TEST.2000.894198
   Girard P., 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), P296, DOI 10.1109/ISCAS.1998.706917
   GOLOMB SW, 1966, IEEE T INFORM THEORY, V12, P399, DOI 10.1109/TIT.1966.1053907
   Gonciari PT, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P604, DOI 10.1109/DATE.2002.998363
   Hamzaoglu I., 2000, Proceedings 18th IEEE VLSI Test Symposium, P369, DOI 10.1109/VTEST.2000.843867
   HELLEBRAND S, 1995, IEEE T COMPUT, V44, P223, DOI 10.1109/12.364534
   Hsu FF, 2001, INT TEST CONF P, P538, DOI 10.1109/TEST.2001.966672
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Iyengar V, 1998, IEEE VLSI TEST SYMP, P418, DOI 10.1109/VTEST.1998.670900
   Jas A, 1999, IEEE VLSI TEST SYMP, P114, DOI 10.1109/VTEST.1999.766654
   Khoche A, 2002, IEEE VLSI TEST SYMP, P97, DOI 10.1109/VTS.2002.1011118
   Knieser MJ, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P116
   KOENMANN B, 2000, SMARTBIST
   Krishna C, 2001, INT TEST CONF P, P885, DOI 10.1109/TEST.2001.966711
   Lin CH, 1998, ELECTRON LETT, V34, P240, DOI 10.1049/el:19980150
   MCAULEY A, 1993, P INFOCOM 93
   *MENT GRAPH CORP, 2002, US MAN FASTSC
   NICOLICI N, 2000, DES AUT TEST EUR DAT, P715
   Rabaey J.M., 2002, Digital Integrated CircuitA Design Perspective, V2nd ed.
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Reddy SM, 2002, IEEE VLSI TEST SYMP, P103, DOI 10.1109/VTS.2002.1011119
   Rosinger P, 2001, ELECTRON LETT, V37, P1434, DOI 10.1049/el:20010981
   Rosinger PM, 2002, IEE P-COMPUT DIG T, V149, P188, DOI 10.1049/ip-cdt:20020450
   RUDBERG MK, 1997, P 1997 IEEE INT S CI, V3, P2080
   Sankaralingam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P35, DOI 10.1109/VTEST.2000.843824
   *SYN INC, 2002, US MAN SYN TOOLS VER
   TEHRANIPOUR MH, 2002, UTD10052002 DEP EE U
   TEHRANIPOUR MH, 2003, P VLSI TEST S VTS03
   Wang SJ, 2001, DES AUT CON, P162, DOI 10.1109/DAC.2001.935496
   Wang SM, 1997, DES AUT CON, P614, DOI 10.1145/266021.266298
   Wolff FG, 2002, INT TEST CONF P, P331, DOI 10.1109/TEST.2002.1041776
   Würtenberger A, 2003, INT TEST CONF P, P451, DOI 10.1109/TEST.2003.1270870
   Zorian Y, 1999, COMPUTER, V32, P52, DOI 10.1109/2.769444
NR 43
TC 93
Z9 104
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 91
EP 115
DI 10.1145/1044111.1044117
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400006
DA 2024-07-18
ER

PT J
AU Sundararajan, V
   Sapatnekar, SS
   Parhi, KK
AF Sundararajan, V
   Sapatnekar, SS
   Parhi, KK
TI A new approach for integration of min-area retiming and min-delay
   padding for simultaneously addressing short-path and long-path
   constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; theory; minimum area retiming; application of mincost
   network flow; minimum delay padding; longpath cricuit constraints;
   shortpath circuit constraints
AB This article describes a polynomial time algorithm for min-area retiming for edge-triggered circuits to handle both setup and hold constraints. Given a circuit G and a target clock period c, our algorithm either outputs a retimed version of G satisfying setup and hold constraints or reports that such a solution is not possible, in O(|V|(3)log|V|log(|V|C)) steps, where |V| corresponds to number of gates in the circuit and C is equal to the number of registers in the circuit. This is the first polynomial-time algorithm ever reported for min-area retiming with constraints on both long and short-paths. An alternative problem formulation that takes practical issues into consideration and lowers the problem complexity is also developed. Both the problem formulations have many parallels with the original formulation of long path only retiming by Leiserson and Saxe and all the speed improvements that have been obtained on that problem statement are also demonstrated in simulation for the approach presented here. Finally, a basis is provided for deriving efficient heuristics for addressing both long-path and short-path requirements by combining the techniques of retiming and min-delay padding.
C1 Univ Minnesota, Dept ECE, Minneapolis, MN 55455 USA.
   Texas Instruments Inc, Dallas, TX 75243 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   Texas Instruments
RP Texas Instruments Inc, Dallas, TX 75243 USA.
EM vijay@ti.com; sachin@ece.umn.edu; parhi@ece.umn.edu
RI Parhi, Keshab K./AAQ-1793-2021
OI Parhi, Keshab K./0000-0001-6543-2793; Sapatnekar,
   Sachin/0000-0002-5353-2364
CR Cormen T.H., 1990, Introduction to Algorithms
   Dey S., 1994, Proceedings 12th IEEE VLSI Test Symposium (Cat. No.94TH0645-2), P28, DOI 10.1109/VTEST.1994.292338
   EBELING C, 1993, P IEEE ACM INT C COM, P288
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Goldberg A.V., 1989, Technical report, DTIC Document
   JOY DA, 1993, IEEE T COMPUT AID D, V12, P461, DOI 10.1109/43.229730
   LEISERSON CE, 1983, J VLSI COMPUT SYST, V1, P41
   Maheshwari N, 1999, IEEE T COMPUT AID D, V18, P1249, DOI 10.1109/43.784118
   Maheshwari N, 1998, IEEE T VLSI SYST, V6, P74, DOI 10.1109/92.661250
   MALIK S, 1990, P HAW INT C SYST SCI
   Papaefthymiou MC, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P396, DOI 10.1109/ICCAD.1998.742903
   Sapatnekar SS, 1996, IEEE T COMPUT AID D, V15, P1237, DOI 10.1109/43.541443
   SHENOY N, 1994, IEEE IC CAD, P226
   SHENOY NV, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P156, DOI 10.1109/ICCAD.1993.580048
   Sundararajan V, 1999, 20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, P170, DOI 10.1109/ARVLSI.1999.756047
   Weste N.H. E., 1993, Principles of CMOS VLSI Design: A Systems Perspective, Vsecond
NR 16
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2004
VL 9
IS 3
BP 273
EP 289
DI 10.1145/1013948.1013949
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 847DU
UT WOS:000223373700001
DA 2024-07-18
ER

PT J
AU Niggemeyer, D
   Rudnick, EM
AF Niggemeyer, D
   Rudnick, EM
TI A data acquisition methodology for on-chip repair of embedded memories
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; diagnosis; memory test; on-chip repair; built-in self-test;
   column failures; coupling faults; embedded memory; march tests
AB Systems-on-Chips often contain a large amount of embedded memory. In order to obtain sufficiently high yield, efficient diagnosis and repair facilities are needed for the memories. A novel and efficient approach for collecting complete failure data during on-chip memory testing is proposed that can be combined with a row/column reconfiguration algorithm for complete on-chip memory repair. A sequence of diagnostic tests of linear order is utilized that detects and localizes all cells involved in single-cell faults and two-cell coupling faults, such as idempotent coupling faults, and provides this information to on-chip circuitry for memory repair. Failure data are collected at the operating speed of the memory-under-test so that tests can be applied at speed. The data acquisition circuitry evaluates the test results and classifies faults as column failures, coupling faults, or single-cell faults for near-optimal allocation of spare resources. The proposed test and data acquisition algorithm can be realized as compact Built-In Self-Test (BIST) circuitry using standard design libraries.
C1 Imagin Design Consulting, Shrewsbury, MA 01545 USA.
RP Niggemeyer, D (corresponding author), Imagin Design Consulting, POB 138, Shrewsbury, MA 01545 USA.
EM dirk.niggemeyer@imaginic.com; liz.rudnick@imaginic.com
CR Bergfeld T. J., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P305, DOI 10.1109/DATE.2000.840288
   BHAVSAR DK, 1999, P INT TEST C ITC, P311
   CHANG MF, 1989, IEEE T COMPUT, V38, P493, DOI 10.1109/12.21142
   DEKKER R, 1988, P IEEE INT TEST C, P343
   Dreibelbis J, 1998, IEEE J SOLID-ST CIRC, V33, P1731, DOI 10.1109/4.726568
   Kawagoe T, 2000, INT TEST CONF P, P567, DOI 10.1109/TEST.2000.894250
   Kim I, 1998, INT TEST CONF P, P1112, DOI 10.1109/TEST.1998.743312
   Kim K, 1998, IEEE T ELECTRON DEV, V45, P598, DOI 10.1109/16.661221
   Kim VK, 1997, REC IEEE INT WKSHP M, P21, DOI 10.1109/MTDT.1997.619390
   MAZUMDER P, 1987, P IEEE INT TEST C, P1072
   NAKAHARA S, 1999, P INT TEST C ITC, P301
   Niggemeyer D, 2001, IEEE VLSI TEST SYMP, P299, DOI 10.1109/VTS.2001.923453
   Schanstra I, 1998, INT TEST CONF P, P872, DOI 10.1109/TEST.1998.743277
   *SYN INC, 2000, SYN DES COMP 2000 05
   van de Goor A. J., 1991, TESTING SEMICONDUCTO
   van der Goor AJ, 2000, INT TEST CONF P, P426, DOI 10.1109/TEST.2000.894234
   Yarmolik V. N., 1997, Automatic Control and Computer Sciences, V31, P11
   Youngs L, 1997, IEEE DES TEST COMPUT, V14, P18, DOI 10.1109/54.573354
   [No title captured]
NR 19
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 560
EP 576
DI 10.1145/944027.944037
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900010
DA 2024-07-18
ER

PT J
AU Edwards, SA
AF Edwards, SA
TI Tutorial: Compiling concurrent languages for sequential processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE languages; compilation; concurrency; Esterel; Lustre; Verilog; Petri
   nets; sequential; code generation; communication; dataflow;
   discrete-event; partial evaluation
ID SYNCHRONOUS DATA-FLOW; PROGRAMMING LANGUAGE; SOFTWARE; SYSTEMS; ESTEREL;
   SIGNAL; IMPLEMENTATION; GENERATION; SIMULATION; NETWORKS
AB Embedded systems often include a traditional processor capable of executing sequential code, but both control and data-dominated tasks are often more naturally expressed using one of the many domain-specific concurrent specification languages. This article surveys a variety of techniques for translating these concurrent specifications into sequential code. The techniques address compiling a wide variety of languages, ranging from dataflow to Petri nets. Each uses a different method, to some degree chosen to match the semantics of concurrent language. Each technique is considered to consist of a partial evaluator operating on an interpreter. This combination provides a clearer picture of how parts of each technique could be used in a different setting.
C1 Columbia Univ, Dept Comp Sci, New York, NY 10027 USA.
   Synopsys Inc, Mountain View, CA USA.
C3 Columbia University; Synopsys Inc
RP Columbia Univ, Dept Comp Sci, 1214 Amsterdam Ave MC 0401, New York, NY 10027 USA.
EM sedwards@cs.columbia.edu
RI Edwards, Stephen Anthony/HKP-1916-2023
OI Edwards, Stephen Anthony/0000-0003-2609-4861
CR ACKAD C, 1998, IFIP C P, V155, P73
   [Anonymous], 2007, Logic synthesis and verification algorithms
   [Anonymous], M DEADLINES HARD REA
   [Anonymous], P CAID 93
   [Anonymous], 1974, INFORM PROCESSING
   [Anonymous], 1993, Partial Evaluation and Automatic Program Generation
   [Anonymous], 1981, Technical Report DAIMI FN-19
   Balarin F, 1999, IEEE T COMPUT AID D, V18, P834, DOI 10.1109/43.766731
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   BERRY G, 1992, PHILOS T R SOC A, V339, P87, DOI 10.1098/rsta.1992.0027
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry G., 2000, ESTEREL V5 LANGUAGE
   BERRY G, 1984, SEM CONC, P389
   Berry Gerard, 1999, The constructive semantics of pure Esterel.
   BERTIN V, 1999, P GRAIS HM AAA LILL
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Bhattacharyya SS, 2000, IEEE T CIRCUITS-II, V47, P849, DOI 10.1109/82.868454
   BHATTACHARYYA SS, 1993, P IEEE WORKSH VLSI S, V6, P188
   BILSEN G, 1995, P IEEE INT C AC SPEE, P3255
   BOUSSINOT F, 1992, RC REFERENCE MANUAL
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   BRZOZOWSKI JA, 1964, J ACM, V11, P481, DOI 10.1145/321239.321249
   BUCK JT, 1993, M9369 UCBERL
   BUCK JT, 1994, 28 AS C SIGN SYST CO, P508
   CARDELLI L, 1985, P 12 ACM ANN C COMP
   Caspi P., 1987, ACM S PRINC PROGR LA
   CHIODO M, 1995, P 32 DES AUT C SAN F, P587
   Cortadella J, 2000, DES AUT CON, P489, DOI 10.1145/337292.337553
   CORTADELLA J, 1999, LSI9947R U POL CAT D
   Edwards SA, 2002, IEEE T COMPUT AID D, V21, P169, DOI 10.1109/43.980257
   Edwards SA, 2000, DES AUT CON, P322, DOI 10.1145/337292.337429
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   FRENCH R, 1995, P 1995 DES AUT C, P151
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Gonthier G., 1988, Semantiques et modeles d'execution des langages reactifs synchrones
   HALBWACHS N, 1991, P IEEE, V79, P1305, DOI 10.1109/5.97300
   HALBWACHS N, 1991, LECT NOTES COMPUTER, V528
   Halbwachs Nicolas., 1993, Synchronous Programming of Reactive Systems
   Harel D., 1996, ACM Transactions on Software Engineering and Methodology, V5, P293, DOI 10.1145/235321.235322
   HAREL D, 1987, SCI COMPUT PROGRAM, V8, P231, DOI 10.1016/0167-6423(87)90035-9
   Hoare CAR., 1985, Communicating Sequential Processes
   Hopcroft J.E., 1979, Introduction to Automata Theory, Languages, and Computation
   Hudak P, 1998, FIFTH INTERNATIONAL CONFERENCE ON SOFTWARE REUSE - PROCEEDINGS, P134, DOI 10.1109/ICSR.1998.685738
   *IEEE, 1996, IEEE STAND HARDW DES, P1364
   Kahn Gilles, 1977, Information Processing, P993
   Labrosse J, 1998, MICROC OS 2
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   LEE EA, 1995, P IEEE, V83, P773, DOI 10.1109/5.381846
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   Lengauer T., 1979, ACM T PROGR LANG SYS, V1, P121, DOI 10.1145/357062.357071
   Lin B, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P211, DOI 10.1109/DATE.1998.655859
   Madisetti V. K., 1991, ACM Transactions on Modeling and Computer Simulation, V1, P244, DOI 10.1145/140765.140783
   McMillan KennethL., 1993, CAV 92 P 4 INT WORKS, P164, DOI [10.1007/3-540-56496-914, DOI 10.1007/3-540-56496-914]
   MCMILLAN KL, 1995, FORM METHOD SYST DES, V6, P45, DOI 10.1007/BF01384314
   MURATA T, 1989, P IEEE, V77, P541, DOI 10.1109/5.24143
   PARKS TM, 1995, M95105 UCBERL
   Petri CA, 1962, THESIS I INSTRUMENTE
   Sgroi M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P805, DOI 10.1109/DAC.1999.782140
   SGROI M, 1998, M989 UCBERL
   Shiple TR, 1996, EUR CONF DESIG AUTOM, P328, DOI 10.1109/EDTC.1996.494321
   Silberschatz Abraham., 1998, OPERATING SYSTEMS CO
   SIMONS B, 1993, TR03465 IBM TER LAB
   Steensgaard B., 1993, MSRTR9314 MICR
   Strehl K, 1999, HARDW SOFTW CODES, P173, DOI 10.1109/HSC.1999.777427
   Tanenbaum A.S., 1992, Modern Operating Systems
   Thibault SA, 1999, IEEE T SOFTWARE ENG, V25, P363, DOI 10.1109/32.798325
   Thomas D., 1998, VERILOG HARDWARE DES, V4th
   ULRICH EG, 1969, COMMUN ACM, V12, P102, DOI 10.1145/362848.362870
   ULRICH EG, 1965, P ACM NAT C, P437
   WEIL D, 2000, P INT C COMP ARCH SY, P2
   ZHU X, 1999, P INT C COMP DES ICC, P646
NR 73
TC 32
Z9 33
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2003
VL 8
IS 2
BP 141
EP 187
DI 10.1145/762488.762489
PG 47
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 665NA
UT WOS:000182126100001
DA 2024-07-18
ER

PT J
AU Van Achteren, T
   Catthoor, F
   Lauwereins, R
   Deconinck, G
AF Van Achteren, T
   Catthoor, F
   Lauwereins, R
   Deconinck, G
TI Search space definition and exploration for nonuniform data reuse
   opportunities in data-dominant applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; memory hierarchy; data reuse; power consumption
ID LOCALITY; LOOP
AB Efficient exploitation of temporal locality in the memory accesses on array signals can have a very large impact on the power consumption in embedded data dominated applications. The effective use of an optimized custom memory hierarchy or a customized software controlled mapping on a predefined hierarchy is crucial for this. Only recently have effective systematic techniques to deal with this specific design step begun to appear. They are still limited in their exploration scope. In this paper we construct the design space by introducing three parameters which determine how and when copies are made between different levels in a hierarchy, and determine their impact on the total memory size, storage-related power consumption, and code complexity. Strategies are then established for an efficient exploration, such that cost-effective solutions for the memory size/power trade-off can be achieved. The effectiveness of the techniques is demonstrated for several real-life image processing algorithms.
C1 IMEC DESICS, B-3001 Heverlee, Belgium.
   Katholieke Univ Leuven ESAT, B-3001 Heverlee, Belgium.
C3 IMEC; KU Leuven
RP IMEC DESICS, Kapeldreef 75, B-3001 Heverlee, Belgium.
EM Tanja.VanAchteren@imec.be; Francky.Catthoor@imec.be;
   Rudy.Lauwereins@imec.be; Geert.Deconinck@esat.kuleuven.ac.be
RI Deconinck, Geert/H-9508-2014
OI Deconinck, Geert/0000-0002-2225-3987; Van Achteren,
   Tanja/0000-0003-0891-2832
CR Achteren TV, 2000, DES AUTOM EMBED SYST, V5, P313, DOI 10.1023/A:1008958303888
   [Anonymous], 1990, Computer Architecture: A Quantitative Approach
   BALAKRISHNAN M, 1988, IEEE T COMPUT AID D, V7, P536, DOI 10.1109/43.3188
   BANERJEE U, 1993, P IEEE, V81, P211, DOI 10.1109/5.214548
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Benini L, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1109/LPE.2000.876761
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Catthoor F., 2002, DATA ACCESS STORAGE
   DEKLERCK R, 1993, IMAGE VISION COMPUT, V11, P486, DOI 10.1016/0262-8856(93)90068-R
   Diguet JP, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P30, DOI 10.1109/LPE.1997.621203
   GANNON D, 1988, J PARALLEL DISTR COM, V5, P587, DOI 10.1016/0743-7315(88)90014-7
   HILL MD, 1987, THESIS U CALIFORNIA
   Jacob BL, 1996, IEEE T COMPUT, V45, P1180, DOI 10.1109/12.543711
   Kandemir M, 1999, IEEE T COMPUT, V48, P159, DOI 10.1109/12.752657
   KANDEMIR M, 2001, DES AUT C DAC LAS VE
   KHOURI KS, 1999, ICCAD, P482
   Kolson DJ, 1996, IEEE T COMPUT AID D, V15, P1354, DOI 10.1109/43.543768
   KOMAREK T, 1989, IEEE T CIRCUITS SYST, V36, P1301, DOI 10.1109/31.44346
   KULKARNI D, 1994, LINEAR LOOP TRANSFOR
   LIU LH, 1994, PR IEEE COMP DESIGN, P46, DOI 10.1109/ICCD.1994.331852
   McKinley KS, 1996, ACM T PROGR LANG SYS, V18, P424, DOI 10.1145/233561.233564
   Nachtergaele L, 1996, VLSI SIGNAL PROCESSING, IX, P115, DOI 10.1109/VLSISP.1996.558310
   NACHTERGAELE L, 1996, IEEE WORKSH VLSI SIG
   Panda P.R., 1999, MEMORY ISSUES EMBEDD
   Panda PR, 1996, 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, P90, DOI 10.1109/ISSS.1996.565886
   Przybylski S., 1988, 15th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No.88CH2545-2), P290, DOI 10.1109/ISCA.1988.5239
   Robinson JA, 1997, IEEE T IMAGE PROCESS, V6, P601, DOI 10.1109/83.563325
   Schmit H, 1997, IEEE T VLSI SYST, V5, P101, DOI 10.1109/92.555990
   Shiue WT, 2000, 2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, P529, DOI 10.1109/SIPS.2000.886751
   Smith SM, 1997, INT J COMPUT VISION, V23, P45, DOI 10.1023/A:1007963824710
   SOUDRIS D, 2000, IEEE WORKSH POW TIM, P343
   Van Achteren T, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P428, DOI 10.1109/DATE.2002.999206
   Van Achteren T, 2000, PROC INT SYMP SYST, P115, DOI 10.1109/ISSS.2000.874037
   WUYTACK S, 1994, IEEE INT WORKSH LOW, P203
   ZHAO Y, 1999, 36 ACM IEEE DES AUT, P811
NR 35
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2003
VL 8
IS 1
BP 125
EP 139
DI 10.1145/606603.606610
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 645CX
UT WOS:000180959600007
DA 2024-07-18
ER

PT J
AU Dong, X
   Chen, YF
   Chen, J
   Wang, YC
   Li, J
   Ni, TM
   Shi, ZG
   Yin, XZ
   Zhuo, C
AF Dong, Xiao
   Chen, Yufei
   Chen, Jun
   Wang, Yucheng
   Li, Ji
   Ni, Tianming
   Shi, Zhiguo
   Yin, Xunzhao
   Zhuo, Cheng
TI Worst-case Power Integrity Prediction Using Convolutional Neural Network
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power distribution network; power integrity; sign-off; dynamic noise
   validation; bump current prediction; convolutional neural network
ID GRID ANALYSIS
AB Power integrity analysis is an essential step in power distribution network (PDN) sign-off to ensure the performance and reliability of chips. However, with the growing PDN size and increasing scenarios to be validated, it becomes very time- and resource-consuming to conduct full-stack PDN simulation to check the power integrity for different test vectors. Recently, various works have proposed machine learning-based methods for PDN power integrity prediction, many of which still suffer from large training overhead, inefficiency, or non-scalability. Thus, this article proposed an efficient and scalable framework for the worst-case power integrity prediction, which can handle general tasks including dynamic noise prediction and bump current prediction. The framework first reduces the spatial and temporal redundancy in the PDN and input current vector and then employs efficient feature extraction as well as a novel convolutional neural network architecture to predict the worst-case power integrity. Experimental results show that the proposed framework consistently outperforms the commercial tool and the state-of-the-art machine learning method with only 0.63-1.02% mean relative error and 25-69x speedup for noise prediction and 0.22-1.06% mean relative error and 24-64x speedup for bump current prediction.
C1 [Dong, Xiao; Chen, Yufei; Shi, Zhiguo; Yin, Xunzhao; Zhuo, Cheng] Zhejiang Univ, Hangzhou 310027, Peoples R China.
   [Chen, Jun; Wang, Yucheng; Li, Ji] Giga Design Automat Co Ltd, Shenzhen 518055, Peoples R China.
   [Ni, Tianming] Anhui Polytech Univ, Wuhu 241000, Peoples R China.
   [Zhuo, Cheng] Key Lab Collaborat Sensing & Autonomous Unmanned, Hangzhou 310015, Peoples R China.
C3 Zhejiang University; Anhui Polytechnic University
RP Zhuo, C (corresponding author), Zhejiang Univ, Hangzhou 310027, Peoples R China.; Zhuo, C (corresponding author), Key Lab Collaborat Sensing & Autonomous Unmanned, Hangzhou 310015, Peoples R China.
EM xdong@zju.edu.cn; chenyufei@zju.edu.cn; jchen@giga-da.com;
   ycwang@giga-da.com; jli@giga-da.com; tim-myni126@126.com;
   shizg@zju.edu.cn; xzyin1@zju.edu.cn; czhuo@zju.edu.cn
RI CHEN, YUFEI/KRO-7149-2024
FU National Key R&D Program of China [2021ZD0114703]; Zhejiang Provincial
   Key RD program [2020C01052]; National Natural Science Foundation of
   China [62034007, 62141404, 62174001]; Guangdong Provincial Key RD
   program [2021B1101270003]; Anhui Provincial Natural Science Foundation
   [2208085J02]
FX This work was supported in part by National Key R&D Program of China
   (Grant No. 2021ZD0114703), Zhejiang Provincial Key R&D program (Grant
   No. 2020C01052), National Natural Science Foundation of China (Grant No.
   62034007, 62141404 and 62174001), Guangdong Provincial Key R&D program
   (Grant No. 2021B1101270003) and Anhui Provincial Natural Science
   Foundation (Grant No. 2208085J02).
CR Arabi K, 2007, IEEE DES TEST COMPUT, V24, P236, DOI 10.1109/MDT.2007.79
   Chen CT, 2022, IEEE T COMPUT, V71, P2473, DOI 10.1109/TC.2021.3131850
   Chen HB, 2016, IEEE T COMPUT AID D, V35, P1811, DOI 10.1109/TCAD.2016.2523898
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Chen YF, 2022, ASIA S PACIF DES AUT, P641, DOI 10.1109/ASP-DAC52403.2022.9712511
   Chhabria VA, 2021, ASIA S PACIF DES AUT, P690, DOI 10.1145/3394885.3431583
   Chhabria VA, 2020, ASIA S PACIF DES AUT, P44, DOI 10.1109/ASP-DAC47756.2020.9045303
   Chiprout E, 2010, DES AUT CON, P940
   Dey S, 2021, IEEE COMP SOC ANN, P378, DOI 10.1109/ISVLSI51109.2021.00075
   Dey S, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3399677
   Dey S, 2020, DES AUT TEST EUROPE, P1520, DOI 10.23919/DATE48585.2020.9116536
   Fang YC, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240823
   Ho CT, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942110
   Huang X, 2016, IEEE T COMPUT AID D, V35, P1848, DOI 10.1109/TCAD.2016.2524540
   Jin WT, 2021, DES AUT CON, P919, DOI 10.1109/DAC18074.2021.9586239
   Kingma D. P., 2014, arXiv
   Lin SY, 2018, IEEE VLSI TEST SYMP
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Mishra V, 2013, DES AUT CON
   Mozaffari S. N, 2019, INT TEST CONF P, P1, DOI DOI 10.1109/itc44170.2019.9000171
   Pao CH, 2020, DES AUT TEST EUROPE, P1307, DOI 10.23919/DATE48585.2020.9116327
   Qian HF, 2005, IEEE T COMPUT AID D, V24, P1204, DOI 10.1109/TCAD.2005.850863
   Ronneberger O, 2015, LECT NOTES COMPUT SC, V9351, P234, DOI 10.1007/978-3-319-24574-4_28
   Sadiqbatcha S, 2020, IEEE T COMPUT AID D, V39, P885, DOI 10.1109/TCAD.2019.2907908
   Xie ZY, 2020, ASIA S PACIF DES AUT, P13, DOI 10.1109/ASP-DAC47756.2020.9045574
   Zhao M, 2000, DES AUT CON, P150, DOI 10.1145/337292.337355
   Zhao XQ, 2014, ICCAD-IEEE ACM INT, P218, DOI 10.1109/ICCAD.2014.7001355
   Zhou Han, 2020, P IEEE ACM INT C COM, P1
   Zhu ZY, 2003, DES AUT CON, P105, DOI 10.1109/DAC.2003.1218837
   Zhuo C, 2021, IEEE TEST EARLY ACCE, P1
   Zhuo C, 2008, IEEE T COMPUT AID D, V27, P738, DOI 10.1109/TCAD.2008.917587
   Zhuo C, 2020, IEEE T COMPUT AID D, V39, P1498, DOI 10.1109/TCAD.2019.2917844
   Zhuo C, 2019, IEEE T COMPUT AID D, V38, P1291, DOI 10.1109/TCAD.2018.2834438
   Zhuo C, 2015, IEEE T VLSI SYST, V23, P1760, DOI 10.1109/TVLSI.2014.2355230
NR 34
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 54
DI 10.1145/3564932
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400007
DA 2024-07-18
ER

PT J
AU Li, CQ
   An, CT
   Yang, F
   Zeng, X
AF Li, Chunqiao
   An, Chengtao
   Yang, Fan
   Zeng, Xuan
TI ESPSim: An Efficient Scalable Power Grid Simulator Based on Parallel
   Algebraic Multigrid
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power grid; transient analysis; parallel algebraic multigrid
ID TRANSIENT SIMULATION; SMOOTHED AGGREGATION; SOLVER
AB Fast verification for the extremely large-scale power grid is demanding as CMOS technology advances consistently. In this work, we propose ESPSim, an efficient scalable power grid simulator based on a parallel smoothed aggregation-based algebraic multigrid technique. ESPSim has the ability to do fast DC and transient analysis through MPI and adaptive timestep control mechanism. Thanks to the smoother applied on the prolongation operator, ESPSim copes well with the convergence rate on extremely large-scale power grid transient analysis. Extensive experiments are conducted with a variety of serial/parallel solvers. The runtime of ESPSim is linear with case size. With 16 processors, 1,000 timesteps transient analysis of 63.4M nodes can be completed in 22.1 min. Over 22x speedup compared to the well-known direct solver Cholmod is observed.
C1 [Li, Chunqiao; Yang, Fan; Zeng, Xuan] Fudan Univ, Microelect Dept, State Key Lab ASIC & Syst, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
   [An, Chengtao] Fudan Univ, Sch Math Sci, 220 Handan Rd, Shanghai 200433, Peoples R China.
C3 Fudan University; Fudan University
RP Yang, F; Zeng, X (corresponding author), Fudan Univ, Microelect Dept, State Key Lab ASIC & Syst, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
EM cqli18@fudan.edu.cn; 19110840013@fudan.edu.cn; yangfan@fudan.edu.cn;
   xzeng@fudan.edu.cn
RI zeng, xuan/KFR-4309-2024; Shen, Yan/KEJ-4617-2024; bai,
   yu/KHU-2608-2024; liu, miao/KGL-7043-2024
OI An, Chengtao/0000-0001-6456-2772
FU National Key R&D Program of China [2020YFA0711900, 2020YFA0711902];
   National Natural Science Foundation of China (NSFC) Research Projects
   [61822402, 62141407, 62090025, 61929102]
FX This research is supported partly by National Key R&D Program of China,
   Grants No. 2020YFA0711900 and No. 2020YFA0711902, partly by the National
   Natural Science Foundation of China (NSFC) Research Projects under
   Grants No. 61822402, No. 62141407, No. 62090025, and No. 61929102.
CR Achar R, 2011, IEEE T VLSI SYST, V19, P319, DOI 10.1109/TVLSI.2009.2031605
   Adelmann A, 2012, LECT NOTES COMPUT SC, V7133, P65
   BALAY S., 2021, PETSC WEB PAGE, DOI DOI 10.1016/J.PARCO.2021.102831
   Brezina M, 2004, SIAM J SCI COMPUT, V25, P1896, DOI 10.1137/S1064827502418598
   Briggs William, 2000, A Multigrid Tutorial, Vsecond
   Cai Y, 2008, INTEGRATION, V41, P153, DOI 10.1016/j.vlsi.2007.04.003
   Check Memory, 2021, CHECKING MEMORY PARA
   Chen TH, 2001, DES AUT CON, P559, DOI 10.1109/DAC.2001.935571
   Chen YQ, 2008, ACM T MATH SOFTWARE, V35, DOI 10.1145/1391989.1391995
   Cui GQ, 2019, DES AUT TEST EUROPE, P984, DOI [10.23919/DATE.2019.8715086, 10.23919/date.2019.8715086]
   Davis T., SuiteSparse
   De Sterck H, 2006, SIAM J MATRIX ANAL A, V27, P1019, DOI 10.1137/040615729
   De Sterck H, 2008, NUMER LINEAR ALGEBR, V15, P115, DOI 10.1002/nla.559
   Demidov D, 2019, LOBACHEVSKII J MATH, V40, P535, DOI 10.1134/S1995080219050056
   Demmel JW., 1997, Applied Numerical Linear Algebra, DOI [10.1137/1.9781611971446, DOI 10.1137/1.9781611971446]
   Grigori L, 2007, SIAM J SCI COMPUT, V29, P1289, DOI 10.1137/050638102
   Hao Zhuang, 2016, THESIS DEPT COMPUTER
   He Q, 2014, IEEE INT SYMP ELEC, P866, DOI 10.1109/ISEMC.2014.6899089
   HESTENES MR, 1952, J RES NAT BUR STAND, V49, P409, DOI 10.6028/jres.049.044
   Hypre User Guide, 2021, HYPRE SOFTWARE DOCUM
   Kielkowski R.M., 1998, Inside SPICE
   Lee YM, 2002, IEEE T COMPUT AID D, V21, P1343, DOI 10.1109/TCAD.2002.804082
   Lee YM, 2017, IEEE T COMPUT AID D, V36, P2052, DOI 10.1109/TCAD.2017.2681082
   Li P., 2021, IBM POWER GRID BENCH
   Lin Calvin., 2008, PRINCIPLES PARALLEL
   Liu ZQ, 2022, IEEE T COMPUT AID D, V41, P681, DOI 10.1109/TCAD.2021.3060647
   Liu Zhiqiang, 2021, PGRASS SOLVER PARALL
   Nassif SR, 2000, DES AUT CON, P156
   Notay Y, 2015, J COMPUT PHYS, V281, P237, DOI 10.1016/j.jcp.2014.10.043
   Notay Y, 2010, ELECTRON T NUMER ANA, V37, P123
   Parmetis User Guide, 2022, PARMETIS MANUAL VERS
   Qian HF, 2005, IEEE T COMPUT AID D, V24, P1204, DOI 10.1109/TCAD.2005.850863
   Saad Yousef., 2003, Iterative Methods for Sparse Linear Systems
   Sedgewick R., 2011, Algorithm
   Sun K, 2007, IEEE IC CAD, P54, DOI 10.1109/ICCAD.2007.4397243
   Vanek P, 1996, COMPUTING, V56, P179, DOI 10.1007/BF02238511
   Vanek P, 2001, NUMER MATH, V88, P559, DOI 10.1007/s002110000226
   Wang J, 2013, ICCAD-IEEE ACM INT, P548, DOI 10.1109/ICCAD.2013.6691169
   Webster R, 2001, INT J NUMER METH FL, V36, P743, DOI 10.1002/fld.153
   xxHash User Guide, 2021, XXHASH USER GUIDE
   Yang J., 2021, THU POWER GRID BENCH
   Yang JL, 2014, IEEE T VLSI SYST, V22, P2103, DOI 10.1109/TVLSI.2013.2282418
   Yang JL, 2012, ICCAD-IEEE ACM INT, P653
   Yu T, 2012, ICCAD-IEEE ACM INT, P647
   Yu T, 2012, ICCAD-IEEE ACM INT, P399
   Yvan Notay, 2021, AGMG SOFTWARE DOCUME
   Zhang L, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2806885
   Zhang Le, 2015, THESIS DEPT COMPUTER
   Zhu P, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P63
   Zhu ZY, 2003, DES AUT CON, P105, DOI 10.1109/DAC.2003.1218837
   Zhuang H., 2014, Proc. Design Automa- tion Conference (DAC), P1, DOI [10.1145/2593069.2593160, DOI 10.1145/2593069.2593160]
   Zhuang H, 2015, DES AUT CON, DOI 10.1145/2744769.2744793
   Zhuo C, 2008, IEEE T COMPUT AID D, V27, P738, DOI 10.1109/TCAD.2008.917587
   Zhuo Feng, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P647, DOI 10.1109/ICCAD.2008.4681645
NR 54
TC 2
Z9 2
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 5
DI 10.1145/3529533
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400005
DA 2024-07-18
ER

PT J
AU Gong, YF
   Yuan, G
   Zhan, Z
   Niu, W
   Li, ZG
   Zhao, P
   Cai, YX
   Liu, SJ
   Ren, B
   Lin, X
   Tang, XL
   Wang, YZ
AF Gong, Yifan
   Yuan, Geng
   Zhan, Zheng
   Niu, Wei
   Li, Zhengang
   Zhao, Pu
   Cai, Yuxuan
   Liu, Sijia
   Ren, Bin
   Lin, Xue
   Tang, Xulong
   Wang, Yanzhi
TI Automatic Mapping of the Best-Suited DNN Pruning Schemes for Real-Time
   Mobile Acceleration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Network pruning; mobile acceleration; neural architecture search
AB Weight pruning is an effective model compression technique to tackle the challenges of achieving real-time deep neural network (DNN) inference on mobile devices. However, prior pruning schemes have limited application scenarios due to accuracy degradation, difficulty in leveraging hardware acceleration, and/or restriction on certain types of DNN layers. In this article, we propose a general, fine-grained structured pruning scheme and corresponding compiler optimizations that are applicable to any type of DNN layer while achieving high accuracy and hardware inference performance. With the flexibility of applying different pruning schemes to different layers enabled by our compiler optimizations, we further probe into the new problem of determining the best-suited pruning scheme considering the different acceleration and accuracy performance of various pruning schemes. Two pruning scheme mapping methods-one -search based and the other is rule based-are proposed to automatically derive the best-suited pruning regularity and block size for each layer of any given DNN. Experimental results demonstrate that our pruning scheme mapping methods, together with the general fine-grained structured pruning scheme, outperform the state-of-the-art DNN optimization framework with up to 2.48x and 1.73x DNN inference acceleration on CIFAR-10 and ImageNet datasets without accuracy loss.
C1 [Gong, Yifan; Yuan, Geng; Zhan, Zheng; Li, Zhengang; Zhao, Pu; Cai, Yuxuan; Lin, Xue; Wang, Yanzhi] Northeastern Univ, Boston, MA 02115 USA.
   [Niu, Wei; Ren, Bin] Coll William & Mary, Williamsburg, VA USA.
   [Liu, Sijia] Michigan State Univ, E Lansing, MI 48824 USA.
   [Tang, Xulong] Univ Pittsburgh, Pittsburgh, PA USA.
C3 Northeastern University; William & Mary; Michigan State University;
   Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Gong, YF (corresponding author), Northeastern Univ, Boston, MA 02115 USA.
EM gong.yifa@northeastern.edu; yuan.geng@northeastern.edu;
   zhan.zhe@norlheastern.edu; wniu@email.wm.edu; li.zhezi@northeastern.edu;
   zhao.pu@northeastern.edu; cai.yuxu@northeastern.edu; liusiji5@msu.edu;
   bren@cs.wm.edu; xue.lin@northeastern.edu; tax6@pitt.edu;
   yanz.wang@northeastern.edu
RI Liu, Sijia/HZL-9543-2023; Niu, Wei/GRY-7041-2022; GONG,
   Yifan/ABD-9408-2020
OI Niu, Wei/0000-0002-2697-7042; GONG, Yifan/0000-0002-1100-810X; Zhao,
   Pu/0000-0001-5018-2859; Yuan, Geng/0000-0001-9844-992X; Tang,
   Xulong/0000-0002-3385-2053
FU National Science Foundation [CCF-1919117, CNS-1909172, CCF-2047516,
   CCF-1901378]; Jeffress Trust Awards in Interdisciplinary Research
FX This research was partially funded by the National Science Foundation
   (CCF-1919117, CNS-1909172, CCF-2047516 (CAREER), and CCF-1901378), and
   Jeffress Trust Awards in Interdisciplinary Research to William & Mary.
   Any opinions, findings, and conclusions or recommendations expressed in
   this material are those of the authors and do not necessarily reflect
   the views of NSF or Thomas F. and Kate Miller Jeffress Memorial Trust.
CR Ashari A, 2015, ACM SIGPLAN NOTICES, V50, P173, DOI [10.1145/2688500.2688521, 10.1145/2858788.2688521]
   Bezanson J, 2017, SIAM REV, V59, P65, DOI 10.1137/141000671
   Bochkovskiy A, 2020, Arxiv, DOI arXiv:2004.10934
   Boehm M, 2018, Arxiv, DOI arXiv:1801.00829
   Cai H, 2019, Arxiv, DOI arXiv:1812.00332
   Cai YX, 2021, AAAI CONF ARTIF INTE, V35, P955
   Candès EJ, 2008, J FOURIER ANAL APPL, V14, P877, DOI 10.1007/s00041-008-9045-x
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen YT, 2018, Arxiv, DOI arXiv:1812.06855
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Dai XL, 2019, IEEE T COMPUT, V68, P1487, DOI 10.1109/TC.2019.2914438
   Dai XL, 2020, IEEE T COMPUT, V69, P441, DOI 10.1109/TC.2019.2954495
   Dai XL, 2019, PROC CVPR IEEE, P11390, DOI 10.1109/CVPR.2019.01166
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dong PY, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218499
   Dong X., 2019, Advances in Neural Information Processing Systems, V32, P759
   Frankle J., 2018, P INT C LEARNING REP
   GitHub, ALIBABAMNN
   Guo Y., 2016, Advances in neural information processing systems, P1387
   Han S, 2016, Harvard Yenching Ins, V101, P123
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He Y, 2019, PROC CVPR IEEE, P4335, DOI 10.1109/CVPR.2019.00447
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hegde Gopalakrishna., 2016, Compliers, Architectures, and Sythesis of Embedded Systems (CASES), 2016 International Conference on, P1
   Huynh LN, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P82, DOI 10.1145/3081333.3081360
   Jian Tong, 2022, IEEE T MOBILE COMPUT
   Klein A, 2017, PR MACH LEARN RES, V54, P528
   Lane ND, 2016, 2016 15TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN)
   Lane ND, 2017, IEEE PERVAS COMPUT, V16, P82, DOI 10.1109/MPRV.2017.2940968
   Lane ND, 2015, PROCEEDINGS OF THE 2015 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING (UBICOMP 2015), P283, DOI 10.1145/2750858.2804262
   Li H., 2017, PROC 5 INT C LEARN R
   Li HJ, 2021, ASIA S PACIF DES AUT, P581, DOI 10.1145/3394885.3431627
   Li K, 2016, Arxiv, DOI [arXiv:1606.01885, DOI 10.48550/ARXIV.1606.01885]
   Li TH, 2019, PROC CVPR IEEE, P3972, DOI 10.1109/CVPR.2019.00410
   Li Yingwei, 2020, P INT C LEARNING REP
   Li ZA, 2020, Arxiv, DOI arXiv:2001.08839
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu N, 2019, Arxiv, DOI [arXiv:1907.03141, 10.1609/aaai.v34i04.5924]
   Liu N, 2020, AAAI CONF ARTIF INTE, V34, P4876
   Liu ZC, 2019, IEEE I CONF COMP VIS, P3295, DOI [10.1109/ICCV.2019.00339, 10.1109/ICCV.2019.00339D\]
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Liu Zhuang, 2018, P INT C LEARNING REP
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Ma XF, 2019, I C OPT COMMUN NETW, DOI 10.1109/icocn.2019.8934726
   Ma XL, 2020, Arxiv, DOI arXiv:1907.02124
   Ma XL, 2020, Arxiv, DOI arXiv:2001.08357
   Ma XL, 2020, AAAI CONF ARTIF INTE, V34, P5117
   Ma XL, 2020, ASIA S PACIF DES AUT, P301, DOI 10.1109/ASP-DAC47756.2020.9045658
   Min CH, 2018, Arxiv, DOI arXiv:1809.02220
   Niu W, 2020, Arxiv, DOI arXiv:2009.06823
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Ota K, 2017, ACM T MULTIM COMPUT, V13, DOI 10.1145/3092831
   PyTorch, PYTORCH MOBILE
   Ren A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P925, DOI 10.1145/3297858.3304076
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Sutton RS, 2000, ADV NEUR IN, V12, P1057
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   TensorFlow, TensorFlow Lite
   Wen W, 2016, ADV NEUR IN, V29
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Xiaolong Ma, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12358), P629, DOI 10.1007/978-3-030-58601-0_37
   Xu MW, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P129, DOI 10.1145/3241539.3241563
   Yang TJ, 2018, LECT NOTES COMPUT SC, V11214, P289, DOI 10.1007/978-3-030-01249-6_18
   Yao SC, 2017, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB (WWW'17), P351, DOI 10.1145/3038912.3052577
   Yifan Gong, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P119, DOI 10.1145/3386263.3407650
   Yu RC, 2018, PROC CVPR IEEE, P9194, DOI 10.1109/CVPR.2018.00958
   Yuan G, 2019, Arxiv, DOI arXiv:1912.05416
   Yuan G, 2021, CONF PROC INT SYMP C, P265, DOI 10.1109/ISCA52012.2021.00029
   Yuan G, 2019, I SYMPOS LOW POWER E
   Yuan Geng, 2021, ARXIV
   Zhan Z, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P4801, DOI 10.1109/ICCV48922.2021.00478
   Zhang CY, 2019, IEEE COMMUN SURV TUT, V21, P2224, DOI 10.1109/COMST.2019.2904897
   Zhang T, 2018, arXiv
   Zhang TY, 2018, LECT NOTES COMPUT SC, V11212, P191, DOI 10.1007/978-3-030-01237-3_12
   Zhao CL, 2019, PROC CVPR IEEE, P2775, DOI 10.1109/CVPR.2019.00289
   Zhao P, 2021, Arxiv, DOI arXiv:2012.13801
   Zhong Z, 2018, PROC CVPR IEEE, P2423, DOI 10.1109/CVPR.2018.00257
   Zhu XT, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3264
   Zhuang Z., 2018, Advances in Neural Information Processing Systems, P875
   Zoph B., 2017, ICLR, P1, DOI DOI 10.1109/ICAIIC48513.2020.9065031
NR 84
TC 4
Z9 4
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 47
DI 10.1145/3495532
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, SS
   Sun, XY
   Peng, XC
   Jiang, HW
   Yu, SM
AF Huang, Shanshi
   Sun, Xiaoyu
   Peng, Xiaochen
   Jiang, Hongwu
   Yu, Shimeng
TI Achieving High In Situ Training Accuracy and Energy Efficiency with
   Analog Non-Volatile Synaptic Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog synapse; asymmetry and nonlinearity; deep neural networks; in
   situ training; hardware accelerator
AB On-device embedded artificial intelligence prefers the adaptive learning capability when deployed in the field, and thus in situ training is required. The compute-in-memory approach, which exploits the analog computation within the memory array, is a promising solution for deep neural network (DNN) on-chip acceleration. Emerging non-volatile memories are of great interest, serving as analog synapses due to their multilevel programmability. However, the asymmetry and nonlinearity in the conductance tuning remain grand challenges for achieving high in situ training accuracy. In addition, analog-to-digital converters at the edge of the memory array introduce quantization errors. In this work, we present an algorithm-hardware co-optimization to overcome these challenges. We incorporate the device/circuit non-ideal effects into the DNN propagation and weight update steps. By introducing the adaptive "momentum" in the weight update rule, in situ training accuracy on CIFAR-10 could approach its software baseline even under severe asymmetry/nonlinearity and analog-to-digital converter quantization error. The hardware performance of the on-chip training architecture and the overhead for adding "momentum" are also evaluated. By optimizing the backpropagation dataflow, 23.59 TOPS/W training energy efficiency (12x improvement compared to naive dataflow) is achieved. The circuits that handle "momentum" introduce only 4.2% energy overhead. Our results show great potential and more relaxed requirements that enable emerging non-volatile memories for DNN acceleration on the embedded artificial intelligence platforms.
C1 [Huang, Shanshi; Sun, Xiaoyu; Peng, Xiaochen; Jiang, Hongwu; Yu, Shimeng] Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Yu, SM (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.
EM shuang406@gatech.edu; xiaoyusun@gatech.edu; xpeng76@gatech.edu;
   hjiang318@gatech.edu; shimeng.yu@ece.gatech.edu
RI Sun, Xiaoyu/AAD-1542-2020; Jiang, Hongwu/KVX-8785-2024; Peng,
   Xiaochen/AAB-1673-2022
FU NSF [CCF-1903951]; ASCENT, one of the SRC/DARPA JUMP centers
FX This work was supported by NSF-CCF-1903951 and ASCENT, one of the
   SRC/DARPA JUMP centers.
CR Agarwal S, 2016, IEEE IJCNN, P929, DOI 10.1109/IJCNN.2016.7727298
   Ambrogio S, 2018, NATURE, V558, P60, DOI 10.1038/s41586-018-0180-5
   Banner R., 2018, Advances in neural information processing systems, P5145
   Burr GW, 2015, 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), DOI 10.1109/iedm.2015.7409625
   Chang HY, 2019, IBM J RES DEV, V63, DOI 10.1147/JRD.2019.2934050
   Choi S, 2018, NAT MATER, V17, P335, DOI 10.1038/s41563-017-0001-5
   Glorot X., 2011, JMLR Proceedings, V15, P315, DOI DOI 10.1002/ECS2.1832
   Gokmen T, 2020, FRONT NEUROSCI-SWITZ, V14, DOI 10.3389/fnins.2020.00103
   Gokmen T, 2016, FRONT NEUROSCI-SWITZ, V10, DOI 10.3389/fnins.2016.00333
   Huang S., 2020, DES AUT TEST EUROPE, P1025
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Jerry M, 2017, INT EL DEVICES MEET
   Jiang H., 2020, P IEEE INT S CIRC SY
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Khwa WS, 2018, ISSCC DIG TECH PAP I, P496, DOI 10.1109/ISSCC.2018.8310401
   Kim W, 2019, S VLSI TECH, pT66, DOI [10.23919/vlsit.2019.8776551, 10.23919/VLSIT.2019.8776551]
   Liu WY, 2017, INT CONF DAT MIN WOR, P134, DOI 10.1109/ICDMW.2017.23
   Peng XC, 2021, IEEE T COMPUT AID D, V40, P2306, DOI 10.1109/TCAD.2020.3043731
   Peng XC, 2020, IEEE T CIRCUITS-I, V67, P1333, DOI 10.1109/TCSI.2019.2958568
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Sun XY, 2019, IEEE J EM SEL TOP C, V9, P570, DOI 10.1109/JETCAS.2019.2933148
   Sun XY, 2018, INT EL DEVICES MEET
   Sun XY, 2018, DES AUT TEST EUROPE, P1423, DOI 10.23919/DATE.2018.8342235
   Tang JS, 2018, INT EL DEVICES MEET
   Wan W., 2020, P IEEE INT SOLID STA
   Woo J, 2018, IEEE NANOTECHNOL MAG, V12, P36, DOI 10.1109/MNANO.2018.2844902
   Wu S., 2018, P 6 INT C LEARN REPR
   Wu W, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P103, DOI 10.1109/VLSIT.2018.8510690
   Xue C.-X., 2021, P IEEE INT SOLID STA
   Yoon JH, 2022, IEEE J SOLID-ST CIRC, V57, P68, DOI 10.1109/JSSC.2021.3101209
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
NR 31
TC 0
Z9 0
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 37
DI 10.1145/3500929
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900009
DA 2024-07-18
ER

PT J
AU Jiang, C
   Yuan, B
   Ho, TY
   Yao, X
AF Jiang, Chen
   Yuan, Bo
   Ho, Tsung-Yi
   Yao, Xin
TI Placement of Digital Microfluidic Biochips via a New Evolutionary
   Algorithm
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Evolutionary algorithms; digital microfluidic biochips; scheduling;
   placement
ID ON-A-CHIP
AB Digital microfluidic biochips (DMFBs) have been a revolutionary platform for automating and miniaturizing laboratory procedures with the advantages of flexibility and reconfigurability. The placement problem is one of the most challenging issues in the design automation of DMFBs. It contains three interacting NP-hard sub-problems: resource binding, operation scheduling, and module placement. Besides, during the optimization of placement, complex constraints must be satisfied to guarantee feasible solutions, such as precedence constraints, storage constraints, and resource constraints. In this article, a new placement method for DMFB is proposed based on an evolutionary algorithm with novel heuristic-based decoding strategies for both operation scheduling and module placement. Specifically, instead of using the previous list scheduler and path scheduler for decoding operation scheduling chromosomes, we introduce a new heuristic scheduling algorithm (called order scheduler) with fewer limitations on the search space for operation scheduling solutions. Besides, a new 3D placer that combines both scheduling and placement is proposed where the usage of the microfluidic array over time in the chip is recorded flexibly, which is able to represent more feasible solutions for module placement. Compared with the state-of-the-art placement methods (T-tree and 3D-DDM), the experimental results demonstrate the superiority of the proposed method based on several real-world bioassay benchmarks. The proposed method can find the optimal results with the minimum assay completion time for all test cases.
C1 [Jiang, Chen; Yuan, Bo; Yao, Xin] Southern Univ Sci & Technol, Dept Comp Sci & Engn, Shenzhen 518055, Guangdong, Peoples R China.
   [Ho, Tsung-Yi] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
   [Yao, Xin] Univ Birmingham, Sch Comp Sci, Birmingham B15 2TT, W Midlands, England.
C3 Southern University of Science & Technology; National Tsing Hua
   University; University of Birmingham
RP Yuan, B (corresponding author), Southern Univ Sci & Technol, Dept Comp Sci & Engn, Shenzhen 518055, Guangdong, Peoples R China.
EM 11849334@mail.sustech.edu.cn; yuanb@sustech.edu.cn; tyho@cs.nthu.edu.tw;
   xiny@sustech.edu.cn
OI Ho, Tsung-Yi/0000-0001-7348-5625
FU National Natural Science Foundation of China [61976111]; Guangdong
   Provincial Key Laboratory [2020B121201001]; Program for Guangdong
   Introducing Innovative and Entrepreneurial Teams [2017ZT07x386];
   Shenzhen Science and Technology Program [KQTD2016112514355531,
   JCYJ20180504165652917]
FX This work was supported by the National Natural Science Foundation of
   China (Grant No. 61976111), Guangdong Provincial Key Laboratory (Grant
   No. 2020B121201001), the Program for Guangdong Introducing Innovative
   and Entrepreneurial Teams (Grant No. 2017ZT07x386), Shenzhen Science and
   Technology Program (Grants No. KQTD2016112514355531 and No.
   JCYJ20180504165652917).
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   Baebies, 2016, BAEB DEV INN SOL BIO
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Chen YH, 2013, IEEE T COMPUT AID D, V32, P1151, DOI 10.1109/TCAD.2013.2249558
   Ding H, 2001, IEEE T COMPUT AID D, V20, P1463, DOI 10.1109/43.969439
   Fair RB, 2007, MICROFLUID NANOFLUID, V3, P245, DOI 10.1007/s10404-007-0161-8
   GenMark Diagnostics, 2015, EL TECHN
   Grissom D, 2012, DES AUT CON, P26
   Huang TW, 2011, ICCAD-IEEE ACM INT, P448, DOI 10.1109/ICCAD.2011.6105367
   Illumina, 2014, NEOPREP LIB PREP SYS
   Jebrail MJ, 2015, LAB CHIP, V15, P151, DOI 10.1039/c4lc00703d
   Liu CH, 2013, IEEE INT SOC CONF, P159, DOI 10.1109/SOCC.2013.6749681
   Maftei E., 2009, Proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), P195
   Maftei E, 2010, DES AUTOM EMBED SYST, V14, P287, DOI 10.1007/s10617-010-9059-x
   O'Neal K, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3093930
   O'Neal K, 2012, IEEE INT CONF VLSI, P7, DOI 10.1109/VLSI-SoC.2012.6378997
   Park JK, 2010, BIOMICROFLUIDICS, V4, DOI 10.1063/1.3398258
   Pollack MG, 2000, APPL PHYS LETT, V77, P1725, DOI 10.1063/1.1308534
   Ricketts A.J., 2006, Proceedings of Design Automation and Test in Europe, Munich, Germany, P329, DOI DOI 10.1109/DATE.2006.244178
   Samiei E, 2016, LAB CHIP, V16, P2376, DOI 10.1039/c6lc00387g
   Song JH, 2009, MICROFLUID NANOFLUID, V7, P75, DOI 10.1007/s10404-008-0360-y
   Srinivasan V, 2004, LAB CHIP, V4, P310, DOI 10.1039/b403341h
   Su F, 2005, DES AUT CON, P825, DOI 10.1109/DAC.2005.193929
   Su F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P223, DOI 10.1109/ICCAD.2004.1382576
   Su F, 2008, ACM J EMERG TECH COM, V3, DOI 10.1145/1324177.1324178
   Xu T, 2008, ACM J EMERG TECH COM, V4, DOI 10.1145/1389089.1389091
   Yuh PH, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1295231.1295234
NR 27
TC 2
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 42
DI 10.1145/3460230
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000002
DA 2024-07-18
ER

PT J
AU Lu, AN
   Peng, XC
   Luo, YD
   Huang, SS
   Yu, SM
AF Lu, Anni
   Peng, Xiaochen
   Luo, Yandong
   Huang, Shanshi
   Yu, Shimeng
TI A Runtime Reconfigurable Design of Compute-in-Memory-Based Hardware
   Accelerator for Deep Learning Inference
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Convolutional neural network; hardware accelerator; compute-in-memory;
   reconfigurable architecture
AB Compute-in-memory (CIM) is an attractive solution to address the "memory wall" challenges for the extensive computation in deep learning hardware accelerators. For custom ASIC design, a specific chip instance is restricted to a specific network during runtime. However, the development cycle of the hardware is normally far behind the emergence of new algorithms. Although some of the reported CIM-based architectures can adapt to different deep neural network (DNN) models, few details about the dataflow or control were disclosed to enable such an assumption. Instruction set architecture (ISA) could support high flexibility, but its complexity would be an obstacle to efficiency. In this article, a runtime reconfigurable design methodology of CIM-based accelerators is proposed to support a class of convolutional neural networks running on one prefabricated chip instance with ASIC-like efficiency. First, several design aspects are investigated: (1) the reconfigurable weight mapping method; (2) the input side of data transmission, mainly about the weight reloading; and (3) the output side of data processing, mainly about the reconfigurable accumulation. Then, a system-level performance benchmark is performed for the inference of different DNN models, such as VGG-8 on a CIFAR-10 dataset and AlexNet GoogLeNet, ResNet-18, and DenseNet-121 on an ImageNet dataset to measure the trade-offs between runtime reconfigurability, chip area, memory utilization, throughput, and energy efficiency.
C1 [Lu, Anni; Peng, Xiaochen; Luo, Yandong; Huang, Shanshi; Yu, Shimeng] Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Yu, SM (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.
EM alu75@gatech.edu; xpeng76@gatech.edu; yandongluo@gatech.edu;
   shuang406@gatech.edu; shimeng.yu@ece.gatech.edu
RI Peng, Xiaochen/AAB-1673-2022; Luo, Yandong/AEM-0419-2022; Yu,
   Shimeng/D-5704-2012
OI Yu, Shimeng/0000-0002-0068-3652
FU ASCENT, one of the SRC/DARPA JUMP Centers;  [NSF-CCF-1903951]
FX This work is supported in part by NSF-CCF-1903951 and ASCENT, one of the
   SRC/DARPA JUMP Centers. Authors' Addresses: A. Lu, X. Peng, Y. Luo, S.
   Huang, and S. Yu (corresponding author), School of Electrical and
   Computer Engineering, Georgia Institute of Technology, 791 Atlantic Dr
   NW, Atlanta, GA 30332, US; emails: {alu75, xpeng76, yandongluo,
   shuang406}@gatech.edu,shimeng.yu@ece.gatech.edu.
CR Ankit A, 2020, IEEE T COMPUT, V69, P1128, DOI 10.1109/TC.2020.2998456
   Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   Burr GW, 2015, IEEE T ELECTRON DEV, V62, P3498, DOI 10.1109/TED.2015.2439635
   Chou T, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P114, DOI 10.1145/3352460.3358328
   Damschen M., 2019, IEEE ACM INT C COMP, P1
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Dong Q, 2020, ISSCC DIG TECH PAP I, P242, DOI [10.1109/isscc19947.2020.9062985, 10.1109/ISSCC19947.2020.9062985]
   Fujiki D, 2018, ACM SIGPLAN NOTICES, V53, P1, DOI [10.1145/3173162.3173171, 10.1145/3296957.3173171]
   Gokmen T, 2017, FRONT NEUROSCI-SWITZ, V11, DOI 10.3389/fnins.2017.00538
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Jiang WW, 2021, IEEE T COMPUT, V70, P595, DOI 10.1109/TC.2020.2991575
   Keshavarzi A, 2020, IEEE MICRO, V40, P33, DOI 10.1109/MM.2020.3026667
   Khwa WS, 2018, ISSCC DIG TECH PAP I, P496, DOI 10.1109/ISSCC.2018.8310401
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lee J, 2018, ISSCC DIG TECH PAP I, P218, DOI 10.1109/ISSCC.2018.8310262
   Lee J, 2019, ISSCC DIG TECH PAP I, V62, P142, DOI 10.1109/ISSCC.2019.8662302
   Liu SL, 2016, CONF PROC INT SYMP C, P393, DOI 10.1109/ISCA.2016.42
   Lu A., 2013, IEEE T VLSI SYSTEMS, V28, P1945
   Lu LQ, 2019, ANN IEEE SYM FIELD P, P17, DOI 10.1109/FCCM.2019.00013
   Nvidia, 2020, Nvidia A100 tensor core GPU architecture
   Olivito J, 2018, IET COMPUT DIGIT TEC, V12, P150, DOI 10.1049/iet-cdt.2016.0095
   Peng XC, 2019, INT EL DEVICES MEET
   Peng XC, 2020, IEEE T CIRCUITS-I, V67, P1333, DOI 10.1109/TCSI.2019.2958568
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Skinner D., 2013, P JEDEC MOB FOR C, P1
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Srivastava P, 2018, CONF PROC INT SYMP C, P43, DOI 10.1109/ISCA.2018.00015
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tan MX, 2019, PR MACH LEARN RES, V97
   Trentzsch M, 2016, INT EL DEVICES MEET
   Wang PN, 2020, IEEE T ELECTRON DEV, V67, P955, DOI 10.1109/TED.2020.2969401
   Xue CX, 2020, ISSCC DIG TECH PAP I, P244, DOI 10.1109/isscc19947.2020.9063078
   Yang TH, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P236, DOI 10.1145/3307650.3322271
NR 36
TC 3
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 45
DI 10.1145/3460436
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000005
DA 2024-07-18
ER

PT J
AU Mondal, A
   Srivastava, A
AF Mondal, Ankit
   Srivastava, Ankur
TI Ising-FPGA: A Spintronics-based Reconfigurable Ising Model Solver
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Combinatorial optimization; np-hard problems; magnetic tunnel junction;
   reconfigurable architecture; simulated annealing
AB The Ising model has been explored as a framework for modeling NP-hard problems, with several diverse systems proposed to solve it. The Magnetic Tunnel Junction- (MTJ) based Magnetic RAM is capable of replacing CMOS in memory chips. In this article, we propose the use of MTJs for representing the units of an Ising model and leveraging its intrinsic physics for finding the ground state of the system through annealing. We design the structure of a basic MTJ-based Ising cell capable of performing the functions essential to an Ising solver. The hardware overhead of the Ising model is analyzed, and a technique to use the basic Ising cell for scaling to large problems is described. We then go on to propose Ising-FPGA, a parallel and reconfigurable architecture that can be used to map a large class of NP-hard problems, and show how a standard Place and Route tool can be utilized to program the Ising-FPGA. The effects of this hardware platform on our proposed design are characterized and methods to overcome these effects are prescribed. We discuss how three representative NP-hard problems can be mapped to the Ising model. Further, we suggest ways to simplify these problems to reduce the use of hardware and analyze the impact of these simplifications on the quality of solutions. Simulation results show the effectiveness of MTJs as Ising units by producing solutions close/comparable to the optimum and demonstrate that our design methodology holds the capability to account for the effects of the hardware.
C1 [Mondal, Ankit; Srivastava, Ankur] Univ Maryland, 8223 Paint Branch Dr, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Mondal, A (corresponding author), Univ Maryland, 8223 Paint Branch Dr, College Pk, MD 20742 USA.
EM amondal2@terpmail.umd.edu; ankurs@umd.edu
FU National Science Foundation (NSF) [1642424]; Direct For Computer & Info
   Scie & Enginr; Office of Advanced Cyberinfrastructure (OAC) [1642424]
   Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation (NSF) under
   Grant 1642424.
CR Alibeigi Iman, 2019, P SPIN WORLD SCI
   Alom MZ, 2017, IEEE IJCNN, P3922, DOI 10.1109/IJCNN.2017.7966350
   [Anonymous], 2002, 2002 COMPUTATIONAL O
   [Anonymous], 2016, VERILOG TO ROUTING V
   [Anonymous], 1992, Blif format
   [Anonymous], 2018, D-wave systems
   [Anonymous], 2017, IEEE T VERY LARGE SC
   [Anonymous], 2007, The biq mac library
   [Anonymous], 2003, 2003 G SET BENCHMARK
   [Anonymous], 2016, STOCHASTIC LLG MODUL
   [Anonymous], 2018, 2018 DATAE TRAVELING
   Babicz D., 2019, IEEE INT SYMP CIRC S, P1
   Bhanja S, 2016, NAT NANOTECHNOL, V11, P177, DOI [10.1038/nnano.2015.245, 10.1038/NNANO.2015.245]
   Bojnordi MN, 2016, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2016.7446049
   CIPRA BA, 1987, AM MATH MON, V94, P937, DOI 10.2307/2322600
   Coffrin Carleton James, 2017, TECHNICAL REPORT
   Cook C., 2018, ARXIV180710750
   Corder Kevin, 2018, IEEE INT SYMP CIRC S
   Diao Z, 2005, APPL PHYS LETT, V87, DOI 10.1063/1.2139849
   Ganguly S, 2016, IEEE J EXPLOR SOLID-, V2, P50, DOI 10.1109/JXCDC.2016.2644199
   Guerra GAF, 2017, FRONT NEUROSCI-SWITZ, V11, DOI 10.3389/fnins.2017.00714
   Gyoten H, 2018, ICCAD-IEEE ACM INT, P1, DOI DOI 10.1145/3240765.3240806.[12]F
   Gyoten H, 2018, IEICE T INF SYST, VE101D, P314, DOI 10.1587/transinf.2017RCP0015
   Hamerly Ryan, 2018, ARXIV180505217V1
   Kumar V, 2018, QUANTUM INF PROCESS, V17, DOI 10.1007/s11128-017-1809-2
   Lee H, 2015, IEEE T MAGN, V51, DOI 10.1109/TMAG.2014.2367130
   Lemieux G, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P41, DOI 10.1109/FPT.2004.1393249
   Li Z, 2003, PHYS REV B, V68, DOI 10.1103/PhysRevB.68.024404
   Locatelli Nicolas, 2015, P 2015 DATE C EXH ED
   Lucas A, 2014, FRONT PHYS-LAUSANNE, V2, DOI 10.3389/fphy.2014.00005
   Luu J, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617593
   Matsumoto K, 2018, PROCEEDINGS OF THE 2018 2ND INTERNATIONAL CONFERENCE ON NATURAL LANGUAGE PROCESSING AND INFORMATION RETRIEVAL (NLPIR 2018), P17, DOI 10.1145/3278293.3278306
   Mondal A, 2020, INT SYM QUAL ELECT, P134, DOI [10.1109/ISQED48828.2020.9137043, 10.1109/isqed48828.2020.9137043]
   Neumann F, 2010, NAT COMPUT SER, P3, DOI 10.1007/978-3-642-16544-3
   Parvez H., 2010, Application-specific mesh-based heterogeneous FPGA architectures
   Pervaiz Ahmed Zeeshan, 2018, IEEE T NEUR NETW LEA, V30, P6
   Qu YZ, 2017, DES AUT TEST EUROPE, P606, DOI 10.23919/DATE.2017.7927058
   Reinelt G., 1991, ORSA Journal on Computing, V3, P376, DOI 10.1287/ijoc.3.4.376
   Sharmin S, 2017, SCI REP-UK, V7, DOI 10.1038/s41598-017-11732-w
   Shim Y, 2017, J APPL PHYS, V121, DOI 10.1063/1.4983636
   Sun JZ, 2013, PHYS REV B, V88, DOI 10.1103/PhysRevB.88.104426
   Sutton B, 2017, SCI REP-UK, V7, DOI 10.1038/srep44370
   Thomas Luc, 2017, P INT C MASS STOR SY
   Wang TS, 2019, LECT NOTES COMPUT SC, V11493, P232, DOI 10.1007/978-3-030-19311-9_19
   Yamaoka Masanao, 2016, IEEE J SOLID-ST CIRC, V51, P1
   Zhang Y, 2018, IEEE ELECTR DEVICE L, V39, P684, DOI 10.1109/LED.2018.2821662
   Zhang Y, 2015, IEEE T ELECTRON DEV, V62, P2048, DOI 10.1109/TED.2015.2414721
   Zidan MA, 2018, NAT ELECTRON, V1, P22, DOI 10.1038/s41928-017-0006-8
NR 48
TC 3
Z9 3
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 4
DI 10.1145/3411511
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200004
DA 2024-07-18
ER

PT J
AU Pendyala, S
   Islam, SA
   Katkoori, S
AF Pendyala, Shilpa
   Islam, Sheikh Ariful
   Katkoori, Srinivas
TI Interval Arithmetic and Self-Similarity Based RTL Input Vector Control
   for Datapath Leakage Minimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Interval arithmetic; self similarity; subthreshold leakage; Monte Carlo
   simulation
ID POWER ESTIMATION; CMOS; REDUCTION; VOLTAGE
AB With technology scaling, subthreshold leakage has dominated the overall power consumption in a design. Input vector control is an effective technique to minimize subthreshold leakage. Low leakage input vector determination is not often possible due to large design space and simulation time. Similarly, applying an appropriate minimum leakage vector (MLV) to each Register Transfer Level (RTL) module instance in a design often results in a low leakage state with significant area overhead. In this work, we propose a top-down and bottom-up approach for propagating the input vector interval to identify low leakage input vector at primary inputs of an RTL datapath. For each module, via Monte Carlo simulation, we identify a set of MLV intervals such that maximum leakage is within (say) 10% of the lowest leakage points. As the module bit width increases, exhaustive simulation to find the low leakage vector is not feasible. Further, we need to uniformly search the entire input space to obtain as many low leakage intervals as possible. Based on empirical observations, we observe self-similarity in the subthreshold leakage distribution of adder/multiplier modules with highly regular bit-slice architectures when input space is partitioned into smaller cells. This property enables the uniform search of low leakage vectors in the entire input space where the time taken for characterization increases linearly with the module size. We further process the reduced interval set with simulated annealing to arrive at the best low-leakage vector at the primary inputs. We also propose to reduce area overhead (in some cases to 0%) by choosing Primary Input (PI) MLVs such that resultant inputs to internal nodes are also MLVs. Compared to existing work, experimental results for DSP filters simulated in 16nm technology demonstrated leakage savings of 93.6% and 89.2% for top-down and bottom-up approaches with no area overhead.
C1 [Pendyala, Shilpa] Intel Corp, 2200 Mission Coll Blvd, Santa Clara, CA 95054 USA.
   [Islam, Sheikh Ariful; Katkoori, Srinivas] Univ S Florida, Dept Comp Sci & Engn, 4202 E Fowler Ave,ENG030, Tampa, FL 33612 USA.
C3 Intel Corporation; State University System of Florida; University of
   South Florida
RP Pendyala, S (corresponding author), Intel Corp, 2200 Mission Coll Blvd, Santa Clara, CA 95054 USA.
EM shilpapendyala@gmail.com; sheikhariful@mail.usf.edu;
   katkoori@mail.usf.edu
RI Islam, Ariful/JTV-6530-2023; Islam, Sheikh Ariful/B-6169-2016
OI Islam, Sheikh Ariful/0000-0002-3127-3760; Katkoori,
   Srinivas/0000-0002-7589-5836
CR Abdollahi A, 2004, IEEE T VLSI SYST, V12, P140, DOI 10.1109/TVLSI.2003.821546
   [Anonymous], 1999, FRACTAL GEOMETRY NAT
   [Anonymous], 1979, Methods and applications of interval analysis
   Bransley M., 1988, Fractals Everywhere
   Evmorfopoulos NE, 2002, IEEE T COMPUT AID D, V21, P415, DOI 10.1109/43.992765
   Gao F, 2006, IEEE T COMPUT AID D, V25, P2564, DOI 10.1109/TCAD.2006.875711
   Halter JP, 1997, PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P475, DOI 10.1109/CICC.1997.606670
   Hanchate N, 2004, IEEE T VLSI SYST, V12, P196, DOI 10.1109/TVLSI.2003.821547
   He X, 2009, INT SYM QUAL ELECT, P465, DOI 10.1109/ISQED.2009.4810339
   Hickey T, 2001, J ACM, V48, P1038, DOI 10.1145/502102.502106
   Hurst HE., 1956, P I CIVIL ENG, V5, P519, DOI DOI 10.1680/IICEP.1956.11503
   Johnson MC, 2002, IEEE T VLSI SYST, V10, P1, DOI 10.1109/92.988724
   Johnson MC, 1999, IEEE T COMPUT AID D, V18, P714, DOI 10.1109/43.766723
   Kapur K.C., 1977, Reliability in engineering design
   Kawaguchi H, 2000, IEEE J SOLID-ST CIRC, V35, P1498, DOI 10.1109/4.871328
   Leland WE, 1994, TELETRAF SCI ENG, V1, P319
   Mutoh S, 1996, ISSCC DIG TECH PAP I, V39, P168, DOI 10.1109/ISSCC.1996.488556
   Narendra S, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P195, DOI 10.1109/LPE.2001.945400
   Pendyala S, 2020, IEEE T EMERG TOP COM, V8, P738, DOI 10.1109/TETC.2018.2799739
   Pendyala S, 2012, IEEE INT CONF VLSI, P141, DOI 10.1109/VLSI-SoC.2012.6379020
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Premarathne U., 2010, Proceedings of the 2010 5th International Conference on Information and Automation for Sustainability (ICIAfS), P64, DOI 10.1109/ICIAFS.2010.5715636
   Qian B., 2004, P 2 IASTED INT C FIN, P203
   Qiu QR, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P684, DOI 10.1109/DAC.1998.724558
   Radjassamy R, 2003, IEEE T SYST MAN CY B, V33, P476, DOI 10.1109/TSMCB.2003.810954
   Rao RM, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P689
   Roy K., 1998, P IEEE INT C CIRCUIT, P167
   Singh H, 2007, IEEE T VLSI SYST, V15, P1215, DOI 10.1109/TVLSI.2007.904101
   Xuan XD, 2001, INT SYM DEFEC FAU TO, P323, DOI 10.1109/DFTVS.2001.966785
   Yan L, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P30
   Yongho Lee, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P603, DOI 10.1109/ASPDAC.2011.5722260
   Yuan L, 2006, IEEE T VLSI SYST, V14, P173, DOI 10.1109/TVLSI.2005.863747
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
NR 33
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 6
AR 54
DI 10.1145/3408061
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OE6GE
UT WOS:000580626300007
DA 2024-07-18
ER

PT J
AU Vijayan, A
   Tahoori, MB
   Chakrabarty, K
AF Vijayan, Arunkumar
   Tahoori, Mehdi B.
   Chakrabarty, Krishnendu
TI Runtime Identification of Hardware Trojans by Feature Analysis on
   Gate-Level Unstructured Data and Anomaly Detection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware trojans; machine learning; workload; processor
AB As the globalization of chip design and manufacturing process becomes popular, malicious hardware inclusions such as hardware Trojans pose a serious threat to the security of digital systems. Advanced Trojans can mask many architectural-level Trojan signatures and adapt against several detection mechanisms. Runtime Trojan detection techniques are considered as a last line of defense against Trojan inclusion and activation. In this article, we propose an offline analysis to select a subset of flip-flops as surrogates and build an anomaly detectionmodel based on the activity profile of flip-flops. These flip-flops are monitored online, and the anomaly detection model implemented online analyzes the flip-flop data to detect any anomalous Trojan activity. The effectiveness of our approach has been tested on several Trojan-inserted designs of the Leon3 processor. Trojan activation is detected with an accuracy score of above 0.9 (ratio of the number of true predictions to total number of predictions) with no false positives by monitoring less than 0.5% of the total number of flip-flops.
C1 [Vijayan, Arunkumar; Tahoori, Mehdi B.] KIT Karlsruhe Inst Technol, Dept Comp Sci, CDNC Chair Dependable Nano Comp, Technologiefabr Karlsruhe, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
   [Chakrabarty, Krishnendu] Duke Univ, Elect & Comp Engn, Box 90291,130 Hudson Hall, Durham, NC 27708 USA.
C3 Duke University
RP Vijayan, A (corresponding author), KIT Karlsruhe Inst Technol, Dept Comp Sci, CDNC Chair Dependable Nano Comp, Technologiefabr Karlsruhe, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
EM arun.v@kit.edu; mehdi.tahoori@kit.edu; krish@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR Abrajano M, 2009, POLIT BEHAV, V31, P1, DOI 10.1007/s11109-008-9067-8
   AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   [Anonymous], 2008, LEET
   Benesty J, 2009, SPRINGER TOP SIGN PR, V2, P37, DOI 10.1007/978-3-642-00296-0_5
   Bhunia S., 2018, The Hardware Trojan War, DOI 10.1007/978-3-319-68511-3
   Bhunia S, 2013, IEEE DES TEST, V30, P6, DOI 10.1109/MDT.2012.2196252
   Bilzor M., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P49, DOI 10.1109/HST.2012.6224318
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Chongxi Bao, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P47, DOI 10.1109/ISQED.2014.6783305
   Dubeuf Jeremy., 2013, Proc. IEEE European Test Symposium (ETS), P1, DOI DOI 10.1109/ETS.2013.6569378
   Elnaggar R, 2017, INT TEST CONF P, DOI 10.1109/TEST.2017.8242063
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Forte D, 2013, ICCAD-IEEE ACM INT, P532, DOI 10.1109/ICCAD.2013.6691167
   Gaisler Jiri, 2001, GAISLER RES
   Guo SX, 2014, BMC COMPLEM ALTERN M, V14, DOI 10.1186/1472-6882-14-1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Haider Syed Kamran, 2017, IEEE T DEPENDABLE SE, V16, P18
   Hasegawa K, 2016, IEEE INT ON LINE, P203, DOI 10.1109/IOLTS.2016.7604700
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Hou YM, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P195, DOI 10.1109/HST.2018.8383914
   Hu W, 2016, COMPUTER, V49, P44, DOI 10.1109/MC.2016.225
   Iwase T, 2015, 2015 IEEE 4TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), P185, DOI 10.1109/GCCE.2015.7398569
   Jap D, 2016, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP.2016.7760768
   Jie Zhang, 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P55, DOI 10.1109/HST.2012.6224319
   Jin Y, 2012, PR IEEE COMP DESIGN, P131, DOI 10.1109/ICCD.2012.6378629
   Karabacak F, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3276770
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Kulkarni A, 2016, INT SYM QUAL ELECT, P362, DOI 10.1109/ISQED.2016.7479228
   Li J, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P8, DOI 10.1109/HST.2008.4559038
   Liu F, 2008, ACTA HORTIC, V792, P413, DOI 10.17660/ActaHortic.2008.792.48
   Liu FT, 2012, ACM T KNOWL DISCOV D, V6, DOI 10.1145/2133360.2133363
   Müller R, 2015, 2015 IEEE 15TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), P1, DOI 10.1109/NANO.2015.7388731
   Narasimhan Seetharam, 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), P13, DOI 10.1109/HST.2010.5513122
   Ngo XT, 2015, 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), P97
   Oberg J, 2013, IEEE DES TEST, V30, P55, DOI 10.1109/MDT.2013.2247457
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Potkonjak M, 2009, DES AUT CON, P688
   Pyrgas L, 2017, 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P268, DOI 10.1109/DSD.2017.36
   Rajendran J, 2010, IEEE INT SYMP CIRC S, P1871, DOI 10.1109/ISCAS.2010.5537869
   Rousseeuw PJ, 1999, TECHNOMETRICS, V41, P212, DOI 10.2307/1270566
   Saha S, 2015, LECT NOTES COMPUT SC, V9293, P577, DOI 10.1007/978-3-662-48324-4_29
   Salmani H, 2017, IEEE T INF FOREN SEC, V12, P338, DOI 10.1109/TIFS.2016.2613842
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Schölkopf B, 2001, NEURAL COMPUT, V13, P1443, DOI 10.1162/089976601750264965
   Shila DM, 2015, IEEE HIGH PERF EXTR
   Sui Q, 2016, 2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P2795, DOI 10.1109/CompComm.2016.7925207
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Veeranna N., 2017, J HARDW SYST SECUR, V1, P56, DOI [10.1007/s41635-017-0005-2, DOI 10.1007/S41635-017-0005-2]
   Vijayan Arunkumar, 2018, TROJAN INSERTED LEON
   Vijayan Arunkumar, 2016, IEEE T COMPUTER AIDE, V37, P1064
   Wolff F, 2008, DES AUT TEST EUROPE, P1474
   Zhang X., 2011, Design, Automation Test in Europe Conference Exhibition (DATE), V14, P1
   Zhao Hong, 2018, IEEE T DEPENDABLE SE
NR 54
TC 7
Z9 8
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2020
VL 25
IS 4
AR 33
DI 10.1145/3391890
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TX
UT WOS:000583681800004
DA 2024-07-18
ER

PT J
AU Olney, B
   Karam, R
AF Olney, Brooks
   Karam, Robert
TI Tunable FPGA Bitstream Obfuscation with Boolean Satisfiability Attack
   Countermeasure
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Field Programmable Gate Array; obfuscation; SAT attack; removal attack;
   overheads
AB Field Programmable Gate Arrays (FPGAs) are seeing a surge in usage in many emerging application domains, where the in-field reconfigurability is an attractive characteristic for diverse applications with dynamic design requirements, such as cloud computing, automotive, IoT, and aerospace. The security of the FPGA configuration file, or bitstream, is critical, especially for devices with long in-field lifetimes, where attackers may attempt to extract valuable Intellectual Property (IP) from within. In this article, we propose a tunable obfuscation approach that protects IP from typical bitstream attacks while enabling designers to trade off security with acceptable overhead. We also consider two potential attacks on this protection mechanism: Boolean SAT Attacks on the obfuscation and removal attacks on the protection circuitry. The obfuscation and SAT countermeasure are integrated in a custom CAD framework within a commercial FPGA toolflow and together provide mathematically strong protection against common bitstream attacks. Further, we quantify the difficulty of a removal attack on the protection circuitry through pattern matching and direct bitstream manipulation. The average area, power, and delay overhead for obfuscation with 95% mismatch probability are 18%, 16%, and 8%, respectively, for small combinational circuits, and 1%, 2%, and 5% for larger arithmetic modules.
C1 [Olney, Brooks; Karam, Robert] 4202 E Fowler Ave,ENG 030, Tampa, FL 33620 USA.
RP Olney, B (corresponding author), 4202 E Fowler Ave,ENG 030, Tampa, FL 33620 USA.
EM brooksolney@mail.usf.edu; rkaram@usf.edu
CR Al-Asli M, 2019, IEEE INTERNET THINGS, V6, P446, DOI 10.1109/JIOT.2018.2864513
   Benz F., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P735, DOI 10.1109/FPL.2012.6339165
   Brayton R, 2010, LECT NOTES COMPUT SC, V6174, P24, DOI 10.1007/978-3-642-14295-6_5
   Chakraborty RS, 2013, IEEE DES TEST, V30, P45, DOI 10.1109/MDT.2013.2247460
   Chen YC, 2017, ASIAN TEST SYMPOSIUM, P42, DOI 10.1109/ATS.2017.21
   Chen YC, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3190853
   Dupuis S, 2014, IEEE INT ON LINE, P49, DOI 10.1109/IOLTS.2014.6873671
   Gaikwad NB, 2019, IEEE ACCESS, V7, P26696, DOI 10.1109/ACCESS.2019.2900084
   Intel, 2015, QUART 2 HDB VERS 15
   Jyothi V., 2018, The Hardware Trojan War, P345
   Kamali HM, 2018, IEEE COMP SOC ANN, P405, DOI 10.1109/ISVLSI.2018.00080
   Karam R., 2016, 2016 INT C RECONFIGU, P1, DOI DOI 10.1109/SCEECS.2016.7509283
   Pham DK, 2017, DES AUT TEST EUROPE, P894, DOI 10.23919/DATE.2017.7927114
   Lohrke H., 2018, CRYPTOLOGY EPRINT AR
   Mal-Sarkar S, 2016, IEEE T MULTI-SCALE C, V2, P186, DOI 10.1109/TMSCS.2016.2584052
   Mentor Graphics Corporation, 2012, MODELSIM US MAN
   Mershad K, 2017, IEEE T CLOUD COMPUT, V5, P590, DOI 10.1109/TCC.2015.2415803
   Mishchenko Alan, 2004, FRAIGS FUNCTIONALLY
   Monmasson E, 2011, IEEE T IND INFORM, V7, P224, DOI 10.1109/TII.2011.2123908
   Moradi A, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P111
   Moradi Amir., 2013, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, 2013, P91, DOI DOI 10.1145/2435264.2435282
   *NAT INSTR, 2012, INTR FPGA TECHN TOP
   Note J.-B., 2008, P ACM SIGDA INT S FI, V8
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Rajendran J, 2012, DES AUT CON, P83
   Rezaei A, 2018, DES AUT TEST EUROPE, P85, DOI 10.23919/DATE.2018.8341984
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   RUDELL RL, 1987, IEEE T COMPUT AID D, V6, P727, DOI 10.1109/TCAD.1987.1270318
   Shanahan Raymond, 2017, TECHNICAL REPORT
   Shen YQ, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P179, DOI 10.1145/3060403.3060469
   Shreejith S, 2015, IEEE T VEH TECHNOL, V64, P453, DOI 10.1109/TVT.2014.2324532
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Swierczynski P, 2015, IEEE T COMPUT AID D, V34, P1236, DOI 10.1109/TCAD.2015.2399455
   Xie Y, 2019, IEEE T COMPUT AID D, V38, P199, DOI 10.1109/TCAD.2018.2801220
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
   Zhou H, 2017, ICCAD-IEEE ACM INT, P49, DOI 10.1109/ICCAD.2017.8203759
NR 37
TC 6
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 19
DI 10.1145/3373638
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800007
DA 2024-07-18
ER

PT J
AU Wang, CN
   Feng, D
   Tong, W
   Liu, JN
   Li, Z
   Chang, JY
   Zhang, Y
   Wu, B
   Xu, J
   Zhao, W
   Li, YL
   Ren, RX
AF Wang, Chengning
   Feng, Dan
   Tong, Wei
   Liu, Jingning
   Li, Zheng
   Chang, Jiayi
   Zhang, Yang
   Wu, Bing
   Xu, Jie
   Zhao, Wei
   Li, Yilin
   Ren, Ruoxi
TI Cross-point Resistive Memory: Nonideal Properties and Solutions
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Crossbar; array architecture; memory integration technology; analog
   circuits; CMOS-memristor hybrid circuits; transposable memory; selector;
   transistor structure; multilevel memory; multilevel input voltage;
   multilevel sense amplifier; common interconnect; IR drop; sneak path;
   uniformity; tuning algorithm; hardware accelerator; codesign;
   co-optimization
ID SELECTOR DEVICE REQUIREMENTS; LATENCY DRAM; DESIGN; ARRAY; MODEL;
   CHALLENGES; ENDURANCE; CIRCUIT; FUTURE; PULSE
AB Emerging computational resistive memory is promising to overcome the challenges of scalability and energy efficiency that DRAM faces and also break through the memory wall bottleneck. However, cell-level and array-level nonideal properties of resistive memory significantly degrade the reliability, performance, accuracy, and energy efficiency during memory access and analog computation. Cell-level nonidealities include nonlinearity, asymmetry, and variability. Array-level nonidealities include interconnect resistance, parasitic capacitance, and sneak current. This review summarizes practical solutions that can mitigate the impact of nonideal device and circuit properties of resistive memory. First, we introduce several typical resistive memory devices with focus on their switching modes and characteristics. Second, we review resistive memory cells and memory array structures, including 1T1R, 1R, 1S1R, 1TnR, and CMOL. We also overview three-dimensional (3D) cross-point arrays and their structural properties. Third, we analyze the impact of nonideal device and circuit properties during memory access and analog arithmetic operations with focus on dot-product and matrix-vector multiplication. Fourth, we discuss the methods that can mitigate these nonideal properties by static parameter and dynamic runtime co-optimization from the viewpoint of device and circuit interaction. Here, dynamic runtime operation schemes include line connection, voltage bias, logical-tophysical mapping, read reference setting, and switching mode reconfiguration. Then, we highlight challenges on multilevel cell cross-point arrays and 3D cross-point arrays during these operations. Finally, we investigate design considerations of memory array peripheral circuits. We also portray an unified reconfigurable computational memory architecture.
C1 [Wang, Chengning; Feng, Dan; Tong, Wei; Liu, Jingning; Li, Zheng; Chang, Jiayi; Zhang, Yang; Wu, Bing; Xu, Jie; Zhao, Wei; Li, Yilin; Ren, Ruoxi] Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Key Lab Informat Storage Syst, Minist Educ China,Sch Comp Sci & Technol, Wuhan, Hubei, Peoples R China.
   [Wang, Chengning; Feng, Dan; Tong, Wei; Liu, Jingning; Li, Zheng; Chang, Jiayi; Zhang, Yang; Wu, Bing; Xu, Jie; Zhao, Wei; Li, Yilin; Ren, Ruoxi] Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Sch Comp Sci & Technol, Div Data Storage Syst, 1037 Luoyu Rd, Wuhan 430074, Hubei, Peoples R China.
C3 Huazhong University of Science & Technology; Huazhong University of
   Science & Technology
RP Feng, D; Tong, W (corresponding author), Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Key Lab Informat Storage Syst, Minist Educ China,Sch Comp Sci & Technol, Wuhan, Hubei, Peoples R China.; Feng, D; Tong, W (corresponding author), Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, Sch Comp Sci & Technol, Div Data Storage Syst, 1037 Luoyu Rd, Wuhan 430074, Hubei, Peoples R China.
EM chengningwang@hust.edu.cn; dfeng@hust.edu.cn; tongwei@hust.edu.cn;
   jnliu@hust.edu.cn; lizheng@hust.edu.cn; changjy@hust.edu.cn;
   youngzhang@hust.edu.cn; wubin200@hust.edu.cn; xujie_dsal@hust.edu.cn;
   weiz@hust.edu.cn; m201672698@hust.edu.cn; u201514741@hust.edu.cn
RI Li, Yilin/JCD-8027-2023; Wang, Chengning/AAL-2201-2021
OI Wang, Chengning/0000-0002-7551-5610
FU National Natural Science Foundation of China [61832007, 61821003,
   61772222, U1705261]; Shenzhen Research Funding of Science and Technology
   [JCYJ20170307172447622]; Engineering Research Center of Data Storage
   Systems and Technology, Ministry of Education, China
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 61832007, Grant 61821003, Grant
   61772222, and Grant U1705261 and in part by the Shenzhen Research
   Funding of Science and Technology under Grant JCYJ20170307172447622.
   This work was also supported by Engineering Research Center of Data
   Storage Systems and Technology, Ministry of Education, China.
CR Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   Alibart F, 2012, NANOTECHNOLOGY, V23, DOI 10.1088/0957-4484/23/7/075201
   [Anonymous], ADV ELECT MAT
   [Anonymous], P 2015 IEEE ACM INT
   [Anonymous], P 2010 IEEE INT EL D
   [Anonymous], P 2013 S VLSI TECHN
   [Anonymous], P 2018 IEEE INT EL D
   [Anonymous], 2017, ICCAD-IEEE ACM INT
   [Anonymous], P INT C COMP AID DES
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], 2016, SCI CHINA INF SCI
   [Anonymous], NANOTECHNOLOGY
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], P 2016 IEEE S VLSI T
   [Anonymous], P ACM EDAC IEEE DES
   [Anonymous], P 2014 S VLSI TECHN
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], P INT C HIGH PERF CO
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], P 2013 IEEE INT TEST
   [Anonymous], 2012, P IEEE INT EL DEV M
   [Anonymous], P 35 INT C MASS STOR
   [Anonymous], SCI CHIN INF SCI
   [Anonymous], 2013, P S VLSI TECHN JUN
   [Anonymous], P 2014 IEEE INT REL
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], P IEEE INT MEM WORKS
   [Anonymous], P DES AUT C DAC 17
   [Anonymous], P DES AUT C DAC 18
   [Anonymous], P DES AUT TEST EUR D
   [Anonymous], P DES AUT C DAC 18
   [Anonymous], 2009, J APPL PHYS
   [Anonymous], P 2018 IEEE INT EL D
   [Anonymous], P 2018 IEEE INT EL D
   [Anonymous], P IEEE INT MEM WORKS
   [Anonymous], P 55 ANN DES AUT C D
   [Anonymous], APPL PHYS A
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], P 2018 IEEE INT EL D
   [Anonymous], NAT COMMUN
   [Anonymous], P DES AUT C DAC 17
   [Anonymous], P 55 ANN DES AUT C D
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], P 2011 DES AUT TEST
   [Anonymous], P 2018 IEEE INT EL D
   [Anonymous], P ACM IEEE INT S COM
   Athreyas N, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3269985
   Bai Y, 2014, SCI REP-UK, V4, DOI 10.1038/srep05780
   Balatti S, 2013, ADV MATER, V25, P1474, DOI 10.1002/adma.201204097
   Balatti S, 2015, IEEE T ELECTRON DEV, V62, P3365, DOI 10.1109/TED.2015.2463104
   Bavandpour M, 2018, INT EL DEVICES MEET
   Bojnordi MN, 2016, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2016.7446049
   Boukhobza J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131848
   Burr G. W., 2012, 2012 IEEE Symposium on VLSI Technology, P41, DOI 10.1109/VLSIT.2012.6242451
   Chakrabarti B, 2017, SCI REP-UK, V7, DOI 10.1038/srep42429
   Chang CC, 2018, IEEE J EM SEL TOP C, V8, P116, DOI 10.1109/JETCAS.2017.2771529
   Chen A, 2017, J COMPUT ELECTRON, V16, P1186, DOI 10.1007/s10825-017-1059-7
   Chen A, 2016, SOLID STATE ELECTRON, V125, P25, DOI 10.1016/j.sse.2016.07.006
   Chen A, 2015, IEEE T ELECTRON DEV, V62, P2857, DOI 10.1109/TED.2015.2450712
   Chen A, 2015, IEEE T ELECTRON DEV, V62, P2845, DOI 10.1109/TED.2015.2448592
   Chen A, 2013, IEEE T ELECTRON DEV, V60, P1318, DOI 10.1109/TED.2013.2246791
   Chen B, 2013, 2013 IEEE WORKSHOP ON AUTOMATIC SPEECH RECOGNITION AND UNDERSTANDING (ASRU), P13, DOI 10.1109/ASRU.2013.6707698
   Chen B, 2014, SCI REP-UK, V4, DOI 10.1038/srep06863
   Chen HY, 2017, J ELECTROCERAM, V39, P21, DOI 10.1007/s10832-017-0095-9
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   Chen PY, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967015
   Chen PY, 2018, IEEE T COMPUT AID D, V37, P3067, DOI 10.1109/TCAD.2018.2789723
   Chen PY, 2015, ICCAD-IEEE ACM INT, P194, DOI 10.1109/ICCAD.2015.7372570
   Chen PY, 2015, IEEE T ELECTRON DEV, V62, P4022, DOI 10.1109/TED.2015.2492421
   Chen YY, 2012, IEEE T ELECTRON DEV, V59, P3243, DOI 10.1109/TED.2012.2218607
   Chen YR, 2017, IEEE DES TEST, V34, P8, DOI 10.1109/MDAT.2017.2685381
   Cheng M, 2017, DES AUT CON, DOI 10.1145/3061639.3062326
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Chien TK, 2018, IEEE T CIRCUITS-II, V65, P1234, DOI 10.1109/TCSII.2017.2778246
   Choi S, 2019, IEEE T ELECTRON DEV, V66, P759, DOI 10.1109/TED.2018.2878440
   Choi S, 2018, IEEE J ELECTRON DEVI, V6, P1192, DOI 10.1109/JEDS.2018.2873016
   Ciprut A, 2018, IEEE T VLSI SYST, V26, P711, DOI 10.1109/TVLSI.2017.2785740
   Cristiano G, 2018, J APPL PHYS, V124, DOI 10.1063/1.5042462
   Deng YX, 2013, IEEE T ELECTRON DEV, V60, P719, DOI 10.1109/TED.2012.2231683
   Fang Z, 2013, IEEE T ELECTRON DEV, V60, P1108, DOI 10.1109/TED.2013.2240389
   Fantini A, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P30, DOI 10.1109/IMW.2013.6582090
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Feng YZ, 2017, PR IEEE COMP DESIGN, P565, DOI 10.1109/ICCD.2017.98
   Fouda ME, 2018, IEEE T CIRCUITS-I, V65, P270, DOI 10.1109/TCSI.2017.2714101
   Fujiki D, 2018, ACM SIGPLAN NOTICES, V53, P1, DOI [10.1145/3173162.3173171, 10.1145/3296957.3173171]
   Gao B, 2014, ACS NANO, V8, P6998, DOI 10.1021/nn501824r
   Gao YS, 2016, INTEGRATION, V54, P56, DOI 10.1016/j.vlsi.2016.02.002
   Gao ZQ, 2018, INT J DATA WAREHOUS, V14, P1, DOI 10.4018/IJDWM.2018040101
   George S, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P841, DOI [10.1109/MICRO.2018.00073, 10.1109/MICR0.2018.00073]
   Ghofrani A, 2016, I SYMPOS LOW POWER E, P350, DOI 10.1145/2934583.2934590
   Ghofrani A, 2015, ASIA S PACIF DES AUT, P563, DOI 10.1109/ASPDAC.2015.7059067
   Ghosh S, 2018, 2018 1ST WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN ASIA (WIPDA ASIA), P18, DOI 10.1109/WiPDAAsia.2018.8734602
   Gi SG, 2018, IEEE T ELECTRON DEV, V65, P3996, DOI 10.1109/TED.2018.2858762
   Halawani Y, 2018, IEEE T VLSI SYST, V26, P2749, DOI 10.1109/TVLSI.2018.2835572
   Hassan H, 2016, INT S HIGH PERF COMP, P581, DOI 10.1109/HPCA.2016.7446096
   Hayakawa Y., 2015, 2015 S VLSI TECHNOLO, pT14
   He W, 2017, IEEE ELECTR DEVICE L, V38, P172, DOI 10.1109/LED.2016.2641018
   Hu M, 2018, ADV MATER, V30, DOI 10.1002/adma.201705914
   Huang XL, 2016, NANOTECHNOLOGY, V27, DOI 10.1088/0957-4484/27/39/395302
   Huangfu WQ, 2017, ASIA S PACIF DES AUT, P794, DOI 10.1109/ASPDAC.2017.7858421
   Hwang B, 2017, ADV MATER, V29, DOI 10.1002/adma.201701048
   Hwang CS, 2015, ADV ELECTRON MATER, V1, DOI 10.1002/aelm.201400056
   Ielmini D, 2018, NAT ELECTRON, V1, P333, DOI 10.1038/s41928-018-0092-2
   Ielmini D, 2010, APPL PHYS LETT, V96, DOI 10.1063/1.3304167
   Jerry M, 2018, J PHYS D APPL PHYS, V51, DOI 10.1088/1361-6463/aad6f8
   Jiang L, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P275, DOI 10.1145/3060403.3060412
   Jiang L, 2014, I C DEPEND SYS NETWO, P216, DOI 10.1109/DSN.2014.32
   Jiang ZZ, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P107, DOI 10.1109/VLSIT.2018.8510689
   Jiang ZZ, 2016, IEEE T ELECTRON DEV, V63, P1884, DOI 10.1109/TED.2016.2545412
   Kang JF, 2015, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2015.7059070
   Kavehei O, 2012, IEEE T NANOTECHNOL, V11, P374, DOI 10.1109/TNANO.2011.2174802
   Keene ST, 2018, J PHYS D APPL PHYS, V51, DOI 10.1088/1361-6463/aabe70
   Kim H, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3145478
   Kim K, 2018, IEEE T VLSI SYST, V26, P2591, DOI 10.1109/TVLSI.2018.2855959
   Kim KM, 2016, SCI REP-UK, V6, DOI 10.1038/srep20085
   Kim MK, 2014, INT CONF CONTR AUTO, P140, DOI 10.1109/ICCAIS.2014.7020546
   Kim S, 2015, SOLID STATE ELECTRON, V114, P80, DOI 10.1016/j.sse.2015.08.001
   Kim S, 2014, IEEE T ELECTRON DEV, V61, P2820, DOI 10.1109/TED.2014.2327514
   Kim T, 2017, IEEE ELECTR DEVICE L, V38, P1228, DOI 10.1109/LED.2017.2730959
   Kwak M, 2018, IEEE T ELECTRON DEV, V65, P4716, DOI 10.1109/TED.2018.2862139
   Larentis S, 2012, IEEE T ELECTRON DEV, V59, P2468, DOI 10.1109/TED.2012.2202320
   Lastras-Montaño MA, 2018, NAT ELECTRON, V1, P466, DOI 10.1038/s41928-018-0115-z
   Lastras-Montaño MA, 2015, DES AUT TEST EUROPE, P1299
   Le Gallo M, 2018, IEEE T ELECTRON DEV, V65, P4304, DOI 10.1109/TED.2018.2865352
   Le Gallo M, 2018, ADV ELECTRON MATER, V4, DOI 10.1002/aelm.201700627
   Le Gallo M, 2018, NAT ELECTRON, V1, P246, DOI 10.1038/s41928-018-0054-8
   Lee D, 2015, INT S HIGH PERF COMP, P489, DOI 10.1109/HPCA.2015.7056057
   Lee D, 2013, INT S HIGH PERF COMP, P615, DOI 10.1109/HPCA.2013.6522354
   Lei Y, 2018, IEEE T VLSI SYST, V26, P1268, DOI 10.1109/TVLSI.2018.2816246
   Li BX, 2015, IEEE T COMPUT AID D, V34, P1905, DOI 10.1109/TCAD.2015.2445741
   Li C, 2018, NAT ELECTRON, V1, P52, DOI 10.1038/s41928-017-0002-z
   Li CC, 2018, J ASTHMA, V55, P1, DOI 10.1080/02770903.2016.1266494
   Li H, 2017, IEEE CONSUM ELECTR M, V6, P94, DOI 10.1109/MCE.2016.2614523
   Li HT, 2015, IEEE T ELECTRON DEV, V62, P3160, DOI 10.1109/TED.2015.2468602
   Li ZW, 2017, IEEE T ELECTRON DEV, V64, P2721, DOI 10.1109/TED.2017.2697361
   Li ZW, 2017, IEEE T ELECTRON DEV, V64, P1568, DOI 10.1109/TED.2017.2665642
   Liang JL, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2422094.2422103
   Liao Y, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P31, DOI 10.1109/VLSIT.2018.8510634
   Lin JL, 2018, DES AUT TEST EUROPE, P407, DOI 10.23919/DATE.2018.8342044
   Lin P, 2018, J APPL PHYS, V124, DOI 10.1063/1.5038109
   Lin P, 2014, NANOTECHNOLOGY, V25, DOI 10.1088/0957-4484/25/40/405202
   Liu BY, 2014, ICCAD-IEEE ACM INT, P63, DOI 10.1109/ICCAD.2014.7001330
   Liu B, 2015, 2015 3RD ASIAN PACIFIC CONFERENCE ON MECHATRONICS AND CONTROL EINGINEERING (APCMCE 2015), P154
   Liu CC, 2017, ASIA S PACIF DES AUT, P647, DOI 10.1109/ASPDAC.2017.7858397
   Liu CC, 2016, IEEE COMP SOC ANN, P110, DOI 10.1109/ISVLSI.2016.46
   Long Y, 2018, IEEE T VLSI SYST, V26, P2781, DOI 10.1109/TVLSI.2018.2819190
   Lu YY, 2018, ECS J SOLID STATE SC, V7, pQ33, DOI 10.1149/2.0211803jss
   Mao MQ, 2018, IEEE T VLSI SYST, V26, P1290, DOI 10.1109/TVLSI.2018.2814544
   Mao MQ, 2016, IEEE J EM SEL TOP C, V6, P352, DOI 10.1109/JETCAS.2016.2547745
   Meena JS, 2014, NANOSCALE RES LETT, V9, DOI 10.1186/1556-276X-9-526
   Meng H, 2011, RES PROGR CHEM, P11
   Meng Y., 2014, 2014 S VLSI TECHNOLO, P1
   Merced-Grafals EJ, 2016, NANOTECHNOLOGY, V27, DOI 10.1088/0957-4484/27/36/365202
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Nardi F, 2013, IEEE T ELECTRON DEV, V60, P70, DOI 10.1109/TED.2012.2226728
   Niu DW, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P209, DOI 10.1109/ICCT.2012.6511216
   Niu DM, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P131, DOI 10.1109/ICCD.2013.6657035
   Niu DM, 2013, ICCAD-IEEE ACM INT, P17, DOI 10.1109/ICCAD.2013.6691092
   Niu DM, 2010, DES AUT CON, P877
   Ou E, 2011, IEEE J SOLID-ST CIRC, V46, P2158, DOI 10.1109/JSSC.2011.2148430
   Papandreou N, 2011, IEEE INT SYMP CIRC S, P329
   Payvand M, 2015, IEEE INT SYMP CIRC S, P1378, DOI 10.1109/ISCAS.2015.7168899
   Peng XC, 2017, J COMPUT ELECTRON, V16, P1167, DOI 10.1007/s10825-017-1062-z
   Pi S, 2019, NAT NANOTECHNOL, V14, P35, DOI 10.1038/s41565-018-0302-0
   Ríos C, 2019, SCI ADV, V5, DOI 10.1126/sciadv.aau5759
   Salahuddin S, 2018, NAT ELECTRON, V1, P442, DOI 10.1038/s41928-018-0117-x
   Schönhals A, 2017, NANOTECHNOLOGY, V28, DOI 10.1088/1361-6528/aa8f89
   Sebastian A, 2018, J APPL PHYS, V124, DOI 10.1063/1.5042413
   Sebastian A, 2017, NAT COMMUN, V8, DOI 10.1038/s41467-017-01481-9
   Seok JY, 2014, ADV FUNCT MATER, V24, P5316, DOI 10.1002/adfm.201303520
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Shevgoor M, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P549, DOI 10.1109/ICCD.2015.7357164
   Shimeng Yu, 2016, IEEE Solid-State Circuits Magazine, V8, P43, DOI 10.1109/MSSC.2016.2546199
   Shin S, 2012, P IEEE, V100, P2021, DOI 10.1109/JPROC.2011.2165690
   Shyh-Shyuan Sheu, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P200, DOI 10.1109/ISSCC.2011.5746281
   Son Y.H., 2013, INT S COMPUTER ARCHI, V41, P380
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Song Y. L., 2013, 2013 Symposium on VLSI Technology, pT102
   Strukov DB, 2009, P NATL ACAD SCI USA, V106, P20155, DOI 10.1073/pnas.0906949106
   Sun PX, 2015, SCI REP-UK, V5, DOI 10.1038/srep13504
   Sun W, 2016, SEMICOND SCI TECH, V31, DOI 10.1088/0268-1242/31/8/085009
   Sun Z, 2019, P NATL ACAD SCI USA, V116, P4123, DOI 10.1073/pnas.1815682116
   Sung C, 2018, J APPL PHYS, V124, DOI 10.1063/1.5037835
   Tsai H, 2018, J PHYS D APPL PHYS, V51, DOI 10.1088/1361-6463/aac8a5
   Vontobel PO, 2009, NANOTECHNOLOGY, V20, DOI 10.1088/0957-4484/20/42/425204
   Wang CN, 2017, PR IEEE COMP DESIGN, P281, DOI 10.1109/ICCD.2017.50
   Wang JH, 2018, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON NUCLEAR ENGINEERING, 2018, VOL 2
   Wang PN, 2019, IEEE T VLSI SYST, V27, P988, DOI 10.1109/TVLSI.2018.2882194
   Wang P, 2018, INT S HIGH PERF COMP, P518, DOI 10.1109/HPCA.2018.00051
   Wang ZM, 2012, APPL PHYS LETT, V100, DOI 10.1063/1.3681796
   Wen W, 2017, ICCAD-IEEE ACM INT, P261, DOI 10.1109/ICCAD.2017.8203787
   Wong HSP, 2015, NAT NANOTECHNOL, V10, P191, DOI 10.1038/nnano.2015.29
   Wright CD, 2013, ADV FUNCT MATER, V23, P2248, DOI 10.1002/adfm.201202383
   Wu MC, 2012, SEMICOND SCI TECH, V27, DOI 10.1088/0268-1242/27/6/065010
   Wuttig M, 2007, NAT MATER, V6, P824, DOI 10.1038/nmat2009
   Xia LX, 2016, J COMPUT SCI TECH-CH, V31, P3, DOI 10.1007/s11390-016-1608-8
   Xia QF, 2019, NAT MATER, V18, P309, DOI 10.1038/s41563-019-0291-x
   Xu C, 2015, IEEE T MULTI-SCALE C, V1, P195, DOI 10.1109/TMSCS.2015.2509960
   Xu C, 2015, INT S HIGH PERF COMP, P476, DOI 10.1109/HPCA.2015.7056056
   Xu C, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2753759
   Xu C, 2014, ICCAD-IEEE ACM INT, P55, DOI 10.1109/ICCAD.2014.7001329
   Xu C, 2014, ASIA S PACIF DES AUT, P825, DOI 10.1109/ASPDAC.2014.6742992
   Xu HN, 2013, SCI REP-UK, V3, DOI 10.1038/srep01230
   Xu J, 2018, DES AUT TEST EUROPE, P1604, DOI 10.23919/DATE.2018.8342271
   Xu J, 2017, PR IEEE COMP DESIGN, P573, DOI 10.1109/ICCD.2017.99
   Yao P, 2017, NAT COMMUN, V8, DOI 10.1038/ncomms15199
   Yeh CWS, 2015, IEEE J SOLID-ST CIRC, V50, P1299, DOI 10.1109/JSSC.2015.2402217
   Yi-Chung Chen, 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), P59, DOI 10.1109/NANOARCH.2011.5941484
   Youn Y, 2017, IEEE T VLSI SYST, V25, P2402, DOI 10.1109/TVLSI.2017.2710140
   Yu J, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P451, DOI 10.1109/ICCD.2015.7357146
   Yu M, 2016, SCI REP-UK, V6, DOI 10.1038/srep21020
   Yu MX, 2016, NANOTECHNOLOGY, V27, DOI 10.1088/0957-4484/27/20/205202
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
   Yu SM, 2014, IEEE INT SYMP CIRC S, P421, DOI 10.1109/ISCAS.2014.6865155
   Yu SM, 2012, IEEE T ELECTRON DEV, V59, P1183, DOI 10.1109/TED.2012.2184544
   Yu SM, 2011, APPL PHYS LETT, V98, DOI 10.1063/1.3564883
   Yu SM, 2010, IEEE ELECTR DEVICE L, V31, P1455, DOI 10.1109/LED.2010.2078794
   Yue JS, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P146, DOI 10.1145/3287624.3287635
   Zhang H, 2016, DES AUT TEST EUROPE, P756
   Zhang LQ, 2015, IEEE T ELECTRON DEV, V62, P3250, DOI 10.1109/TED.2015.2461656
   Zhang LQ, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P155, DOI 10.1109/IMW.2013.6582122
   Zhang LK, 2016, CONF PROC INT SYMP C, P519, DOI 10.1109/ISCA.2016.52
   Zhang Y, 2018, IMMUN AGEING, V15, DOI 10.1186/s12979-018-0128-5
   Zhao B, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2500459
   Zhao L, 2017, INT SYM QUAL ELECT, P58, DOI 10.1109/ISQED.2017.7918293
   Zheng Y, 2015, ASIA S PACIF DES AUT, P112, DOI 10.1109/ASPDAC.2015.7058990
   Zhou JT, 2014, IEEE T ELECTRON DEV, V61, P1369, DOI 10.1109/TED.2014.2310200
   Zidan MA, 2016, SCI REP-UK, V6, DOI 10.1038/srep18863
   Zidan MA, 2018, NAT ELECTRON, V1, P411, DOI 10.1038/s41928-018-0100-6
   Zidan MA, 2018, NAT ELECTRON, V1, P22, DOI 10.1038/s41928-017-0006-8
   Zidan MA, 2014, IEEE T NANOTECHNOL, V13, P274, DOI 10.1109/TNANO.2014.2299558
   Zuloaga S, 2015, IEEE INT SYMP CIRC S, P193, DOI 10.1109/ISCAS.2015.7168603
NR 232
TC 19
Z9 19
U1 1
U2 67
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 46
DI 10.1145/3325067
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500009
DA 2024-07-18
ER

PT J
AU Schwarzer, T
   Falk, J
   Müller, S
   Letras, M
   Heidorn, C
   Wildermann, S
   Teich, J
AF Schwarzer, Tobias
   Falk, Joachim
   Mueller, Simone
   Letras, Martin
   Heidorn, Christian
   Wildermann, Stefan
   Teich, Juergen
TI Compilation of Dataflow Applications for Multi-Cores using Adaptive
   Multi-Objective Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dataflow; clustering; design space exploration
ID DESIGN SPACE EXPLORATION; SYSTEM SYNTHESIS; SIMULATION; FRAMEWORK
AB State-of-the-art system synthesis techniques employ meta-heuristic optimization techniques for Design Space Exploration (DSE) to tailor application execution, e.g., defined by a dataflow graph, for a given target platform. Unfortunately, the performance evaluation of each implementation candidate is computationally very expensive, in particular on recent multi-core platforms, as this involves compilation to and extensive evaluation on the target hardware. Applying heuristics for performance evaluation on the one hand allows for a reduction of the exploration time but on the other hand may deteriorate the convergence of the optimization technique toward performance-optimal solutions with respect to the target platform. To address this problem, we propose DSE strategies that are able to dynamically trade off between (i) approximating heuristics to guide the exploration and (ii) accurate performance evaluation, i.e.. compilation of the application and subsequent performance measurement on the target platform. Technically, this is achieved by introducing a set of additional, but easily computable guiding objective functions, and varying the set of objective functions that are evaluated during the DSE adaptively. One major advantage of these guiding objectives is that they are generically applicable for dataflow models without having to apply any configuration techniques to tailor their parameters to the specific use case. We show this for synthetic benchmarks as well as a real-world control application. Moreover, the experimental results demonstrate that our proposed adaptive DSE strategies clearly outperform a state-of-the-art DSE approach known from literature in terms of the quality of the gained implementations as well as exploration times. Amongst others, we show a case for a two-core implementation where after about 3 hours of exploration time one of our proposed adaptive DSE strategies already obtains a 60% higher performance value than obtained by the state-of-the-art approach. Even when the state-of-the-art approach is given a total exploration time of more than 2 weeks to optimize this value, the proposed adaptive DSE strategy features a 20% higher performance value after a total exploration time of about 4 days.
C1 [Schwarzer, Tobias; Falk, Joachim; Mueller, Simone; Letras, Martin; Heidorn, Christian; Wildermann, Stefan; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg, Hardware Software Codesign, Dept Comp Sci, Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Schwarzer, T (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg, Hardware Software Codesign, Dept Comp Sci, Erlangen, Germany.
EM tobias.schwarzer@fau.de; joachim.falk@fau.de; simone.mueller@fau.de;
   martin.letras@fau.de; christian.heidorn@fau.de;
   stefan.wildermann@fau.de; juergen.teich@fau.de
RI Letras, Martin/ABG-9738-2021; Falk, Joachim/AAE-1610-2021
OI Letras, Martin/0000-0002-1429-8982; 
FU German Research Foundation (DFG) as part of the Transregional
   Collaborative Research Centre "Invasive Computing" [SFB/TR 89]; Bavarian
   Ministry of Economic Affairs (Bayerisches Staatsministerium fur
   Wirtschaft und Medien, Technologie und Verkehr) as a part of the "ESI
   Application Center"
FX This work was partly supported by the German Research Foundation (DFG)
   as part of the Transregional Collaborative Research Centre "Invasive
   Computing" (SFB/TR 89) and by the Bavarian Ministry of Economic Affairs
   (Bayerisches Staatsministerium fur Wirtschaft und Medien, Technologie
   und Verkehr) as a part of the "ESI Application Center."
CR [Anonymous], 2013, P 21 ACM INT C MULT, DOI DOI 10.1145/2502081.2502231
   [Anonymous], 2006, Application of Concurrency to System Design
   [Anonymous], 1974, PROC IFIP C 74
   Blickle T, 1998, DES AUTOM EMBED SYST, V3, P23, DOI 10.1023/A:1008899229802
   Cedersjo G., 2014, P 17 INT WORKSHOP SO, P31, DOI [10.1145/2609248.2609260, DOI 10.1145/2609248.2609260]
   Cedersjö G, 2014, CONF REC ASILOMAR C, P1435, DOI 10.1109/ACSSC.2014.7094699
   Damavandpeyma M, 2012, PR IEEE COMP DESIGN, P219, DOI 10.1109/ICCD.2012.6378644
   Dasdan A, 2004, ACM T DES AUTOMAT EL, V9, P385, DOI 10.1145/1027084.1027085
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Falk J, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880054
   Falk Joachim, 2015, P EMB SYST REAL TIM
   Franke B., 2008, P 11 INT WORKSHOP SO, P69, DOI DOI 10.1145/1361096.1361109
   Geilen Marc, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P125
   Ghamarian AH, 2008, DES AUT TEST EUROPE, P114
   Jin YC, 2002, IEEE T EVOLUT COMPUT, V6, P481, DOI 10.1109/TEVC.2002.800884
   Jin YC, 2001, IEEE C EVOL COMPUTAT, P592, DOI 10.1109/CEC.2001.934445
   Kempf T, 2005, DES AUT TEST EUROPE, P876, DOI 10.1109/DATE.2005.21
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lukasiewycz M, 2008, DES AUT CON, P626
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Lukasiewycz M, 2009, DES AUT TEST EUROPE, P472
   Lukasiewycz M, 2007, IEEE C EVOL COMPUTAT, P935, DOI 10.1109/CEC.2007.4424570
   Mariani G, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514647
   Michalska M, 2018, IEEE T MULTI-SCALE C, V4, P127, DOI 10.1109/TMSCS.2017.2774294
   Neubauer K., 2018, P INT C HARDW SOFTW, P1
   Neubauer K, 2017, DES AUT TEST EUROPE, P306, DOI 10.23919/DATE.2017.7927005
   OpenDSE, 2018, Open Design Space Exploration Framework
   Paone E, 2013, DES AUT TEST EUROPE, P671
   Pino J., 1995, Signals, Systems and Computers, V1, P122
   Reimann F., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P135
   Richthammer V, 2018, DES AUT CON, DOI 10.1145/3195970.3195995
   Schnerr J, 2008, DES AUT CON, P290
   Schwarzer T., 2015, P 18 INT WORKSH SOFT, P68
   Schwarzer T, 2018, IEEE T COMPUT AID D, V37, P297, DOI 10.1109/TCAD.2017.2695894
   Streubuhr M., 2009, P EMB WORLD C NUR GE, P1
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Tripakis S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442133
   Xydis S, 2010, IEEE INT SYMP CIRC S, P2598, DOI 10.1109/ISCAS.2010.5537090
NR 40
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 29
DI 10.1145/3310249
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700003
DA 2024-07-18
ER

PT J
AU Wan, B
   Li, X
   Zhang, B
   Zhao, CX
   Chen, XL
   Wang, C
   Zhou, XH
AF Wan, Bo
   Li, Xi
   Zhang, Bo
   Zhao, Caixu
   Chen, Xianglan
   Wang, Chao
   Zhou, Xuehai
TI DCW: A Reactive and Predictable Programming Framework for LET-Based
   Distributed Real-Time Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Logical execution time; reactivity; predictability; distributed
   real-time systems
ID MULTITASKING; ARCHITECTURE; TTCAN; MODEL
AB Real-time systems continuously interact with the physical environment and often have to satisfy stringent timing constraints imposed by their interactions. Those systems involve two main properties: reactivity and predictability. Reactivity allows the system to continuously react to a non-deterministic external environment, while predictability guarantees the deterministic execution of safety-critical parts of applications. However, with the increase in software complexity, traditional approaches to develop real-time systems make temporal behaviors difficult to infer, especially when the system is required to address non-deterministic aperiodic events from the physical environment.
   In this article, we propose a reactive and predictable programming framework, Distributed Clockwerk (DCW), for distributed real-time systems. DCW introduces the Servant, which is a non-preemptible execution entity, to implement periodic tasks based on the Logical Execution Time (LET) model. Furthermore, a joint schedule policy, based on the slack stealing algorithm, is proposed to efficiently address aperiodic events with no violated hard-time constraints. To further support predictable communication among distributed nodes, DCW implements the Time-Triggered Controller Area Network (TTCAN) to avoid collisions while accessing the shared communication medium. Moreover, a programming framework implements to provide a set of programming APIs for defining timing and functional behaviors of concurrent tasks. An example is further implemented to illustrate the DCW design flow. The evaluation results demonstrate that our proposal can improve both periodic and aperiodic reactivity compared with existing work, and the implemented DCW can also ensure the system predictability by achieving extremely low overheads.
C1 [Wan, Bo; Li, Xi; Zhang, Bo; Zhao, Caixu; Chen, Xianglan; Wang, Chao; Zhou, Xuehai] USTC, Sch Comp Sci & Technol, Hefei, Anhui, Peoples R China.
C3 Chinese Academy of Sciences; University of Science & Technology of
   China, CAS
RP Li, X (corresponding author), USTC, Sch Comp Sci & Technol, Hefei, Anhui, Peoples R China.
EM wanborj@mail.ustc.edu.cn; llxx@ustc.edu.cn; sazb@mail.ustc.edu.cn;
   cathyz@mail.ustc.edu.cn; xlanchen@ustc.edu.cn; cswang@ustc.edu.cn;
   xhzhou@ustc.edu.cn
RI Zhou, Xuehai/AAO-1104-2021
FU National Key Research and Development Program of China [2017YFA0700900];
   National Science Foundation of China [61772482]; Anhui Provincial
   Natural Science Foundation [1608085QF12]; Jiangsu Provincial Natural
   Science Foundation [BK20181193]; Youth Innovation Promotion Association
   CAS [2017497]; Fundamental Research Funds for the Central Universities
   [WK2150110003]
FX This work is partially supported by the National Key Research and
   Development Program of China (under Grant 2017YFA0700900), National
   Science Foundation of China (No. 61772482), Anhui Provincial Natural
   Science Foundation (No. 1608085QF12), Jiangsu Provincial Natural Science
   Foundation (No. BK20181193), Youth Innovation Promotion Association CAS
   (No. 2017497), and Fundamental Research Funds for the Central
   Universities (WK2150110003). Xi Li is the corresponding author.
CR Angelov C, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, P102, DOI 10.1109/SIES.2007.4297323
   Angelov C, 2006, INT FED INFO PROC, V225, P145
   [Anonymous], 2009, P 7 ACM INT C EMB SO
   Avatefipour O., 2018, State-of-the-art survey on in-vehicle network communication (can-bus) security and vulnerabilities
   Ayestaran Iban, 2014, MED C EMB COMP MECO, P77
   Barry R., 2010, USING FREERTOS REAL, V1st
   Becker M, 2017, J SYST ARCHITECT, V80, P104, DOI 10.1016/j.sysarc.2017.09.004
   Berwanger Josef, 2000, SAE TECHNICAL PAPER
   Biondi A., 2017, INT WORKSH AN TOOLS
   Bunzel S., 2011, Informatik-Spektrum, V34, P79, DOI [10.1007/s00287-010-0506-7, DOI 10.1007/S00287-010-0506-7]
   Burgio Paolo, 2017, WATERS IND CHALLENGE
   Charette RN, 2009, IEEE SPECTRUM, V46, P7, DOI 10.1109/MSPEC.2009.5340234
   DAVIS RI, 1993, REAL-TIME SYSTEMS SYMPOSIUM: PROCEEDINGS, P222, DOI 10.1109/REAL.1993.393496
   Elmenreich W., 2003, P WORKSH TIM TRIGG R
   Farcas E, 2005, ACM SIGPLAN NOTICES, V40, P31, DOI 10.1145/1070891.1065915
   Ghosal A, 2004, LECT NOTES COMPUT SC, V2993, P357
   Ghosal Arkadeb., 2006, EMSOFT 06, P132
   Ghosh S., 2014, Distributed systems: an algorithmic approach
   Heiner G, 1998, DIG PAP INT SYMP FAU, P402, DOI 10.1109/FTCS.1998.689491
   Hennig Julien, 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Proceedings, DOI 10.1109/RTAS.2016.7461355
   Henzinger TA, 2005, ACM SIGPLAN NOTICES, V40, P21, DOI 10.1145/1070891.1065914
   Henzinger TA, 2002, LECT NOTES COMPUT SC, V2491, P76
   Henzinger TA, 2007, ACM T PROGR LANG SYS, V29, DOI 10.1145/1286821.1286824
   Henzinger Thomas A., 2001, LNCS, V2211, P166
   Hong S, 2015, SOFTW TEST VERIF REL, V25, P191, DOI 10.1002/stvr.1564
   Kirner R, 2010, LECT NOTES COMPUT SC, V6399, P23, DOI 10.1007/978-3-642-16256-5_5
   Kirner R, 2009, EUROMICRO, P119, DOI 10.1109/ECRTS.2009.8
   Kirsch C. M., 2006, HDB REAL TIME EMBEDD, P11
   Kirsch ChristophM., 2005, PROC ACMUSENIX C VIR, P35
   Kluge F., 2016, SIGBED Rev., V13, P61, DOI [10.1145/3015037.3015047, DOI 10.1145/3015037.3015047]
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Lee EA, 2009, COMMUN ACM, V52, P70, DOI 10.1145/1506409.1506426
   Leen G, 2002, MICROPROCESS MICROSY, V26, P77, DOI 10.1016/S0141-9331(01)00148-X
   Lehoczky J. P., 1987, Proceedings of the Real-Time Systems Symposium (Cat. No.87CH2475-2), P261
   LEHOCZKY JP, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P110, DOI 10.1109/REAL.1992.242671
   Liu J, 2003, IEEE CONTR SYST MAG, V23, P65, DOI 10.1109/MCS.2003.1172830
   Louise S., 2011, Proceedings of the 2011 IEEE 13th International Symposium on High-Assurance Systems Engineering (HASE 2011), P95, DOI 10.1109/HASE.2011.38
   Makowitz R., 2006, IEEE INT WORKSH FACT, P207
   Mauerer W., 2010, Professional Linux kernel architecture
   Mills D.L, 2016, Computer Network Time Synchronization: The Network Time Protocol on Earth and in Space
   Potop-Butucaru D., 2005, The Embedded Systems Handbook, P1
   Ryan C, 2004, MICROPROCESS MICROSY, V28, P135, DOI 10.1016/j.micpro.2004.02.001
   Sprunt B., 1989, Real-Time Systems, V1, P27, DOI 10.1007/BF02341920
   STANKOVIC JA, 1990, REAL-TIME SYST, V2, P247, DOI 10.1007/BF01995673
   Steiner W, 2009, 2009 8TH IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, P319, DOI 10.1109/NCA.2009.28
   STROSNIDER JK, 1995, IEEE T COMPUT, V44, P73, DOI 10.1109/12.368008
   Sun BL, 2016, J SYST ARCHITECT, V63, P48, DOI 10.1016/j.sysarc.2016.01.007
   Wan B, 2017, IEEE INT SYMP PARAL, P582, DOI 10.1109/ISPA/IUCC.2017.00094
   Wan B, 2017, 2017 19TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS (HPCC) / 2017 15TH IEEE INTERNATIONAL CONFERENCE ON SMART CITY (SMARTCITY) / 2017 3RD IEEE INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (DSS), P578, DOI 10.1109/HPCC-SmartCity-DSS.2017.75
   Wang C, 2017, IEEE T PARALL DISTR, V28, P2993, DOI 10.1109/TPDS.2017.2701828
   Wang C, 2014, J SYST ARCHITECT, V60, P293, DOI 10.1016/j.sysarc.2013.08.016
NR 52
TC 1
Z9 1
U1 0
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 37
DI 10.1145/3317574
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700011
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Incomplete Tests for Undetectable Faults to Improve Test Set Quality
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE n-detection test set; test generation; test set quality; undetectable
   faults
ID BRIDGE DEFECTS; PATTERNS
AB The presence of undetectable faults in a set of target faults implies that tests, which may be important for detecting defects, are missing from the test set. This article suggests an approach for addressing missing tests that fits with the rationale for computing an n-detection test set. The artcile defines the concept of an incomplete test that is relevant when a target fault is undetectable. An incomplete test activates the fault but fails to detect it because of one or more assignments that are missing from the test. The procedure described in this article improves the quality of a test set by attempting to ensure that every undetectable fault has n incomplete tests with the smallest possible numbers of missing assignments, for a constant n >= 1. The incomplete tests are expected to contribute to the detection of detectable defects around the site of the undetectable fault. The computation of missing assignments for a test is performed in linear time by avoiding fault simulation and considering all the undetectable faults simultaneously. Experimental results demonstrate the extent to which a given test set can be improved without increasing the number of tests.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU NSF [CCF-1714147]
FX This work was supported in part by NSF Grant No. CCF-1714147.
CR [Anonymous], P VLSI TEST S
   [Anonymous], P DEF FAULT TOL VLSI
   [Anonymous], [No title captured]
   Arumí D, 2005, ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P28, DOI 10.1109/ETS.2005.13
   Benware B, 2003, INT TEST CONF P, P1031, DOI 10.1109/TEST.2003.1271091
   Blanton RD, 1997, PR IEEE COMP DESIGN, P372, DOI 10.1109/ICCD.1997.628897
   Cho S., 2005, P IEEE INT C TEST, P1, DOI [10.1109/TEST.2005.1584040, DOI 10.1109/TEST.2005.1584040]
   Engelke P, 2009, ACM T DES AUTOMAT EL, V14, DOI [10.1145/1562514.1562524, 10.1145/1562514.1596831]
   Erb D., 2014, P DES AUT TEST EUR C
   Geuzebroek J., 2007, PROC INT TEST C ITC, P1, DOI DOI 10.1109/TEST.2007.4437649
   Goel SK, 2009, INT TEST CONF P, P3
   Guo RF, 2006, IEEE VLSI TEST SYMP, P66, DOI 10.1109/ISSM.2006.4493024
   Hapke F, 2012, PROC EUR TEST SYMP
   Hapke F, 2014, IEEE T COMPUT AID D, V33, P1396, DOI 10.1109/TCAD.2014.2323216
   Jas A, 2007, ASIAN TEST SYMPOSIUM, P13, DOI 10.1109/ATS.2007.78
   Khursheed S, 2009, DES AUT TEST EUROPE, P1349
   Konuk H, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P422, DOI 10.1109/VTEST.1996.510888
   Krishnaswamy V, 2001, INT TEST CONF P, P688, DOI 10.1109/TEST.2001.966689
   Liu Y., 2012, 2012 Microsystems for Measurement and Instrumentation (MAMNA), P1
   MCCLUSKEY EJ, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P597, DOI 10.1109/TEST.1993.470645
   Mohammadi HG, 2015, DES AUT TEST EUROPE, P453
   Nelson JE, 2006, DES AUT CON, P1099, DOI 10.1109/DAC.2006.229404
   Polian I, 2005, IEEE VLSI TEST SYMP, P343, DOI 10.1109/VTS.2005.72
   Pomeranz I., 2017, P DES AUT TEST EUR
   Pomeranz I., 2018, P EUR TEST S
   RENOVELL M, 1992, IEEE T COMPUT AID D, V11, P1450, DOI 10.1109/43.177407
   Simsir Muzaffer O., 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2010), P41, DOI 10.1109/NANOARCH.2010.5510927
   Singh Adit D., 2016, 2016 21st IEEE European Test Symposium (ETS), P1, DOI 10.1109/ETS.2016.7519316
   Spinner S, 2008, IEEE VLSI TEST SYMP, P181, DOI 10.1109/VTS.2008.30
   Sreedhar A, 2008, DES AUT TEST EUROPE, P533
   Takahashi H, 2007, ASIAN TEST SYMPOSIUM, P39, DOI 10.1109/ATS.2007.34
   Tang HX, 2005, DES AUT TEST EUROPE, P450
   Venkataraman S, 2004, IEEE VLSI TEST SYMP, P23, DOI 10.1109/VTEST.2004.1299221
   Wu CH, 2016, ASIA S PACIF DES AUT, P755, DOI 10.1109/ASPDAC.2016.7428102
   Yang F, 2014, ASIAN TEST SYMPOSIUM, P101, DOI 10.1109/ATS.2014.29
   Zachariah ST, 2000, INT TEST CONF P, P750, DOI 10.1109/TEST.2000.894271
   Zha J, 2012, DES AUT TEST EUROPE, P527
NR 37
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 23
DI 10.1145/3306493
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300010
OA Bronze
DA 2024-07-18
ER

PT J
AU Cakir, B
   Malik, S
AF Cakir, Burcin
   Malik, Sharad
TI Reverse Engineering Digital ICs through Geometric Embedding of Circuit
   Graphs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE Reverse engineering; partitioning; clustering
AB Outsourcing of design and manufacturing processes makes integrated circuits (ICs) vulnerable to adversarial changes and raises concerns about their integrity. Reverse engineering the manufactured netlist helps identify malicious insertions. In this article, we present an automated approach that, given a reference design description with high-level blocks, infers these blocks in an untrusted gate-level (test) implementation. Using the graph connectivity of the netlists, we compute a geometric embedding for each wire in the circuits, which, then, is used to compute a bipartite matching between the nodes of the two designs and identify high-level blocks in the test circuit. Experiments to evaluate the efficacy of the proposed technique on various-sized designs, including the multi-core processor OpenSparc T1, show that it can correctly match over 90% of gates in the test circuit to their corresponding block in the reference model.
C1 [Cakir, Burcin; Malik, Sharad] Princeton Univ, Dept Elect Engn, 41 Olden St, Princeton, NJ 08544 USA.
C3 Princeton University
RP Cakir, B (corresponding author), Princeton Univ, Dept Elect Engn, 41 Olden St, Princeton, NJ 08544 USA.
EM bcakir@princeton.edu; sharad@princeton.edu
RI Cakir, Banu/AAC-6603-2022
OI Cakir, Banu/0000-0001-6645-6527; Malik, Sharad/0000-0002-0837-5443
FU C-FAR, one of the six SRC STARnet Centers - MARCO; C-FAR, one of the six
   SRC STARnet Centers - DARPA
FX This work was supported in part by C-FAR, one of the six SRC STARnet
   Centers, sponsored by MARCO and DARPA.
CR Alpert Charles J., 1996, P INT S CIRC SYST IS
   Alpert Charles J., 1993, P DES AUT C DAC 93
   Alpert CJ, 1999, DISCRETE APPL MATH, V90, P3, DOI 10.1016/S0166-218X(98)00083-3
   [Anonymous], 2013, MATRIX COMPUTATIONS
   Areibi Shawki, 1993, P IEEE CUST INT CIRC
   Bai Xiao, 2004, P INT C PATT REC ICP
   Burkard Rainer, 2012, Society of Industrial and Applied Mathematics
   Cakir Burcin, 2015, P C DES AUT TEST EUR
   Chan P. K., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P133, DOI 10.1145/201310.201331
   CHAN PK, 1994, IEEE T COMPUT AID D, V13, P1088, DOI 10.1109/43.310898
   Curtin RR, 2013, J MACH LEARN RES, V14, P801
   EDMONDS J, 1972, J ACM, V19, P248, DOI 10.1145/321694.321699
   Frankle Jon., 1986, P INT C COMPUTER AID, P414
   Gascon Adria, 2014, P INT C FORM METH CO
   Hadley Scott W., 2006, T COMP AIDED DES INT, V11, P885
   Hagen Lars, 1992, P INT C CONTR AUT DI
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   JONKER R, 1987, COMPUTING, V38, P325, DOI 10.1007/BF02278710
   Kazmar Tomas, 2017, LINEAR ASSIGNMENT PR
   Kreyszig Erwin., 2010, ADV ENG MATH, V10th, P339
   Lanczos algorithm, 2017, LANCZOS ALGORITHM
   Li Wenchao, 2012, P IEEE INT S HARDW O
   Li Wenchao, 2013, P HOST 13
   Mohnke J, 1999, INTEGRATION, V27, P33, DOI 10.1016/S0167-9260(98)00014-5
   Ng AY, 2002, ADV NEUR IN, V14, P849
   OpenCores, 2016, DIG OP SOURC HARDW C
   OpenSparc T1, 2016, OPEN SOURCE MULTICOR
   RIESS BM, 1994, ACM IEEE D, P646
   Sanderson C., 2016, J OPEN SOURCE SOFTWA, V1, P26, DOI [DOI 10.21105/JOSS.00026, 10.21105/joss.00026]
   Schiffner B, 2005, FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P312, DOI 10.1109/IWSOC.2005.17
   Shi Yiqiong, 2010, P INT S CIRC SYST IS
   Soeken Mathias, 2015, P INT C FORM METH CO
   Subramanyan P, 2014, IEEE T EMERG TOP COM, V2, P63, DOI 10.1109/TETC.2013.2294918
   Volgenant A, 1996, COMPUT OPER RES, V23, P917, DOI 10.1016/0305-0548(96)00010-X
   von Luxburg U, 2007, STAT COMPUT, V17, P395, DOI 10.1007/s11222-007-9033-z
NR 35
TC 8
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 50
DI 10.1145/3193121
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300010
DA 2024-07-18
ER

PT J
AU Bonetti, A
   Preyss, N
   Teman, A
   Burg, A
AF Bonetti, Andrea
   Preyss, Nicholas
   Teman, Adam
   Burg, Andreas
TI Automated Integration of Dual-Edge Clocking for Low-Power Operation in
   Nanometer Nodes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dual-edge-triggered clocking; low-power design; digital VLSI circuits;
   clock distribution; nanometer nodes
ID DELAY-AREA DOMAIN
AB Clocking power, including both clock distribution and registers, has long been one of the primary factors in the total power consumption of many digital systems. One straightforward approach to reduce this power consumption is to apply dual-edge-triggered (DET) clocking, as sequential elements operate at half the clock frequency while maintaining the same throughput as with conventional single-edge-triggered (SET) clocking. However, the DET approach is rarely taken in modern integrated circuits, primarily due to the perceived complexity of integrating such a clocking scheme. In this article, we first identify the most promising conditions for achieving low-power operation with DET clocking and then introduce a fully automated design flow for applying DET to a conventional SET design. The proposed design flow is demonstrated on three benchmark circuits in a 40nm CMOS technology, providing as much as a 50% reduction in clock distribution and register power consumption.
C1 [Bonetti, Andrea; Preyss, Nicholas; Burg, Andreas] Ecole Polytech Fed Lausanne, TCL, CH-1015 Lausanne, Switzerland.
   [Teman, Adam] Bar Ilan Univ, Emerging NanoScaled Integrated Circuits & Syst En, Fac Engn, Ramat Gan, Israel.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; Bar Ilan University
RP Bonetti, A (corresponding author), Ecole Polytech Fed Lausanne, TCL, CH-1015 Lausanne, Switzerland.
EM andreas.bonetti@epfl.ch; nicolas.preyss@epfl.ch; adam.teman@biu.ac.il;
   andreas.burg@epfl.ch
RI Burg, Andreas/Q-8704-2016; Teman, Adam/P-2034-2019
OI Teman, Adam/0000-0002-8233-4711; Burg, Andreas/0000-0002-7270-5558
FU Nano-Tera.ch; Swiss Confederation
FX This project was partially funded by Nano-Tera.ch with Swiss
   Confederation financing.
CR Alioto M, 2011, IEEE INT SYMP CIRC S, P563
   Alioto M, 2011, IEEE T VLSI SYST, V19, P737, DOI 10.1109/TVLSI.2010.2041377
   Alioto M, 2011, IEEE T VLSI SYST, V19, P725, DOI 10.1109/TVLSI.2010.2041376
   Alioto M, 2010, IEEE INT SYMP CIRC S, P321, DOI 10.1109/ISCAS.2010.5537828
   [Anonymous], 2016, P 19 IEEE S LOW POWE
   Bonetti A, 2015, IEEE INT SYMP CIRC S, P1850, DOI 10.1109/ISCAS.2015.7169017
   GAGO A, 1993, IEEE J SOLID-ST CIRC, V28, P400, DOI 10.1109/4.210012
   KAESLIN H., 2008, Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication, DOI DOI 10.1017/CBO9780511805172
   Kawaguchi H, 1998, IEEE J SOLID-ST CIRC, V33, P807, DOI 10.1109/4.668997
   Lapshev S, 2016, IEEE T CIRCUITS-I, V63, P1673, DOI 10.1109/TCSI.2016.2587282
   Llopis R. P., 2000, US Patent, Patent No. 6,137,331
   Llopis RP, 1996, 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, P341, DOI 10.1109/LPE.1996.547536
   Nedovic N, 2005, IEEE T VLSI SYST, V13, P577, DOI 10.1109/TVLSI.2005.844302
   Nedovic N, 2004, IEEE J SOLID-ST CIRC, V39, P1294, DOI 10.1109/JSSC.2004.831498
   Nedovic N., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P399
   Oklobdzija V.M. Stojanovic., 2005, Digital System Clocking: High-performance and Low-power Aspects
   Paik S., 2011, P 2011 IEEE 54 INT M, P1
   Tschanz J, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P147, DOI 10.1109/LPE.2001.945391
   Tschanz James W., 2006, US Patent, Patent No. [7,109,776, 7109776]
   Zhao PY, 2004, IEEE T VLSI SYST, V12, P477, DOI 10.1109/TVLSI.2004.826192
NR 20
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 62
DI 10.1145/3054744
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900005
DA 2024-07-18
ER

PT J
AU Mundhenk, P
   Paverd, A
   Mrowca, A
   Steinhorst, S
   Lukasiewycz, M
   Fahmy, SA
   Chakraborty, S
AF Mundhenk, Philipp
   Paverd, Andrew
   Mrowca, Artur
   Steinhorst, Sebastian
   Lukasiewycz, Martin
   Fahmy, Suhaib A.
   Chakraborty, Samarjit
TI Security in Automotive Networks: Lightweight Authentication and
   Authorization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Automotive; security; authentication; authorization; lightweight
AB With the increasing amount of interconnections between vehicles, the attack surface of internal vehicle networks is rising steeply. Although these networks are shielded against external attacks, they often do not have any internal security to protect against malicious components or adversaries who can breach the network perimeter. To secure the in-vehicle network, all communicating components must be authenticated, and only authorized components should be allowed to send and receive-messages. This is achieved through the use of an authentication framework. Cryptography is widely used to authenticate communicating parties and provide secure communication channels (e.g., Internet communication). However, the real-time performance requirements of in-vehicle networks restrict the types of cryptographic algorithms and protocols that may be used. In particular, asymmetric cryptography is computationally infeasible during vehicle operation.
   In this work, we address the challenges of designing authentication protocols for automotive systems. We present Lightweight Authentication for Secure Automotive Networks (LASAN), a full lifecycle authentication approach. We describe the core LASAN protocols and show how they protect the internal vehicle network while complying with the real-time constraints and low computational resources of this domain. By lever-aging the fixed structure of automotive networks, we minimize bandwidth and computation requirements. Unlike previous work, we also explain how this framework can be integrated into all aspects of the automotive product lifecycle, including manufacturing, vehicle maintenance, and software updates. We evaluate LASAN in two different ways: First, we analyze the security properties of the protocols using established protocol verification techniques based on formal methods. Second, we evaluate the timing requirements of LASAN and compare these to other frameworks using a new highly modular discrete event simulator for in-vehicle networks, which we have developed for this evaluation.
C1 [Mundhenk, Philipp; Mrowca, Artur; Steinhorst, Sebastian; Lukasiewycz, Martin] TUM CREATE Ltd, Singapore, Singapore.
   [Paverd, Andrew] Aalto Univ, Dept Comp Sci, Konemiehentie 2, FI-02150 Espoo, Finland.
   [Fahmy, Suhaib A.] Univ Warwick, Sch Engn, Lib Rd, Coventry CV4 7AL, W Midlands, England.
   [Chakraborty, Samarjit] Tech Univ Munich, Inst Real Time Comp Syst, Arcisstr 21, D-80290 Munich, Germany.
   [Mundhenk, Philipp; Mrowca, Artur; Steinhorst, Sebastian; Lukasiewycz, Martin] TUM CREATE, 1 Create Way,10-02, Singapore 138602, Singapore.
C3 Aalto University; University of Warwick; Technical University of Munich
RP Mundhenk, P (corresponding author), TUM CREATE Ltd, Singapore, Singapore.; Mundhenk, P (corresponding author), TUM CREATE, 1 Create Way,10-02, Singapore 138602, Singapore.
EM philipp.mundhenk@tum-create.edu.sg; andrew.paverd@ieee.org;
   artur.mrowca@tum-create.edu.sg; sebastian.steinhorst@tum-create.edu.sg;
   martin.lukasiewycz@tum-create.edu.sg; s.fahmy@warwick.ac.uk;
   samarjit@tum.de
RI Fahmy, Suhaib A/B-2986-2009; Chakraborty, Samarjit/AAU-9569-2020
OI Chakraborty, Samarjit/0000-0002-0503-6235; Paverd,
   Andrew/0000-0003-2188-5285; Steinhorst, Sebastian/0000-0002-4096-2584
FU Singapore National Research Foundation under its Campus for Research
   Excellence And Technological Enterprise (CREATE) programme
FX This work was financially supported by the Singapore National Research
   Foundation under its Campus for Research Excellence And Technological
   Enterprise (CREATE) programme.
CR [Anonymous], CERTIFICATE TRANSPAR
   [Anonymous], 2008, The transport layer security (TLS) protocol version 1.2
   Checkoway S., 2011, PROCEEDINGS OF USENI
   Cooper David, 2008, TECHNICAL REPORT
   Cremers CJF, 2008, LECT NOTES COMPUT SC, V5123, P414
   Cremers CJF, 2008, CCS'08: PROCEEDINGS OF THE 15TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P119
   Dolev D., 1981, 22nd Annual Symposium on Foundations of Computer Science, P350, DOI 10.1109/SFCS.1981.32
   Dworkin Morris., 2005, Recommendation for block cipher modes of operation: The CMAC mode of authentication
   Escherich R., 2009, SHE-secure hardware extension functional specification version 1.1
   Groza B., 2012, P INT C CRYPT NETW S, P185, DOI DOI 10.1007/978-3-642-35404-5_15
   Han G., 2014, P DATE
   Hartwich F., 2012, P 13 INT CAN C 2012
   Herber C, 2014, IEEE REAL TIME, P215, DOI 10.1109/RTAS.2014.6926004
   Hoppe T, 2008, FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION ASSURANCE AND SECURITY, PROCEEDINGS, P295, DOI 10.1109/IAS.2008.45
   Hoppe T, 2011, RELIAB ENG SYST SAFE, V96, P11, DOI 10.1016/j.ress.2010.06.026
   ISO-International Organization for Standardization, 2009, ISO IEC 11889 1 2009
   Jiang K, 2012, DES AUT TEST EUROPE, P947
   Kargl F., 2009, SECURE VEHICLE COMMU
   Koscher K., 2010, P S SEC PRIV SP 10
   Lin C.-W., 2013, P 2013 IEEE ACM INT
   Lukasiewycz M, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2831232
   Miller C., 2014, P BLACK HAT
   Miller C., 2015, P BLACK HAT
   Miller C., 2013, P DEF CON
   Müter M, 2011, IEEE INT VEH SYM, P1110, DOI 10.1109/IVS.2011.5940552
   Mundhenk P., 2016, ACMSIGBEDRev, V13, P8
   Mundhenk P., 2016, ONLINE REPOSITORY MO
   Mundhenk P., 2015, P C DES AUT TEST EUR
   Mundhenk P, 2015, DES AUT CON, DOI 10.1145/2744769.2744906
   Neuman C., 2005, KERBEROS NETWORK AUT
   NIST, 2001, SPECIFICATION FOR TH
   Othmane L. Ben, 2014, INT J NEXT GEN COMPU, V5, P3
   Paverd A, 2012, 1 OP EIT ICT LABS WO
   Paverd A. J., 2014, P 5 IEEE INT C SMART
   Perrig A., 2005, TIMED EFFICIENT STRE
   Sagstetter F, 2013, DES AUT TEST EUROPE, P458
   Santesson S., 2013, RFC 6960 10 509 INTE
   Seudie H., 2009, P CAR 2 CAR COMM CON
   Shreejith S, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P256, DOI 10.1109/FPT.2014.7082788
   Shreejith S, 2015, DES AUT CON, DOI 10.1145/2744769.2744907
   Sikora Axel, 2013, Journal of Communications, V8, P490
   Sojka M, 2014, INT SYM IND EMBED, DOI 10.1109/SIES.2014.6871210
   Team SimPy, 2015, SIMPY DISCRETE EVENT
   TUM CREATE, 2015, TUM CREATE
   Van Herrewege A., 2011, PROCEEDINGS OF THE 2
   Wang QY, 2014, 2014 INTERNATIONAL CONFERENCE ON THE INTERNET OF THINGS (IOT), P13, DOI 10.1109/IOT.2014.7030108
   Zalman R, 2014, DES AUT CON, DOI 10.1145/2593069.2603850
   Zhu L., 2006, PUBLIC KEY CRYPTOGRA
NR 48
TC 48
Z9 56
U1 0
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 25
DI 10.1145/2960407
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800006
OA Green Published, Green Submitted
DA 2024-07-18
ER

PT J
AU Mazumdar, B
   Ali, SS
   Sinanoglu, O
AF Mazumdar, Bodhisatwa
   Ali, Sk. Subidh
   Sinanoglu, Ozgur
TI A Compact Implementation of Salsa20 and Its Power Analysis
   Vulnerabilities
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE ARX; Salsa20; differential power analysis; correlation analysis DPA;
   success rate; Hamming weight
ID ALGORITHMS
AB In this article, we present a compact implementation of the Salsa20 stream cipher that is targeted towards lightweight cryptographic devices such as radio-frequency identification (RFID) tags. The Salsa20 stream cipher, ann addition-rotation-XOR (ARX) cipher, is used for high-security cryptography in NEON instruction sets embedded in ARM Cortex A8 CPU core-based tablets and smartphones. The existing literature shows that although classical cryptanalysis has been effective on reduced rounds of Salsa20, the stream cipher is immune to software side-channel attacks such as branch timing and cache timing attacks. To the best of our knowledge, this work is the first to perform hardware power analysis attacks, where we evaluate the resistance of all eight keywords in the proposed compact implementation of Salsa20. Our technique targets the three subrounds of the first round of the implemented Salsa20. The correlation power analysis (CPA) attack has an attack complexity of 2(19). Based on extensive experiments on a compact implementation of Salsa20, we demonstrate that all these keywords can be recovered within 20,000 queries on Salsa20. The attacks show a varying resilience of the key words against CPA that has not yet been observed in any stream or block cipher in the present literature. This makes the architecture of this stream cipher interesting from the side-channel analysis perspective. Also, we propose a lightweight countermeasure that mitigates the leakage in the power traces as shown in the results of Welch's t-test statistics. The hardware area overhead of the proposed countermeasure is only 14% and is designed with compact implementation in mind.
C1 [Mazumdar, Bodhisatwa; Ali, Sk. Subidh; Sinanoglu, Ozgur] New York Univ Abu Dhabi, Dept Engn, Design Excellence Lab, Abu Dhabi, U Arab Emirates.
C3 New York University Abu Dhabi
RP Mazumdar, B (corresponding author), New York Univ Abu Dhabi, Dept Engn, Design Excellence Lab, Abu Dhabi, U Arab Emirates.
EM bm105@nyu.edu; sa112@nyu.edu; ozgursin@nyu.edu
RI Subidh Ali, Sk/HMD-5944-2023
OI Subidh Ali, Sk/0000-0001-5942-4455; Sinanoglu, Ozgur/0000-0003-0782-0397
CR [Anonymous], 2007, POWER ANAL ATTACKS R, DOI DOI 10.1007/978-0-387-38162-6
   [Anonymous], 2007, P STAT ART STREAM CI
   [Anonymous], IEEE J SELECTED AREA
   [Anonymous], 2008, INT C SIGNALS CIRC S
   Arbit A, 2015, INT J INF SECUR, V14, P85, DOI 10.1007/s10207-014-0236-y
   Armknecht F, 2014, LECT NOTES COMPUT SC, V8651, P1, DOI 10.1007/978-3-319-13066-8_1
   Aumasson JP, 2008, LECT NOTES COMPUT SC, V5086, P470
   Bernstein DJ, 2012, LECT NOTES COMPUT SC, V7428, P320, DOI 10.1007/978-3-642-33027-8_19
   Bernstein DJ, 2008, LECT NOTES COMPUT SC, V4986, P84
   Bertoni G, 2003, IEEE T COMPUT, V52, P492, DOI 10.1109/TC.2003.1190590
   Bhasin S, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2629552
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Crowley P, 2006, SASC 2006 STREAM CIP
   Daemen J, 2002, LECT NOTES COMPUT SC, V2551, P1
   Eisenbarth Thomas, 2012, Progress in Cryptology - AFRICACRYPT 2012. Proceedings 5th International Conference on Cryptology in Africa, P172, DOI 10.1007/978-3-642-31410-0_11
   Eisenbarth T, 2007, IEEE DES TEST COMPUT, V24, P522, DOI 10.1109/MDT.2007.178
   Engels D., 2011, INT WORKSHOP RADIO F, P19
   Feldhofer M., 2005, IEE Proceedings-Information Security, V152, P13, DOI 10.1049/ip-ifs:20055006
   Feldhofer M, 2004, LECT NOTES COMPUT SC, V3156, P357
   Fischer S, 2006, LECT NOTES COMPUT SC, V4329, P2
   Gilbert Goodwill B. J., 2011, NIST NIAT
   Gilbert Goodwill B.J., 2011, NIST NON ATT TEST WO
   GOLOMB SW, 1980, IEEE T INFORM THEORY, V26, P730, DOI 10.1109/TIT.1980.1056265
   Good T, 2005, LECT NOTES COMPUT SC, V3659, P427
   Guo XF, 2015, J CRYPTOGR ENG, V5, P153, DOI 10.1007/s13389-014-0092-8
   Karri R, 2001, INT SYM DEFEC FAU TO, P427, DOI 10.1109/DFTVS.2001.966796
   Kern T., 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P1236, DOI 10.1109/ICECS.2010.5724742
   Khovratovich D, 2010, LECT NOTES COMPUT SC, V6147, P333, DOI 10.1007/978-3-642-13858-4_19
   Kitsos Paris., 2008, RFID SECURITY TECHNI
   Kocher P, 2011, J CRYPTOGR ENG, V1, P5, DOI 10.1007/s13389-011-0006-y
   Kuon I, 2009, QUANTIFYING AND EXPLORING THE GAP BETWEEN FPGAS AND ASICS, P1, DOI 10.1007/978-1-4419-0739-4_1
   Lee YK, 2008, IEEE T COMPUT, V57, P1514, DOI 10.1109/TC.2008.148
   Mather L, 2013, LECT NOTES COMPUT SC, V8269, P486, DOI 10.1007/978-3-642-42033-7_25
   Medwed M, 2010, LECT NOTES COMPUT SC, V6055, P279
   Mozaffari-Kermani M, 2015, INT SYM DEFEC FAU TO, P103, DOI 10.1109/DFT.2015.7315144
   Poschmann A, 2007, IEEE INT SYMP CIRC S, P1843, DOI 10.1109/ISCAS.2007.378273
   Robshaw Matthew J. B., 2008, LECT NOTES COMPUTER, V4986
   Rolfes C, 2008, LECT NOTES COMPUT SC, V5189, P89, DOI 10.1007/978-3-540-85893-5_7
   Saarinen M-J O., 2012, 2012 IEEE CS Security and Privacy Workshops (SPW 2012), P27, DOI 10.1109/SPW.2012.11
   Schneider T, 2015, LECT NOTES COMPUT SC, V9293, P495, DOI 10.1007/978-3-662-48324-4_25
   Schneider Tobias, 2015, IACR CRYPTOLOGY EPRI, V2015, P66
   Shahzad Khawar, 2013, 50 ANN DES AUT C 201
   Standaert FX, 2009, LECT NOTES COMPUT SC, V5479, P443, DOI 10.1007/978-3-642-01001-9_26
   Sugier J, 2013, ADV INTELL SYST, V224, P431, DOI 10.1007/978-3-319-00945-2_39
   Tillich S, 2006, LECT NOTES COMPUT SC, V4017, P457, DOI 10.1007/11796435_46
   Tsunoo Yukiyasu, 2007, WORKSH REC SASC
   Velegalati R, 2009, I C FIELD PROG LOGIC, P385, DOI 10.1109/FPL.2009.5272260
   Zhang W, 2015, INFORM SOFTWARE TECH, V58, P58, DOI 10.1016/j.infsof.2014.10.005
   Zhang Y, 2009, WIREL NETW MOB COMMU, P1, DOI 10.1201/9781420068405
NR 49
TC 3
Z9 3
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 11
DI 10.1145/2934677
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300011
DA 2024-07-18
ER

PT J
AU Guin, U
   Shi, QH
   Forte, D
   Tehranipoor, MM
AF Guin, Ujjwal
   Shi, Qihang
   Forte, Domenic
   Tehranipoor, Mark M.
TI FORTIS: A Comprehensive Solution for Establishing Forward Trust for
   Protecting IPs and ICs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE IP overuse; IC overproduction; supply chain; 3PIP; system-on-chip;
   encryption
ID DESIGN
AB With the advent of globalization in the semiconductor industry, it is necessary to prevent unauthorized usage of third-party IPs (3PIPs), cloning and unwanted modification of 3PIPs, and unauthorized production of ICs. Due to the increasing complexity of ICs, system-on-chip (SoC) designers use various 3PIPs in their design to reduce time-to-market and development costs, which creates a trust issue between the SoC designer and the IP owners. In addition, as the ICs are fabricated around the globe, the SoC designers give fabrication contracts to offshore foundries to manufacture ICs and have little control over the fabrication process, including the total number of chips fabricated. Similarly, the 3PIP owners lack control over the number of fabricated chips and/ or the usage of their IPs in an SoC. Existing research only partially addresses the problems of IP piracy and IC overproduction, and to the best of our knowledge, there is no work that considers IP overuse. In this article, we present a comprehensive solution for preventing IP piracy and IC overproduction by assuring forward trust between all entities involved in the SoC design and fabrication process. We propose a novel design flow to prevent IC overproduction and IP overuse. We use an existing logic encryption technique to obfuscate the netlist of an SoC or a 3PIP and propose a modification to enable manufacturing tests before the activation of chips which is absolutely necessary to prevent overproduction. We have used asymmetric and symmetric key encryption, in a fashion similar to Pretty Good Privacy (PGP), to transfer keys from the SoC designer or 3PIP owners to the chips. In addition, we also propose to attach an IP digest (a cryptographic hash of the entire IP) to the header of an IP to prevent modification of the IP by the SoC designers. We have shown that our approach is resistant to various attacks with the cost of minimal area overhead.
C1 [Guin, Ujjwal; Shi, Qihang] Univ Connecticut, Storrs, CT 06269 USA.
   [Forte, Domenic; Tehranipoor, Mark M.] Univ Florida, Gainesville, FL 32611 USA.
   [Guin, Ujjwal; Shi, Qihang] 371 Fairfield Way,Unit 4157, Storrs, CT 06269 USA.
   [Forte, Domenic] 339E Larsen Hall,POB 116200, Gainesville, FL 32611 USA.
   [Tehranipoor, Mark M.] 325 Benton Hall,POB 116200, Gainesville, FL 32611 USA.
C3 University of Connecticut; State University System of Florida;
   University of Florida
RP Guin, U (corresponding author), Univ Connecticut, Storrs, CT 06269 USA.; Guin, U (corresponding author), 371 Fairfield Way,Unit 4157, Storrs, CT 06269 USA.
EM ujjwal.guin@uconn.edu; QIHANG.SHI@uconn.edu; dforte@ece.ufl.edu;
   tehranipoor@ece.ufl.edu
RI Shi, Qihang/AAK-2462-2020; Guin, Ujjwal/Y-5061-2018
OI Shi, Qihang/0000-0003-2662-7808; Forte, Domenic/0000-0002-2794-7320
CR Alkabani Y, 2007, IEEE IC CAD, P674
   [Anonymous], 32 28NM GEN LIB TEAC
   [Anonymous], 17352014 DASC
   [Anonymous], DFT COMP DFTMAX DFTM
   [Anonymous], P INT S FAULT DEF TO
   [Anonymous], 2003, INTELLECTUAL PROPERT
   [Anonymous], 114912001 IEEE STAND
   [Anonymous], COMPUTER NETWORKS TO
   [Anonymous], LIB SOC SEC IP FLOW
   [Anonymous], NIST SPECIAL PUBLI A
   [Anonymous], 2012, DIGITIMES Research
   [Anonymous], SYN FPGA SYNTH SYNPL
   [Anonymous], 2004, P 2004 INT C COMPILE
   [Anonymous], TECHNICAL REPORT
   [Anonymous], IEEE T COMPUTURE AID
   [Anonymous], HIGH QUAL LOW COST T
   [Anonymous], 2008, P C DES AUT TEST EUR
   [Anonymous], P THE16TH USENIX SEC
   [Anonymous], ZYNQ 7000 COMB PROD
   [Anonymous], 2012, 1804 NIST FIPS PUB
   [Anonymous], COMPR HIGH TEST QUAL
   [Anonymous], VIRT 7 PROD TABL
   Baumgarten A, 2010, IEEE DES TEST COMPUT, V27, P66, DOI 10.1109/MDT.2010.24
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Castillo E, 2007, IEEE T VLSI SYST, V15, P578, DOI 10.1109/TVLSI.2007.896914
   Chakraborty Rajat Subhra, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P674, DOI 10.1109/ICCAD.2008.4681649
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Charbon E, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P295, DOI 10.1109/CICC.1998.694985
   Holcomb D. E., 2007, P C RFID SEC
   Huang JW, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P76, DOI 10.1109/HST.2008.4559056
   Jeong DS, 2012, REP PROG PHYS, V75, DOI 10.1088/0034-4885/75/7/076502
   Kahng AB, 2001, IEEE T COMPUT AID D, V20, P1236, DOI 10.1109/43.952740
   Kirovski D, 2006, IEEE T COMPUT AID D, V25, P2687, DOI 10.1109/TCAD.2006.882490
   Koushanfar F, 2001, DES AUT CON, P490, DOI 10.1109/DAC.2001.935558
   Koushanfar F, 2012, IEEE T INF FOREN SEC, V7, P51, DOI 10.1109/TIFS.2011.2163307
   Koushanfar Farinaz., 2001, Proceedings of the 4th International Workshop on Information Hiding, IHW '01, P81, DOI DOI 10.1007/3-540-45496-9_7
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Lach J, 2001, IEEE T COMPUT AID D, V20, P1253, DOI 10.1109/43.952741
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   Lofstrom K., 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056), P372, DOI 10.1109/ISSCC.2000.839821
   Miyamoto A, 2011, IEEE T VLSI SYST, V19, P1136, DOI 10.1109/TVLSI.2010.2049037
   Paar C., 2009, UNDERSTANDING CRYPTO
   Rahman MT, 2014, INT SYM DEFEC FAU TO, P46, DOI 10.1109/DFT.2014.6962096
   Rajendran J, 2012, DES AUT CON, P83
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Su Y., 2007, IEEE INT SOL STAT CI, P406, DOI DOI 10.1109/ISSCC.2007.373466
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Sunar B, 2007, IEEE T COMPUT, V56, P109, DOI 10.1109/TC.2007.250627
   Tehranipoor M, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P1, DOI 10.1007/978-1-4419-8080-9
   Tehranipoor M., 2015, Counterfeit integrated circuits
NR 51
TC 39
Z9 46
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 63
DI 10.1145/2893183
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500009
DA 2024-07-18
ER

PT J
AU Xu, Y
   Teich, J
AF Xu, Yang
   Teich, Juergen
TI Hierarchical Statistical Leakage Analysis and Its Application
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Process variations; hierarchical analysis; statistical leakage analysis;
   leakage model extraction; variation-aware floorplanning
ID POWER
AB In this article, we investigate a hierarchical statistical leakage analysis (HSLA) design flow where module-level statistical leakage models supplied by IP vendors are used to improve the efficiency and capacity of SoC statistical leakage power analysis. To solve the challenges of incorporating spatial correlations between IP modules at system level, we first propose a method to extract correlation-inclusive leakage models. Then a method to handle the spatial correlations at system level is proposed. Using this method, the runtime of system statistical leakage analysis (SLA) can be significantly improved without disclosing the netlists of the IP modules. Experimental results demonstrate that the proposed HSLA method is about 100 times faster than gate-level full-chip SLA methods while maintaining the accuracy. In addition, we also investigate one application of this HSLA method, a leakage-yield-driven floorplanning framework, to demonstrate the benefits of such an HSLA method in practice. Moreover, an optimized hierarchical leakage analysis method dedicated to the floorplanning framework is proposed. The effectiveness of the floorplanning framework and the optimized method are confirmed by extensive experimental results.
C1 [Xu, Yang] Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Germany.
   [Xu, Yang] Intel Deutschland GmbH, Campeon 10-12, D-85579 Neubiberg, Germany.
   [Teich, Juergen] Univ Erlangen Nurnberg, Dept Comp Sci, Cauerstr 11, D-91058 Erlangen, Germany.
C3 University of Erlangen Nuremberg; Intel Corporation; University of
   Erlangen Nuremberg
RP Xu, Y (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Erlangen, Germany.; Xu, Y (corresponding author), Intel Deutschland GmbH, Campeon 10-12, D-85579 Neubiberg, Germany.
EM yang.a.xu@intel.com; teich@cs.fau.de
FU Project PowerEval (Bayerisches Wirtschafsministerium) [IUK314/001]
FX This work was supported in part by Project PowerEval (funded by
   Bayerisches Wirtschafsministerium, support code IUK314/001).
CR Blaauw D, 2008, IEEE T COMPUT AID D, V27, P589, DOI 10.1109/TCAD.2007.907047
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Chang H, 2005, DES AUT CON, P523, DOI 10.1109/DAC.2005.193865
   Chang YC, 2000, DES AUT CON, P458
   Goel A, 2009, IEEE T SEMICONDUCT M, V22, P3, DOI 10.1109/TSM.2008.2011629
   Gupta A., 2006, CODES ISSS, P118
   Gupta A, 2007, ASIA S PACIF DES AUT, P274
   Gupta A, 2007, I CONF VLSI DESIGN, P559, DOI 10.1109/VLSID.2007.150
   Huang W, 2004, DES AUT CON, P878
   Hung WL, 2005, 6th International Symposium on Quality Electronic Design, Proceedings, P634, DOI 10.1109/ISQED.2005.122
   Jolliffe I. T., 2002, PRINCIPAL COMPONENT
   Juan DC, 2012, DES AUT TEST EUROPE, P605
   Li B, 2013, IEEE T COMPUT AID D, V32, P367, DOI 10.1109/TCAD.2012.2228305
   Li B, 2009, DES AUT TEST EUROPE, P1320
   Lukasiewycz M, 2008, ASIA S PACIF DES AUT, P661
   Narendra S., 2002, International Symposium on Low Power Electronics and Design, P19
   Rao R, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P84
   Sankaranarayanan K., 2005, J INSTRUCTION LEVEL, V7, P1
   Shen RJ, 2010, DES AUT CON, P481
   Shen RJ, 2009, ASIA S PACIF DES AUT, P161, DOI 10.1109/ASPDAC.2009.4796474
   Srivastava A, 2005, DES AUT CON, P535
   Srivastava A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P64, DOI 10.1109/LPE.2002.1029544
   Xiong J., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P2, DOI 10.1145/1123008.1123011
   Xu Y, 2012, DES AUT TEST EUROPE, P346
   Xu YD, 2014, BMC COMPLEM ALTERN M, V14, DOI 10.1186/1472-6882-14-375
NR 26
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 65
DI 10.1145/2896820
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500011
DA 2024-07-18
ER

PT J
AU Dubeuf, J
   Hely, D
   Beroulle, V
AF Dubeuf, Jeremy
   Hely, David
   Beroulle, Vincent
TI ECDSA Passive Attacks, Leakage Sources, and Common Design Mistakes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Elliptic Curve Cryptography (ECC); Elliptic Curve Digital Signature
   Algorithm (ECDSA); scalar multiplication algorithms; side-channel
   analysis; simple power analysis; timing attack; lattices
AB Elliptic Curves Cryptography (ECC) tends to replace RSA for public key cryptographic services. ECC is involved in many secure schemes such as Elliptic Curve Diffie-Hellman (ECDH) key agreement, Elliptic Curve Integrated Encryption Scheme (ECIES), and Elliptic Curve Digital Signature Algorithm (ECDSA). As for every cryptosystem, implementation of such schemesmay jeopardize the inherent security provided by the mathematical properties of the ECC. Unfortunate implementation or algorithm choices may create serious vulnerabilities. The elliptic curve scalar operation is particularly sensitive among these schemes. This article surveys passive attacks against well-spread elliptic curve scalar multiplication algorithms highlighting leakage sources and common mistakes that can be used to attack the ECDSA scheme. Experimental results are provided to illustrate and demonstrate the effectiveness of each vulnerability. Finally, the article describes the link between partial leakage and lattice attack in order to understand and demonstrate the impact of small leakages on the security of ECDSA. An example of side channel and lattice attack combination on NIST P-256 is provided in the case where the elliptic curve scalar multiplication is not protected against DPA/CPA and a controllable device is not accessible.
C1 [Dubeuf, Jeremy] Maxim Integrated Prod, Secur Excellence Lab, San Jose, CA 95134 USA.
   [Hely, David; Beroulle, Vincent] Univ Grenoble Alpes, LCIS, Grenoble, France.
C3 Communaute Universite Grenoble Alpes; Universite Grenoble Alpes (UGA)
RP Dubeuf, J (corresponding author), Maxim Integrated Prod, Secur Excellence Lab, San Jose, CA 95134 USA.
EM jeremy.dubeuf@lcis.grenoble-inp.fr
RI HELY, David/S-8202-2019; HELY, Davod/ABE-1952-2021
OI HELY, David/0000-0003-3249-7667; HELY, Davod/0000-0003-3249-7667
CR Akishita T, 2003, LECT NOTES COMPUT SC, V2851, P218
   [Anonymous], 2007, POWER ANAL ATTACKS R, DOI DOI 10.1007/978-0-387-38162-6
   [Anonymous], TIMING CHANNELS CRYP
   [Anonymous], 2003, Guide to Elliptic Curve Cryptography
   Aranha DF, 2014, LECT NOTES COMPUT SC, V8873, P262, DOI 10.1007/978-3-662-45611-8_14
   BABAI L, 1986, COMBINATORICA, V6, P1, DOI 10.1007/BF02579403
   Balasch J, 2014, IEEE INT SYMP ELEC, P758, DOI 10.1109/ISEMC.2014.6899070
   Batina L, 2014, LECT NOTES COMPUT SC, V8885, P21, DOI 10.1007/978-3-319-13039-2_2
   Bauer A, 2015, CRYPTOGR COMMUN, V7, P91, DOI 10.1007/s12095-014-0111-8
   BLEICHENBACHER D, 2001, GENERATION DSS ONE T
   Brier E., 2002, Public Key Cryptography. 4th International Workshop on Practice and Theory in Public Key Cryptosystems, PKC 2002. Proceedings (Lecture Notes in Computer Science Vol.2274), P335
   Brumley BB, 2011, LECT NOTES COMPUT SC, V6879, P355, DOI 10.1007/978-3-642-23822-2_20
   Coron JS, 1999, LECT NOTES COMPUT SC, V1717, P292
   Danger JL, 2013, J CRYPTOGR ENG, V3, P241, DOI 10.1007/s13389-013-0062-6
   De Mulder Elke, 2013, 2013346 CRYPT EPRINT
   Feix B, 2014, 2014191 CRYPT EPRINT
   Fouque PA, 2003, LECT NOTES COMPUT SC, V2779, P269, DOI 10.1007/978-3-540-45238-6_22
   Fouque PA, 2008, LECT NOTES COMPUT SC, V5154, P198
   Gayoso V., 2010, J. Comput. Sci. Eng, V2, P7
   Goubin L, 2003, LECT NOTES COMPUT SC, V2567, P199
   Joye Marc., 2001, CRYPTOGRAPHIC HARDWA, P377
   Junfeng Fan, 2012, Cryptography and Security: From Theory to Applications. Essays Dedicated to Jean-Jacques Quisquater on the Occasion of His 65th Birthday: LNCS 6805, P265, DOI 10.1007/978-3-642-28368-0_18
   LENSTRA AK, 1982, MATH ANN, V261, P515, DOI 10.1007/BF01457454
   Mamiya H, 2004, LECT NOTES COMPUT SC, V3156, P343
   Medwed Marcel, 2008, Information Security Applications. 9th International Workshop, WISA 2008. Revised Selected Papers, P14
   National Institute of Standards and Technology (NIST), 2013, FIPS PUB
   Nguyen PQ, 2002, J CRYPTOL, V15, P151, DOI 10.1007/s00145-002-0021-3
NR 27
TC 8
Z9 9
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 31
DI 10.1145/2820611
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400013
DA 2024-07-18
ER

PT J
AU Huang, CC
   Wey, CL
   Chen, JE
   Luo, PW
AF Huang, Chien-Chih
   Wey, Chin-Long
   Chen, Jwu-E
   Luo, Pei-Wen
TI Performance-Driven Unit-Capacitor Placement of
   Successive-Approximation-Register ADCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Theory; Analog-to-digital converter (ADC);
   successive-approximation-register (SAR) ADC; unit capacitor;
   common-centroid; routing-aware placement; spatial correlation
ID YIELD ENHANCEMENT
AB The performance of many switched-capacitor analog integrated circuits, such as analog-to-digital converters (ADCs) and sample and hold circuits, is directly related to their accurate capacitance ratios. In general, capacitor mismatch can result from two sources of errors: random mismatch and systematic mismatch. Paralleling unit capacitance (UC) with a common-centroid structure can alleviate the random mismatch errors. The complexity of generating an optimal solution to the UC placement problem is extremely high, let alone if both placement and routing problems are to be optimized simultaneously. This article evaluates the performance of the UC placement generated in an existing work and proposes an alternative UC placement to achieve optimal ratiomismatch M and better linearity performance of SAR ADC design. Results show that the proposed UC placement achieves a ratio mismatch of M = 0.695, the effective number of bits ENOB = 8.314 bits, and the integral nonlinearity INL = 0.816 LSB (least significant bits) for a 9-bit SAR ADC design.
C1 [Huang, Chien-Chih; Chen, Jwu-E] Natl Cent Univ, Dept Elect Engn, Taoyuan, Taiwan.
   [Wey, Chin-Long] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
   [Huang, Chien-Chih; Luo, Pei-Wen] Ind Technol Res Inst, Hsinchu, Taiwan.
C3 National Central University; National Yang Ming Chiao Tung University;
   Industrial Technology Research Institute - Taiwan
RP Huang, CC (corresponding author), Natl Cent Univ, Dept Elect Engn, Taoyuan, Taiwan.
EM lynden.huang@gmail.com
CR [Anonymous], Network In Network, DOI DOI 10.1109/ASRU.2015.7404828
   [Anonymous], ABSTR APPL AN, DOI DOI 10.1016/J.J0MS.2013.08.004
   Burns M., 2001, INTRO MIXED SIGNAL I
   Chen JE, 2010, IEEE T COMPUT AID D, V29, P313, DOI 10.1109/TCAD.2009.2035587
   Haenzsche Stefan, 2010, 2010 MIXDES - 17th International Conference "Mixed Design of Integrated Circuits & Systems", P300
   Hastings A., 2000, ART ANALOG LAYOUT
   Johns D. A., 2008, Analog integrated circuit design
   Li X, 2012, ICCAD-IEEE ACM INT, P627
   Li YF, 2014, IEEE T COMPUT AID D, V33, P1277, DOI 10.1109/TCAD.2014.2323217
   Lin CW, 2012, IEEE T COMPUT AID D, V31, P1789, DOI 10.1109/TCAD.2012.2204993
   Lin CW, 2011, DES AUT CON, P528
   Lin MPH, 2013, IEEE T COMPUT AID D, V32, P991, DOI 10.1109/TCAD.2012.2226457
   Liu F, 2007, DES AUT CON, P817, DOI 10.1109/DAC.2007.375277
   Liu JY, 2008, ASIA S PACIF DES AUT, P748
   Luo PW, 2008, IEEE T COMPUT AID D, V27, P2097, DOI 10.1109/TCAD.2008.2006139
   Luo PW, 2011, IEICE T FUND ELECTR, VE94A, P352, DOI 10.1587/transfun.E94.A.352
   MCNUTT MJ, 1994, IEEE J SOLID-ST CIRC, V29, P611, DOI 10.1109/4.284714
   Sayed D, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P576, DOI 10.1109/DATE.2002.998358
   Xiong JJ, 2007, IEEE T COMPUT AID D, V26, P619, DOI 10.1109/TCAD.2006.884403
   Yan Zhu, 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2008), P642, DOI 10.1109/ICECS.2008.4674935
NR 20
TC 2
Z9 2
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 15
DI 10.1145/2770872
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700014
DA 2024-07-18
ER

PT J
AU Juan, DC
   Garg, S
   Marculescu, D
AF Juan, Da-Cheng
   Garg, Siddharth
   Marculescu, Diana
TI Statistical Peak Temperature Prediction and Thermal Yield Improvement
   for 3D Chip Multiprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Reliability; 3D IC; temperature; process
   variation; chip multiprocessor; leakage power; statistical model;
   prediction; thermal hotspot
ID PARAMETRIC YIELD; MANAGEMENT; POWER; MODEL; METHODOLOGY; STRATEGIES;
   PROCESSOR
AB Thermal issues have become critical roadblocks for achieving highly reliable three-dimensional (3D) integrated circuits (ICs). The presence of process variations further exacerbates these problems. In this article, we propose techniques for the efficient evaluation and mitigation of the impact of leakage power variations on the temperature profile of 3D Chip Multiprocessors (CMPs). Experimental results demonstrate that, due to the impact of process variations, a 4-tier 3D implementation can be more than 40 degrees C hotter and 23% leakier than its 2D counterpart. To determine the maximum temperature of each fabricated 3D IC, we propose an accurate learning-based model for peak temperature prediction. Based on the learning model, we then propose two post-fabrication techniques to increase the thermal yield of 3D CMPs: (1) tier restacking and (2) thermally-aware die matching. Experimental results show that: (1) the proposed prediction model achieves more than 98% accuracy, and (2) the proposed thermally-aware, post-fabrication optimization techniques significantly improve the thermal yield from only 51% to 99% for 3D CMPs.
C1 [Juan, Da-Cheng; Marculescu, Diana] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Garg, Siddharth] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
C3 Carnegie Mellon University; University of Waterloo
RP Juan, DC (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM dacheng@cmu.edu
RI Marculescu, Diana/Q-4925-2019; Juan, Da-Cheng/G-1327-2013
OI Marculescu, Diana/0000-0002-5734-4221; 
FU Intel; NSF [CNS-1128624]
FX This work was supported in part by an Intel Ph.D. Fellowship for D.-C.
   Juan and NSF grant CNS-1128624.
CR Alam SM, 2009, INT SYM QUAL ELECT, P569, DOI 10.1109/ISQED.2009.4810357
   [Anonymous], ESSENTIALS ELECT TES
   [Anonymous], 2009, INT TECHNOLOGY ROADM
   Black B, 2006, INT SYMP MICROARCH, P469
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks D, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.58
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   Chae K, 2012, ASIA S PACIF DES AUT, P277, DOI 10.1109/ASPDAC.2012.6164958
   Chakraborty K, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P375, DOI 10.1109/VLSI.Design.2010.57
   Cheng LR, 2011, IEEE T COMPUT AID D, V30, P388, DOI 10.1109/TCAD.2010.2089568
   Cong J, 2005, IEEE IC CAD, P745, DOI 10.1109/ICCAD.2005.1560164
   Dighe S, 2011, IEEE J SOLID-ST CIRC, V46, P184, DOI 10.1109/JSSC.2010.2080550
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Ebi Thomas, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P302, DOI 10.1145/1687399.1687457
   Ferri C, 2007, IEEE IC CAD, P220, DOI 10.1109/ICCAD.2007.4397269
   Ferri C, 2008, ACM J EMERG TECH COM, V4, DOI 10.1145/1412587.1412592
   Garg S, 2009, DES AUT TEST EUROPE, P604
   Goplen B., 2005, Proceedings of the 2005 international symposium on physical design - ISPD '05, P167
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Ivankovic A., 2011, 2011 IEEE 13th Electronics Packaging Technology Conference (EPTC 2011), P34, DOI 10.1109/EPTC.2011.6184381
   Juan DC, 2012, ASIA S PACIF DES AUT, P597, DOI 10.1109/ASPDAC.2012.6165027
   Juan DC, 2012, DES AUT TEST EUROPE, P605
   Jung M, 2014, COMMUN ACM, V57, P107, DOI 10.1145/2494536
   Kessler RE, 1999, IEEE MICRO, V19, P24, DOI 10.1109/40.755465
   Kohavi R., 1995, IJCAI-95. Proceedings of the Fourteenth International Joint Conference on Artificial Intelligence, P1137
   Kursun E, 2009, IEEE MICRO, V29, P116, DOI 10.1109/MM.2009.18
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Loi GL, 2006, DES AUT CON, P991, DOI 10.1109/DAC.2006.229426
   Ozdemir S, 2010, DES AUT CON, P144
   Puttaswamy K., 2006, PROC GLSVLSI, P19, DOI DOI 10.1145/1127908.1127915
   Reda S, 2009, I SYMPOS LOW POWER E, P283
   Rusu S, 2007, IEEE J SOLID-ST CIRC, V42, P17, DOI 10.1109/JSSC.2006.885041
   Sartori J, 2010, INT SYM QUAL ELECT, P307, DOI 10.1109/ISQED.2010.5450442
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Vincenzi A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P151, DOI 10.1109/ISLPED.2011.5993628
   Zhao W, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1229175.1229176
   Zhuo C, 2010, DES AUT TEST EUROPE, P580
NR 39
TC 14
Z9 19
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 39
DI 10.1145/2633606
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600008
DA 2024-07-18
ER

PT J
AU Bathen, LAD
   Dutt, ND
AF Bathen, Luis Angel D.
   Dutt, Nikil D.
TI <i>SPMCloud</i>: Towards the Single-Chip Embedded ScratchPad
   Memory-Based Storage Cloud
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Management; Performance; Design; Reliability;
   Experimentation; Network-on-chip; distributed memories; reliability;
   virtualization; many-core platforms
ID LOW-COST; CACHE; ECC; RELIABILITY; SCHEMES; POWER; SRAM
AB The era of cloud computing on-a-chip is enabled by the aggressive move towards many-core platforms and the rapid adoption of Network-on-Chips. As a result, there is a need for large-scale distributed on-chip shared memories that are reliable, low power, and seamlessly manageable. In this work, we propose SPMCloud, a novel scratchpad-memory-based cloud-inspired volatile storage subsystem designed to meet the needs of future-generation many-core platforms. SPMCloud is composed of several concepts, including: (1) a highly scalable data-center-like memory subsystem that exploits two enterprise-network-inspired memory configurations, namely, embedded Network Attached Storage (eNAS) and embedded Storage Area Network (eSAN), and (2) on-demand allocation of reliable memory space through memory virtualization and the use of embedded RAIDs. Our experimental results on Mediabench/CHStone benchmarks show that the SPMCloud's fully distributed reliable memory subsystems can achieve 48% energy savings and 70% latency reduction on average over state-of-the-art NoC memory reliability techniques. We then evaluate the scalability of the SPMCloud and compare it with traditional SPM allocation policies. The SPMCloud's dynamic allocator outperforms the best competition by an average 60% (eNAS) and 46% (eSAN) when the platform runs at 250 MHz and by an average 80% (eNAS) and 40% when running at 1 GHz. Moreover, the SPMCloud achieves an average 83% energy savings across all configurations (number of cores) with respect to the best competitors when running at 250 MHz and 1 GHz. We then studied the SPM hit ratio across the various allocation policies discussed in this article and showed that on average the SPMCloud's priority-driven dynamic allocation policy achieves 93.5% SPM hit ratio, 0.6% higher hit ratio than the closest allocation policy. We then showed that the eNAS and eSAN achieve an average of 67.9% and 29% reduction in execution time, respectively, over the best competitor. Similarly, the eNAS and eSAN achieve an average of 82.7% and 82.3% energy savings, respectively, over the best competitor. Furthermore, we evaluated the scalability of the SPMCloud and its performance/energy efficiency when providing support for some of the heavier E-RAID levels, and showed that the eNAS/eSAN configurations with SECDED achieve an average of 51.5% and 34.9% reduction in execution time, respectively, over the best competitor with SECDED. Similarly, the eNAS/eSAN configurations with E-RAID Level 1+ SECDED achieve an average of 82.3% and 75.6% energy savings, respectively, over the best competitor.
C1 [Bathen, Luis Angel D.; Dutt, Nikil D.] Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Bathen, LAD (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM lbathen@uci.edu; duty@uci.edu
FU NSF [CCF-1029783]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1029783] Funding Source:
   National Science Foundation
FX This research was partially supported by the NSF Variability Expedition
   Grant no. CCF-1029783.
CR [Anonymous], P 10 INT S HARDW SOF
   [Anonymous], P INT C COMP DES ICC
   [Anonymous], IEEE T VLSI SYST
   [Anonymous], 1988, P ACM SIGMOD INT C M
   [Anonymous], PROC INT DEV STRUCT
   Ansari Amin, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P100, DOI 10.1145/1669112.1669127
   Ansari A, 2009, I SYMPOS LOW POWER E, P307
   ARM, 2012, ARM CORT M3 PROC
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Bai K., 2010, P 8 IEEE ACM IFIP IN, P317
   BanaiyanMofrad A, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P95
   Bathen L., 2011, P DES AUT TEST EUR C
   Bathen L., 2011, P INT C HARDW SOFTW
   Bathen L., 2010, 1012 U CAL CTR EMB C
   Bathen L. A., 2012, P 49 ANN DES AUT C D
   Bathen LAD, 2012, DES AUT TEST EUROPE, P284
   Bathen LAD, 2009, 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, P45, DOI 10.1109/ESTMED.2009.5336815
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertozzi D, 2005, IEEE T COMPUT AID D, V24, P818, DOI 10.1109/TCAD.2005.847907
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Calhoun BH, 2007, IEEE J SOLID-ST CIRC, V42, P680, DOI 10.1109/JSSC.2006.891726
   Chakraborty A, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P237, DOI 10.1145/1878921.1878956
   Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   Chen XW, 2010, DES AUT TEST EUROPE, P39, DOI 10.1109/DATE.2010.5457240
   Cho D, 2008, ACM SIGPLAN NOTICES, V43, P41, DOI 10.1145/1379023.1375664
   Cho SY, 2006, INT SYMP MICROARCH, P455
   Chou SH, 2009, DES AUT CON, P587
   Cores O., 2014, OP 1200
   Das A., 2010, NWUEECS1011
   Egger B, 2010, IEEE T COMPUT, V59, P1047, DOI 10.1109/TC.2009.188
   Egger B, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1331331.1331335
   Foglia P, 2005, EMB SYST REAL TIME M, P41
   Gauthier L, 2010, PROCEEDINGS OF THE 2010 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '10), P157, DOI 10.1145/1878921.1878945
   Ghosh S., 2004, P TEST C ITC 04
   Gracia D. S., 2011, IEEE T VLSI SYST, V99, P1
   Granlund T, 2003, IEEE T NUCL SCI, V50, P2065, DOI 10.1109/TNS.2003.821593
   Gratz P, 2007, PR IEEE COMP DESIGN, P477
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   IBM, 2005, CELL PROJ
   *INT, 2009, SINGL CHIP CLOUD COM
   Intel, 2007, TER RES CHIP
   Issenin I, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P202, DOI 10.1109/DATE.2004.1268849
   Issenin I, 2006, DES AUT CON, P49, DOI 10.1109/DAC.2006.229175
   Jahinuzzarnan S, 2008, PROC EUR SOLID-STATE, P226, DOI 10.1109/ESSCIRC.2008.4681833
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   KALTER HL, 1990, IEEE J SOLID-ST CIRC, V25, P1118, DOI 10.1109/4.62132
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Kaneko S, 2004, IEEE J SOLID-ST CIRC, V39, P184, DOI 10.1109/JSSC.2003.820866
   Khan O., 2011, P 29 IEEE INT C COMP
   Khan O, 2011, IEEE COMPUT ARCHIT L, V10, P12, DOI 10.1109/L-CA.2011.3
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kim J, 2007, INT SYMP MICROARCH, P197, DOI 10.1109/MICRO.2007.19
   Kim M., 2006, P IEEE INT S CIRC SY
   Kim YB, 2007, INT SYM DEFEC FAU TO, P12, DOI 10.1109/DFT.2007.14
   Kobbe S., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P119
   Kulkarni JP, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P171, DOI 10.1145/1283780.1283818
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee H, 2011, INT S HIGH PERF COMP, P219, DOI 10.1109/HPCA.2011.5749731
   Lee K., 2006, P INT C COMP ARCH SY
   Li F, 2005, IEEE IC CAD, P1002, DOI 10.1109/ICCAD.2005.1560208
   Liang X, 2007, INT SYMP MICROARCH, P15, DOI 10.1109/MICRO.2007.40
   Lira Javier, 2010, 24th ACM International Conference on Supercomputing 2010, P37
   Lira J, 2009, PR IEEE COMP DESIGN, P275, DOI 10.1109/ICCD.2009.5413142
   Lis M., 2011, P INT C ARCH SUPP PR
   Lucente M. A., 1990, CUSTOM INTEGRATED CI
   Makhzan MA, 2007, PR IEEE COMP DESIGN, P488, DOI 10.1109/ICCD.2007.4601943
   Marongiu A., 2010, IEEE T COMPUT, V99, P1
   Mattson TimothyG., 2010, P 2010 ACMIEEE INT C, P1, DOI [10.1109/SC.2010.53, DOI 10.1109/SC.2010.53]
   Mejia A, 2009, IEEE T VLSI SYST, V17, P356, DOI 10.1109/TVLSI.2008.2012010
   Melpignano D, 2012, DES AUT CON, P1137
   Monchiero M., 2007, J SYST ARCHITECT, V53, P10
   Moradi F, 2008, IEEE INT SOC CONF, P113, DOI 10.1109/SOCC.2008.4641491
   Morris R. J. T., 2003, IBM SYST J, V42
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Mutyam M, 2007, DES AUT TEST EUROPE, P1152
   Nassif SR, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P223, DOI 10.1109/CICC.2001.929760
   Osada K, 2003, ISSCC DIG TECH PAP I, V46, P302
   Palesi M., 2014, NOXIM NOC SIMULATOR
   Panda PR, 1997, EUR CONF DESIG AUTOM, P7, DOI 10.1109/EDTC.1997.582323
   Papirla V, 2009, DES AUT CON, P658
   Park YH, 2011, IEEE T VLSI SYST, V19, P668, DOI 10.1109/TVLSI.2009.2039153
   Pasricha S., 2010, P 8 IEEE ACM IFIP IN
   Poletti F., 2004, P 41 ANN DES AUT C D
   Pyka R., 2007, P 10 INT WORKSH SOFT
   Ruckerbauer FX, 2007, IEEE INT ON LINE, P203, DOI 10.1109/IOLTS.2007.60
   Sasan A., 2009, P DES AUT TEST EUR C
   Sasan Avesta., 2009, CASES 09 P 2009 INT, P251
   Schönwald T, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P527, DOI 10.1109/DSD.2007.4341518
   Seung Chul Jung, 2010, Proceedings of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2010), P13, DOI 10.1109/ASAP.2010.5540773
   Shalan M., 2000, P INT C COMP ARCH SY
   Shirvani PP, 1999, IEEE VLSI TEST SYMP, P440, DOI 10.1109/VTEST.1999.766701
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Suhendra V., 2006, CASES, P401
   Suhendra V., 2008, CODES/ISSS "08: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P37
   Takase H., 2010, P DES AUT TEST EUR C
   Thoziyoor S., 2004, HP LABS CACTI V5 3 C
   Tilera, 2010, TIL 64
   Verma M, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P77, DOI 10.1109/ASPDAC.2003.1194997
   WILKERSON C, 2008, P 35 ANN INT S COMP
   Wilkerson C, 2010, CONF PROC INT SYMP C, P83, DOI 10.1145/1816038.1815973
   Xiaowen Chen, 2010, Proceedings of the Third International Symposium on Parallel Architectures, Algorithms and Programming (PAAP 2010), P39, DOI 10.1109/PAAP.2010.21
   Yoon DH, 2010, ACM SIGPLAN NOTICES, V45, P397, DOI 10.1145/1735971.1736064
   Yoon DH, 2009, CONF PROC INT SYMP C, P116, DOI 10.1145/1555815.1555771
   Zhang W., 2004, P 18 ANN INT C SUP I
   ZHANG W, 2003, P INT C DEP SYST NET
NR 106
TC 5
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 22
DI 10.1145/2611755
PG 45
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000001
DA 2024-07-18
ER

PT J
AU Erb, D
   Kochte, MA
   Sauer, M
   Hillebrecht, S
   Schubert, T
   Wunderlich, HJ
   Becker, B
AF Erb, Dominik
   Kochte, Michael A.
   Sauer, Matthias
   Hillebrecht, Stefan
   Schubert, Tobias
   Wunderlich, Hans-Joachim
   Becker, Bernd
TI Exact Logic and Fault Simulation in Presence of Unknowns
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Unknown values; simulation pessimism; exact
   logic simulation; exact fault simulation; SAT
ID CIRCUITS; VALUES
AB Logic and fault simulation are essential techniques in electronic design automation. The accuracy of standard simulation algorithms is compromised by unknown or X-values. This results in a pessimistic overestimation of X-valued signals in the circuit and a pessimistic underestimation of fault coverage.
   This work proposes efficient algorithms for combinational and sequential logic as well as for stuck-at and transition-delay fault simulation that are free of any simulation pessimism in presence of unknowns. The SAT-based algorithms exactly classifiy all signal states. During fault simulation, each fault is accurately classified as either undetected, definitely detected, or possibly detected.
   The pessimism with respect to unknowns present in classic algorithms is thoroughly investigated in the experimental results on benchmark circuits. The applicability of the proposed algorithms is demonstrated on larger industrial circuits. The results show that, by accurate analysis, the number of detected faults can be significantly increased without increasing the test-set size.
C1 [Erb, Dominik; Sauer, Matthias; Hillebrecht, Stefan; Schubert, Tobias; Becker, Bernd] Univ Freiburg, D-79110 Freiburg, Germany.
   [Kochte, Michael A.; Wunderlich, Hans-Joachim] Univ Stuttgart, ITI, D-70569 Stuttgart, Germany.
C3 University of Freiburg; University of Stuttgart
RP Kochte, MA (corresponding author), Univ Stuttgart, ITI, Pfaffenwaldring 47, D-70569 Stuttgart, Germany.
EM kochte@iti.uni-stuttgart.de
RI Wunderlich, Hans-Joachim/AAI-1902-2019
OI Wunderlich, Hans-Joachim/0000-0003-4536-8290; Becker,
   Bernd/0000-0003-4031-3258
FU German Research Foundation (DFG) [BE 1176/14-2, WU 245/11-1]
FX This work was partially supported by the German Research Foundation
   (DFG) under grants BE 1176/14-2 and WU 245/11-1. It is an extended
   version of Hillebrecht et al. [2012].
CR [Anonymous], 2008, P IEEE INT TEST C
   ANTREICH KJ, 1987, IEEE T COMPUT AID D, V6, P704, DOI 10.1109/TCAD.1987.1270316
   Becker B, 1999, J ELECTRON TEST, V15, P219, DOI 10.1023/A:1008376522451
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Carter J., 1989, P IEEE INT C COMP AI, P38
   Chang H. P., 1987, P INT C COMP AID DES, P404
   Chou HZ, 2010, IEEE T COMPUT AID D, V29, P646, DOI 10.1109/TCAD.2010.2042905
   Hillebrecht S., 2012, P 17 IEEE EUR TEST S, P98
   Jain A., 2000, Proceedings 18th IEEE VLSI Test Symposium, P263, DOI 10.1109/VTEST.2000.843854
   Kajihara S, 2004, ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P108
   Kang SH, 2003, SIMUL-T SOC MOD SIM, V79, P59, DOI 10.1177/0037549703254811
   Keim M, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P240, DOI 10.1109/VTEST.1996.510863
   Kochte M. A., 2011, P DES AUT TEST EUR D, P1
   Kochte MA, 2011, ASIAN TEST SYMPOSIUM, P383, DOI 10.1109/ATS.2011.52
   Kundu S., 1991, P C EUR DES AUT, P492
   Lee H. K., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P946
   Mitra S, 2004, IEEE T COMPUT AID D, V23, P421, DOI 10.1109/TCAD.2004.823341
   Naruse M, 2003, INT TEST CONF P, P1060, DOI 10.1109/TEST.2003.1271094
   Ramdas A, 2012, P IEEE EUR TEST S ET, P1
   Rudnick EM, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P142, DOI 10.1109/TEST.1996.556956
   Savir J., 1994, Proceedings 12th IEEE VLSI Test Symposium (Cat. No.94TH0645-2), P284, DOI 10.1109/VTEST.1994.292299
   SAVIR J, 1993, IEEE T COMPUT AID D, V12, P1232, DOI 10.1109/43.238615
   Scholl C, 2001, DES AUT CON, P238, DOI 10.1109/DAC.2001.935511
   Schubert T., 2010, Antom solver description
   Tang YY, 2006, IEEE T VLSI SYST, V14, P193, DOI 10.1109/TVLSI.2005.863742
   Tseitin G.S., 1968, On the complexity of derivation in the propositional calculus
   Turpin M., 2003, The Dangers of Living with an X bugs hidden in your Verilog
   Ulrich E. G., 1988, 25 YEARS DAC, P318
   Waicukauski J. A., 1985, VLSI Design, V6, P20
   Wilson C., 2000, International Conference on Formal Methods in Computer-Aided Design, P507
NR 30
TC 7
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 28
DI 10.1145/2611760
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Hung, E
   Wilton, SJE
AF Hung, Eddie
   Wilton, Steven J. E.
TI Accelerating FPGA Debug: Increasing Visibility Using a Runtime
   Reconfigurable Observation and Triggering Network
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Verification; FPGA debug; FPGA prototyping;
   verification; trace buffers; overlay network
ID SIGNAL SELECTION
AB FPGA technology is commonly used to prototype new digital designs before entering fabrication. Whilst these physical prototypes can operate many orders of magnitude faster than through a logic simulator, a fundamental limitation is their lack of on-chip visibility when debugging. To counter this, trace-buffer-based instrumentation can be installed into the prototype, allowing designers to capture a predetermined window of signal data during live operation for offline analysis. However, instead of requiring the designer to recompile their entire circuit every time the window is modified, this article proposes that an overlay network is constructed using only spare FPGA routing multiplexers to connect all circuit signals through to the trace instruments. Thus, during debugging, designers would only need to reconfigure this network instead of finding a new place-and-route solution. Furthermore, we describe how this network can deliver signals to both the trigger and trace units of these instruments, which are implemented simultaneously using dual-port RAMs. Our results show that new network configurations connecting any subset of signals to 80-90% of the available RAM capacity can be computed in less than 70 seconds, for a 100,000 LUT circuit, as many times as necessary. Our tool-QuickTrace-is available for download.
C1 [Hung, Eddie; Wilton, Steven J. E.] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada.
C3 University of British Columbia
RP Hung, E (corresponding author), Univ British Columbia, Dept Elect & Comp Engn, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM eddieh@ece.ubc.ca
FU Altera
FX This research was supported by Altera.
CR Altera, 2012, QUART 2 HDB VERS 12, V3
   Asaad S, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P153
   Dezso B, 2011, ELECTRON NOTES THEOR, V264, P23, DOI 10.1016/j.entcs.2011.06.003
   Free Software Foundation, 2013, GCC 4 8 REL SER CHAN
   Graham P., 2001, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, P41
   Hung E., 2011, 2011 International Conference on Field Programmable Logic and Applications, P524, DOI 10.1109/FPL.2011.103
   Hung E, 2013, ANN IEEE SYM FIELD P, P45, DOI 10.1109/FCCM.2013.40
   Hung Eddie., 2013, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P19
   Hung Eddie, 2012, IEEE T VLSI IN PRESS
   Iskander Y. S., 2011, 2011 International Conference on Field Programmable Logic and Applications, P518, DOI 10.1109/FPL.2011.102
   Ko HF, 2009, IEEE T COMPUT AID D, V28, P285, DOI 10.1109/TCAD.2008.2009158
   Liu X, 2012, IEEE T COMPUT AID D, V31, P1263, DOI 10.1109/TCAD.2012.2189395
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   MOCTAR YOM, 2012, P 20 ACM SIGDA INT S, P255
   Quinton BR, 2005, FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P241, DOI 10.1109/FPT.2005.1568553
   Rose J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P77
   Synopsys, 2010, ID SIM LIK VIS HARDW
   Teig Steve, 2012, P FPGA2012 PREC WORK
   Tektronix, 2012, CERT DEB SUIT
   Wheeler T., 2001, Field Programmable Logic and Applications. 11th International Conference, FPL 2001. Proceedings (Lecture Notes in Computer Science Vol.2147), P483
   Wilton S. J. E., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P171, DOI 10.1145/275107.275137
   Wirthlin Mike, 2008, FPGA DESIGN PRODUCTI
   Xilinx, 2012, CHIPSCOPE PRO SOFTW
   [No title captured]
NR 24
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 14
DI 10.1145/2566668
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400005
DA 2024-07-18
ER

PT J
AU Al-Dujaily, R
   Dahir, N
   Mak, T
   Xia, F
   Yakovlev, A
AF Al-Dujaily, Ra'ed
   Dahir, Nizar
   Mak, Terrence
   Xia, Fei
   Yakovlev, Alex
TI Dynamic Programming-Based Runtime Thermal Management (DPRTM): An Online
   Thermal Control Strategy for 3D-NoC Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Networks on chip; 3D-IC; dynamic
   programming; thermal management; adaptive routing; traffic-thermal
   cosimulation; performance analysis
ID ON-CHIP; NETWORKS
AB Complex thermal behavior inhibits the advancement of three-dimensional (3D) very-large-scale-integration (VLSI) system designs, as it could lead to ultra-high temperature hotspots and permanent silicon device damage. This article introduces a new runtime thermal management strategy to effectively diffuse and manage heat throughout 3D chip geometry for a better throughput performance in networks on chip (NoC). This strategy employs a dynamic programming-based runtime thermal management (DPRTM) policy to provide online thermal regulation. Reactive and proactive adaptive schemes are integrated to optimize the routing pathways depending on the critical temperature thresholds and traffic developments. Also, when the critical system thermal limit is violated, an urgent throttling will take place. The proposed DPRTM is rigorously evaluated through cycle-accurate simulations, and results show that the proposed approach outperforms conventional approaches in terms of computational efficiency and thermal stability. For example, the system throughput using the DPRTM approach can be improved by 33% when compared to other adaptive routing strategies for a given thermal constraint. Moreover, the DPRTM implementation presented in this article demonstrates that the hardware overhead is insignificant. This work opens a new avenue for exploring the on-chip adaptability and thermal regulation for future large-scale and 3D many-core integrations.
C1 [Al-Dujaily, Ra'ed] Univ Southampton, Southampton SO9 5NH, Hants, England.
   [Dahir, Nizar; Xia, Fei; Yakovlev, Alex] Newcastle Univ, Sch Elect & Elect Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England.
   [Mak, Terrence] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 University of Southampton; Newcastle University - UK; Chinese University
   of Hong Kong
RP Al-Dujaily, R (corresponding author), Univ Southampton, Southampton SO9 5NH, Hants, England.
EM alzobaidy@gmail.com
RI Dahir, Nizar/U-5307-2017; Al-DUjaily, Raaed/E-4039-2010
OI Dahir, Nizar/0000-0003-3466-0982; Yakovlev, Alex/0000-0003-0826-9330
FU Iraqi Ministry of Higher Education and Scientific Research (MOHESR);
   Croucher Foundation; Chinese University of Hong Kong; EPSRC
   [EP/J008133/1]; EPSRC [EP/J008133/1] Funding Source: UKRI
FX R. Al-Dujaily and N. Dahir were supported by Scholarship Grants from the
   Iraqi Ministry of Higher Education and Scientific Research (MOHESR). T.
   Mak was partially supported by the Croucher Foundation and the Chinese
   University of Hong Kong. F. Xia and A. Yakovlev were supported by EPSRC
   Platform Grant, Trustworthy Ambient Systems: Resource Contrained
   Ambience (TRAMS-2), EP/J008133/1.
CR Ababei C., 2011, Proceedings of International Symposium on Networks-on-Chip (NOCS), P121
   Al-Dujaily R., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P318, DOI 10.1109/SAMOS.2011.6045478
   Al-Dujaily R, 2013, COMPUT J, V56, P756, DOI 10.1093/comjnl/bxs135
   Al-Dujaily R, 2012, IEEE T PARALL DISTR, V23, P1205, DOI 10.1109/TPDS.2011.275
   Alam SM, 2010, IEEE T VLSI SYST, V18, P450, DOI 10.1109/TVLSI.2008.2011910
   [Anonymous], 2010, PREDICTIVE TECHNOLOG
   [Anonymous], 1995, Introduction to Operations Research
   [Anonymous], IEEE T VLSI SYST
   ANTONIO JK, 1992, IEEE T COMPUT, V41, P710, DOI 10.1109/12.144623
   Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
   BELLMAN R, 1957, IRE T INFORM THEOR, V3, P197, DOI 10.1109/TIT.1957.1057416
   BELLMAN R, 1966, SCIENCE, V153, P34, DOI 10.1126/science.153.3731.34
   Bellman R. E., 1961, ADAPTIVE CONTROL PRO
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bertsekas DP, 2017, DYNAMIC PROGRAMMING
   Black B, 2006, INT SYMP MICROARCH, P469
   Chih-Hao Chao, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P223, DOI 10.1109/NOCS.2010.32
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   Chung CC, 2011, IEEE T CIRCUITS-II, V58, P105, DOI 10.1109/TCSII.2010.2104016
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Dahir N, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P113
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Huang W, 2008, IEEE T COMPUT, V57, P1277, DOI 10.1109/TC.2008.64
   Huang W, 2009, INT SYM PERFORM ANAL, P1, DOI 10.1109/ISPASS.2009.4919633
   Intel, 2012, 80 COR TER SCAL RES
   ITRS, 2011, TECHN WORK GROUP REP
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lam KP, 1996, IEE P-COMPUT DIG T, V143, P189, DOI 10.1049/ip-cdt:19960379
   Lin SY, 2011, 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), P320
   Mak T, 2011, IEEE T IND ELECTRON, V58, P3701, DOI 10.1109/TIE.2010.2081953
   Mak T, 2010, IEEE T CIRCUITS-I, V57, P3112, DOI 10.1109/TCSI.2010.2052661
   Mak TST, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P173
   Mullins R., 2006, P AS S PAC C DES AUT
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Pande PP, 2003, 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P304
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Peters Jan, 2003, P 3 IEEE RAS INT C H, P1
   Rabaey J.M., 2002, Digital Integrated CircuitA Design Perspective, V2nd ed.
   Salihundam P, 2011, IEEE J SOLID-ST CIRC, V46, P757, DOI 10.1109/JSSC.2011.2108121
   Schaper LW, 2005, IEEE T ADV PACKAGING, V28, P356, DOI 10.1109/TADVP.2005.853271
   Schultz W, 1997, SCIENCE, V275, P1593, DOI 10.1126/science.275.5306.1593
   Shang L, 2004, INT SYMP MICROARCH, P67
   Shih YH, 2004, IEEE T ELECTRON DEV, V51, P1514, DOI 10.1109/ted.2004.833571
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Tilera, 2011, TIL CO PROD BRIEFS
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   XIE Y, 2008, WORKSH ARCH LANG THR, P1
NR 54
TC 9
Z9 10
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 2
DI 10.1145/2534382
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400002
DA 2024-07-18
ER

PT J
AU Dworak, J
   Nepal, K
   Alves, N
   Shi, YW
   Imbriglia, N
   Bahar, RI
AF Dworak, Jennifer
   Nepal, Kundan
   Alves, Nuno
   Shi, Yiwen
   Imbriglia, Nicholas
   Bahar, R. Iris
TI Using Implications to Choose Tests Through Suspect Fault Identification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Reliability; Verification; Online error detection;
   implications; invariance; on-chip diagnosis; suspect fault
   identification
ID TEST SET; ERROR RATE; PREDICTION; FAILURE
AB As circuits continue to scale to smaller feature sizes, wearout and latent defects are expected to cause an increasing number of errors in the field. Online error detection techniques, including logic implication-based checker hardware, are capable of detecting at least some of these errors as they occur. However, recovery may be expensive, and the underlying problem may lead to multiple failures of a core over time. In this article, we will investigate the diagnostic capability of logic implications to identify possible failure locations when an error is detected online. We will then utilize this information to select a highly efficient test set that can be used to effectively test the identified suspect locations in both the failing core and in other identical cores in the system.
C1 [Dworak, Jennifer] So Methodist Univ, Dept Comp Sci & Engn, Dallas, TX 75205 USA.
   [Nepal, Kundan] Univ St Thomas, Sch Engn, St Paul, MN 55105 USA.
   [Alves, Nuno; Bahar, R. Iris] Brown Univ, Sch Engn, Providence, RI 02906 USA.
   [Shi, Yiwen] Oracle, San Jose, CA 95119 USA.
   [Imbriglia, Nicholas] Intel Corp, Dupont, WA 98327 USA.
C3 Southern Methodist University; University of St Thomas Minnesota; Brown
   University; Oracle; Intel Corporation; DuPont
RP Nepal, K (corresponding author), Univ St Thomas, Sch Engn, St Paul, MN 55105 USA.
EM kundan.nepal@stthomas.edu
RI Alves, Nuno/N-4073-2013; Bahar, Ruth Iris/JCO-5572-2023
OI Alves, Nuno/0000-0002-5016-0868; Bahar, Ruth Iris/0000-0001-6927-8527
FU NSF [CCF-0915302, CCF-1110290, CCF-1061164, CCF-1205176]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1061164] Funding Source: National Science Foundation
FX This work was supported in part by NSF under Grants CCF-0915302,
   CCF-1110290, CCF-1061164, and CCF-1205176.
CR Agarwal M, 2007, IEEE VLSI TEST SYMP, P277, DOI 10.1109/vts.2007.22
   Alves N, 2011, IEEE VLSI TEST SYMP, P241, DOI 10.1109/VTS.2011.5783728
   Alves Nuno, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P83, DOI 10.1145/1687399.1687418
   Alves N, 2010, IEEE T COMPUT AID D, V29, P788, DOI 10.1109/TCAD.2010.2043590
   [Anonymous], POVERTY GENDER MIGRA
   [Anonymous], 2008, PROC INT TEST C
   [Anonymous], P 20 GREAT LAK S VLS
   [Anonymous], P IEEE INT TEST C IT
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Boulé M, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P613
   Breuer MA, 2004, ASIAN TEST SYMPOSIUM, P386, DOI 10.1109/ATS.2004.51
   Drechsler R, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, P748
   Drineas P, 2003, 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P425, DOI 10.1109/ISQED.2003.1194770
   Dworak J, 2000, INT TEST CONF P, P930, DOI 10.1109/TEST.2000.894304
   Dworak J, 2001, IEEE DES TEST COMPUT, V18, P31, DOI 10.1109/54.902820
   Eggersgluss S, 2009, ASIAN TEST SYMPOSIUM, P177, DOI 10.1109/ATS.2009.26
   Hamzaoglu I, 2000, IEEE T COMPUT AID D, V19, P957, DOI 10.1109/43.856980
   He ZY, 2005, DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P83
   Hellebrand S, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P195, DOI 10.1109/TEST.1996.556962
   Hsieh TY, 2008, IEEE T RELIAB, V57, P204, DOI 10.1109/TR.2008.916875
   Jiang ZG, 2009, IEEE T COMPUT AID D, V28, P1883, DOI 10.1109/TCAD.2009.2032375
   Kang K, 2007, IEEE IC CAD, P730, DOI 10.1109/ICCAD.2007.4397352
   KAPUR R, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P491, DOI 10.1109/TEST.1994.527991
   Li YJ, 2008, DES AUT TEST EUROPE, P764
   Li YJ, 2009, IEEE DES TEST COMPUT, V26, P28, DOI 10.1109/MDT.2009.152
   Mahajan Y.S., 2004, P 7 INT C THEORY APP, P360, DOI [DOI 10.1007/1152769527, 10.1007/11527695 27]
   Manich S, 1997, EUR CONF DESIG AUTOM, P597, DOI 10.1109/EDTC.1997.582422
   Mitra S, 2000, INT TEST CONF P, P985, DOI 10.1109/TEST.2000.894311
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Nepal K., 2008, Proceedings of the International Test Conference, P1
   Pan ZL, 2007, IEEE T COMPUT, V56, P650, DOI 10.1109/TC.2007.1017
   Pomeranz I, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P183, DOI 10.1109/DFTVS.2004.1347839
   POMERANZ I, 1993, IEEE T COMPUT AID D, V12, P1050, DOI 10.1109/43.238041
   Samudrala PK, 2004, IEEE T NUCL SCI, V51, P2957, DOI 10.1109/TNS.2004.834955
   Shahidi S, 2008, DES AUT TEST EUROPE, P1020
   Sharma R., 1988, Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers. FTCS-18 (Cat. No.88CH2543-7), P164, DOI 10.1109/FTCS.1988.5315
   Shi YW, 2008, INT SYM DEFEC FAU TO, P403, DOI 10.1109/DFT.2008.48
   Shin J, 2007, I C DEPEND SYS NETWO, P534, DOI 10.1109/DSN.2007.8
   Tadesse D, 2011, J ELECTRON TEST, V27, P123, DOI 10.1007/s10836-011-5205-z
   Tayade R, 2008, PROC EUR TEST SYMP, P119, DOI 10.1109/ETS.2008.28
   TILLE D., 2008, P 11 IEEE WORKSHOP D, P1
   Webb CF, 1997, IBM J RES DEV, V41, P463, DOI 10.1147/rd.414.0463
   Yiwen Shi, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P319, DOI 10.1109/VTS.2010.5469545
NR 43
TC 5
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 14
DI 10.1145/2390191.2390205
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500014
DA 2024-07-18
ER

PT J
AU Wang, H
   Tan, SXD
   Rakib, R
AF Wang, Hai
   Tan, Sheldon X. -D.
   Rakib, Ryan
TI Compact Modeling of Interconnect Circuits over Wide Frequency Band by
   Adaptive Complex-Valued Sampling Method
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Model reduction; adaptive; complex-valued sampling
ID REDUCTION; ALGORITHM
AB In this article, we propose a new model order-reduction method for compact modeling of interconnect circuits over wide frequency band using a novel complex-valued adaptive sampling and error estimation scheme. We address the outstanding error control problems in the existing sampling-based reduction framework over a frequency band. Our new method, WBMOR, explicitly and efficiently computes the exact residual errors to guide the sampling process. We show by sampling along the imaginary axis and performing a new complex-valued reduction that the reduced model will match exactly with the original model at the sample points. Additionally, we show in theory that the proposed method can achieve the error bound over a given frequency range. In practice, the new algorithm can help designers choose the best order of the reduced model for the given frequency range and error bound via the adaptive sampling scheme. In addition, WBMOR can perform wideband accurate reductions of interconnect circuits for analog and RF applications where model accuracy needs to be maintained over a wide frequency range. We compare several sampling schemes such as Monte Carlo, logarithmic, recently proposed resampling, and ARMS methods. Experimental results on a number of RLC circuits show that WBMOR is much more efficient than all the other sampling methods, including the recently proposed resampling and ARMS schemes with the same reduction orders. Compared with the traditional real-valued sampling methods, the complex-valued sampling method is more accurate for the same computational cost.
C1 [Wang, Hai; Tan, Sheldon X. -D.; Rakib, Ryan] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
C3 University of California System; University of California Riverside
RP Wang, H (corresponding author), Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
EM hawang@ee.ucr.edu; stan@ee.ucr.edu; rrakib@ee.ucr.edu
OI Tan, Sheldon/0000-0003-2119-6869
FU NSF [CCF-1116882, OISE-1130402, OISE-1051797]; UC-MEXUSCONACyT
FX This work is supported in part by NSF grants CCF-1116882, OISE-1130402,
   OISE-1051797 and in part by UC-MEXUSCONACyT Collaborative Research grant
   (2011-2013).
CR [Anonymous], UiMOR - UC Riverside Model Order Reduction Tool Suite
   Antoulas A.C., 2005, ADV DES CONTROL, DOI 10.1137/1.9780898718713
   Chahlaoui Younes., 2002, A collection of benchmark examples for model reduction of linear time invariant dynamical systems
   CHIPROUT E, 1995, IEEE T COMPUT AID D, V14, P186, DOI 10.1109/43.370425
   FELDMANN P, 1995, IEEE T COMPUT AID D, V14, P639, DOI 10.1109/43.384428
   Galantai A., 2004, PROJECTORS PROJECTIO, DOI 10.1007/978-1-4419-9180-5
   Iserles A., 1996, 1 COURSE NUMERICAL A
   Kamon M, 2000, IEEE T CIRCUITS-II, V47, P239, DOI 10.1109/82.839660
   MOORE BC, 1981, IEEE T AUTOMAT CONTR, V26, P17, DOI 10.1109/TAC.1981.1102568
   Odabasioglu A, 1998, IEEE T COMPUT AID D, V17, P645, DOI 10.1109/43.712097
   Phillips JR, 2005, IEEE T COMPUT AID D, V24, P43, DOI 10.1109/TCAD.2004.839472
   Phillips JR, 2003, IEEE T COMPUT AID D, V22, P1027, DOI 10.1109/TCAD.2003.814949
   Silveira LM, 1996, IEEE IC CAD, P288, DOI 10.1109/ICCAD.1996.569710
   Silveira LM, 2006, IEEE T COMPUT AID D, V25, P2775, DOI 10.1109/TCAD.2006.882477
   Trefethen L.N., 1997, NUMERICAL LINEAR ALG
   Vasilyev D, 2005, IEEE IC CAD, P813, DOI 10.1109/ICCAD.2005.1560175
   VILLENA J., 2009, P IEEE ACM DES AUT C
   WANG H., 2010, P INT C SOL STAT INT
   Wang H, 2010, ASIA S PACIF DES AUT, P31, DOI 10.1109/ASPDAC.2010.5419924
   Willcox K., 2002, AIAA J
   Wong N, 2005, IEEE IC CAD, P801, DOI 10.1109/ICCAD.2005.1560173
   Yan BY, 2007, DES AUT CON, P158, DOI 10.1109/DAC.2007.375144
   ZHOU Y, 2002, THESIS RICE U
NR 23
TC 6
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 5
DI 10.1145/2071356.2071361
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800005
DA 2024-07-18
ER

PT J
AU Shin, Y
   Seomun, J
   Choi, KM
   Sakurai, T
AF Shin, Youngsoo
   Seomun, Jun
   Choi, Kyu-Myung
   Sakurai, Takayasu
TI Power Gating: Circuits, Design Methodologies, and Best Practice for
   Standard-Cell VLSI Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Power gating; leakage current; low power; design methodology;
   standard-cell; VLSI
ID LEAKAGE CURRENT; BODY BIAS; SEMICUSTOM DESIGN; GATED CIRCUITS;
   SUPPLY-VOLTAGE; FLIP-FLOP; REDUCTION; SCHEME; TECHNOLOGY; PROCESSOR
AB Power gating has become one of the most widely used circuit design techniques for reducing leakage current. Its concept is very simple, but its application to standard-cell VLSI designs involves many careful considerations. The great complexity of designing a power-gated circuit originates from the side effects of inserting current switches, which have to be resolved by a combination of extra circuitry and customized tools and methodologies. In this tutorial we survey these design considerations and look at the best practice within industry and academia. Topics include output isolation and data retention, current switch design and sizing, and physical design issues such as power networks, increases in area and wirelength, and power grid analysis. Designers can benefit from this tutorial by obtaining a better understanding of implications of power gating during an early stage of VLSI designs. We also review the ways in which power gating has been improved. These include reducing the sizes of switches, cutting transition delays, applying power gating to smaller blocks of circuitry, and reducing the energy dissipated in mode transitions. Power gating has also been combined with other circuit techniques, and these hybrids are also reviewed. Important open problems are identified as a stimulus to research.
C1 [Shin, Youngsoo; Seomun, Jun] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
   [Choi, Kyu-Myung] Samsung Elect, Yongin 449711, Gyeonggi Do, South Korea.
   [Sakurai, Takayasu] Univ Tokyo, Inst Ind Sci, Tokyo 1538505, Japan.
C3 Korea Advanced Institute of Science & Technology (KAIST); Samsung;
   University of Tokyo
RP Shin, Y (corresponding author), Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
EM youngsoo@ee.kaist.ac.kr; jseomun@dtlab.kaist.ac.kr; kmchoi@samsung.com;
   tsakurai@iis.u-tokyo.ac.jp
RI Shin, Youngsoo/C-1621-2011
CR Abdollahi A, 2005, DES AUT CON, P37, DOI 10.1109/DAC.2005.193769
   Abdollahi A, 2004, IEEE T VLSI SYST, V12, P140, DOI 10.1109/TVLSI.2003.821546
   Agarwal K, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P633
   ALOUL F, 2002, LECT NOTES COMPUTER, V2451, P253
   Anis M, 2002, DES AUT CON, P480, DOI 10.1109/DAC.2002.1012673
   ANIS M, 2003, MULT CMOS DIG CIRC M
   [Anonymous], P ACM IEEE INT S LOW
   *AP, REDHAWK ALP
   Bhunia S, 2005, DES AUT CON, P479
   *CAD, 2005, ENC US GUID
   CHEN H, 1998, P INT C COMP AID DES, P779
   Chen HH, 1998, IEEE T COMPON PACK B, V21, P209, DOI 10.1109/96.704931
   Cheng L, 2006, DES AUT CON, P117, DOI 10.1109/DAC.2006.229188
   Clark LT, 2005, IEEE J SOLID-ST CIRC, V40, P498, DOI 10.1109/JSSC.2004.840987
   Clark LT, 2004, IEEE T VLSI SYST, V12, P947, DOI 10.1109/TVLSI.2004.832930
   DEVADAS S, 1992, IEEE T COMPUT AID D, V11, P373, DOI 10.1109/43.124424
   Dharchoudhury A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P738, DOI 10.1109/DAC.1998.724569
   Duarte D, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P31, DOI 10.1109/ASPDAC.2002.994881
   Eichelberger E.B., 1977, P DAC, P462
   Gu Jie., 2007, Proceedings of the 2007 international symposium on Low power electronics and design, P80
   Gupta P, 2006, IEEE T COMPUT AID D, V25, P1475, DOI 10.1109/TCAD.2005.857313
   GURURAJARAO S, 2006, Patent No. 200602267654
   Halter JP, 1997, PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P475, DOI 10.1109/CICC.1997.606670
   Hamzaoglu F, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P60, DOI 10.1109/LPE.2002.1029542
   Henzler S, 2006, IEEE J SOLID-ST CIRC, V41, P1654, DOI 10.1109/JSSC.2006.873218
   HORIGUCHI M, 1993, IEEE J SOLID-ST CIRC, V28, P1131, DOI 10.1109/4.245593
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   Hwang C, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P235
   Inukai T, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P409, DOI 10.1109/CICC.2000.852696
   Jiang HL, 2005, PR IEEE COMP DESIGN, P559
   Johnson M. C., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P442, DOI 10.1109/DAC.1999.781357
   Kanno Y, 2007, IEEE J SOLID-ST CIRC, V42, P74, DOI 10.1109/JSSC.2006.885057
   Kao J, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P495, DOI 10.1109/DAC.1998.724522
   Kao J., 2001, SOLID STATE CIRCUITS, P317
   Kawaguchi H, 2000, IEEE J SOLID-ST CIRC, V35, P1498, DOI 10.1109/4.871328
   Keating M., 2007, Low Power Methodology Manual: For System-on-Chip Design
   Keshavarzi A., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P252, DOI 10.1109/LPE.1999.799449
   Kim HO, 2007, IEEE T CIRCUITS-II, V54, P512, DOI 10.1109/TCSII.2007.894414
   Kosonocky SV, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P165, DOI 10.1109/LPE.2001.945394
   Kozhaya JN, 2004, PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P321, DOI 10.1109/CICC.2004.1358810
   Krishnamurthy RK, 2002, PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P125, DOI 10.1109/CICC.2002.1012781
   KUMAGAI K, P S VLSI CIRC, P44
   Lackey DE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P195, DOI 10.1109/ICCAD.2002.1167534
   Long CB, 2003, DES AUT CON, P181
   Lueftner T, 2007, IEEE J SOLID-ST CIRC, V42, P134, DOI 10.1109/JSSC.2006.886528
   *MAGM, 2008, TAL POW PRO
   Mair H, 2007, 2007 Symposium on VLSI Circuits, Digest of Technical Papers, P224, DOI 10.1109/VLSIC.2007.4342728
   Min KS, 2003, ISSCC DIG TECH PAP I, V46, P400
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   Mutoh S, 1999, PROCEEDINGS OF ASP-DAC '99, P113, DOI 10.1109/ASPDAC.1999.759726
   Narendra S, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P195, DOI 10.1109/LPE.2001.945400
   Narendra S, 2003, IEEE J SOLID-ST CIRC, V38, P696, DOI 10.1109/JSSC.2003.810054
   Narendra S., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P229, DOI 10.1109/LPE.1999.799444
   Narendra S.G., 2005, LEAKAGE NANOMETER CM
   Ohkubo N, 2006, ASIA S PACIF DES AUT, P570, DOI 10.1109/ASPDAC.2006.1594746
   Pakbaznia E, 2008, IEEE T COMPUT AID D, V27, P1798, DOI 10.1109/TCAD.2008.2003297
   Pakbaznia E, 2009, INT SYM QUAL ELECT, P120, DOI 10.1109/ISQED.2009.4810281
   Puri R, 2003, DES AUT CON, P788
   Qian HF, 2003, DES AUT CON, P93, DOI 10.1109/DAC.2003.1218831
   Rao RM, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P689
   Roy K, 2003, P IEEE, V91, P305, DOI 10.1109/JPROC.2002.808156
   Royannez P., 2005, P IEEE INT SOL STAT, P138
   Rusu S, 2007, IEEE J SOLID-ST CIRC, V42, P17, DOI 10.1109/JSSC.2006.885041
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   SEOMUN J, 2010, P DES AUT C
   SEOMUN J, 2010, IEEE T VLSI IN PRESS
   Seomun J, 2008, IEEE T COMPUT AID D, V27, P1956, DOI 10.1109/TCAD.2008.2006084
   SETA K, 1995, ISSCC DIG TECH PAP I, V38, P318, DOI 10.1109/ISSCC.1995.535572
   Shi K, 2006, DES AUT CON, P113, DOI 10.1109/DAC.2006.229187
   Shigematsu S, 1997, IEEE J SOLID-ST CIRC, V32, P861, DOI 10.1109/4.585288
   Shimazaki Y, 2004, IEEE J SOLID-ST CIRC, V39, P494, DOI 10.1109/JSSC.2003.822775
   Shin Y, 2007, IEEE T VLSI SYST, V15, P758, DOI 10.1109/TVLSI.2007.899228
   Shin Y, 2009, IEEE T COMPUT AID D, V28, P327, DOI 10.1109/TCAD.2009.2012532
   *SYN, 2010, IC COMP DES PLANN US
   *SYN, 2008, NANOSIM US GUID
   *SYN, 2007, ASTR US GUID
   Tada A, 2006, IEICE ELECTRON EXPR, V3, P281, DOI 10.1587/elex.3.281
   Tschanz JW, 2003, IEEE J SOLID-ST CIRC, V38, P1838, DOI 10.1109/JSSC.2003.818291
   *TSMC, REF FLOW 7 0
   Usami K, 2004, 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, P493
   Usami K., 1995, Proceedings. 1995 International Symposium on Low Power Design, P3, DOI 10.1145/224081.224083
   Usami K, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P202, DOI 10.1109/LPE.2002.1029603
   Valentian A, 2008, IEEE J SOLID-ST CIRC, V43, P1688, DOI 10.1109/JSSC.2008.922710
   Won HS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P110
   YE Y, 1998, P S VLSI CIRC, P40
   Yuan L, 2005, DES AUT CON, P47, DOI 10.1109/DAC.2005.193771
   Zhao M, 2002, IEEE T COMPUT AID D, V21, P159, DOI 10.1109/43.980256
   ZYUBAN V, 2002, IEEE T COMPUT AID D, V21, P159
   [No title captured]
NR 89
TC 56
Z9 70
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2010
VL 15
IS 4
AR 28
DI 10.1145/1835420.1835421
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WD
UT WOS:000282762400001
DA 2024-07-18
ER

PT J
AU Kwon, S
   Ha, S
AF Kwon, Seongnam
   Ha, Soonhoi
TI Serialized Parallel Code Generation Framework for MPSoC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Embedded software; multiprocessor system on
   chip; software generation; design-space exploration; parallel
   programming
ID SOFTWARE SYNTHESIS
AB The models of computations that express concurrency naturally are preferred for initial specification of MPSoC system, since popular programming languages such as C and C++ are designed for sequential execution. In our previous work, we proposed a design framework where two models are used for the initial specification of the system behavior; task model at the top level and dataflow model inside each task. After the partition and mapping process is performed with each architecture candidate, the target code is automatically generated for both Design-Space Exploration (DSE) and final implementation. In this article, we focus on parallel code generation for MPSoC, proposing two main techniques. The first is to express functional and data parallelism differently following the partition and mapping decision. In the proposed technique, the generated code consists of multiple tasks running concurrently, which achieves functional parallelism. On the other hand, we use OpenMP directives to express data parallelism inside a task. Second is to adopt the code serialization technique to execute a multitasking application without OS scheduler, aiming to generate the highly portable code on various platforms for an efficient DSE process. We extend the previous code serialization techniques to multiprocessor systems and utilize the formal properties of the dataflow model for efficient code generation. The experiments including H. 263 codec example show the viability of the proposed technique and the efficiency of the generated code.
C1 [Kwon, Seongnam; Ha, Soonhoi] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Codesign & Parallel Proc Lab, Seoul 151744, South Korea.
C3 Seoul National University (SNU)
RP Ha, S (corresponding author), Seoul Natl Univ, Sch Elect Engn & Comp Sci, Codesign & Parallel Proc Lab, Seoul 151744, South Korea.
EM sha@iris.snu.ac.kr
CR ANDRADE HA, 1998, P AS C SIGN SYST COM, V2, P1705
   BHATACHARYYA SS, 1996, SOFTWARE SYNTHESIS D
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Cho Y, 2007, P IEEE RAP SYST PROT, P195
   EDWARDS SA, 2006, P LANG COMP TOOLS EM, P125
   Gauthier L, 2001, IEEE T COMPUT AID D, V20, P1293, DOI 10.1109/43.959858
   Gerstlauer A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P130
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   Jeun WC, 2007, ASIA S PACIF DES AUT, P44
   KWON S, 2007, P INT 5 WORKSH EMB S, P91
   Kwon S, 2008, EMB SYST REAL TIME M, P61, DOI 10.1109/ESTMED.2008.4696997
   LEE C, 2009, INT J SIGNAL PROCES
   LEE C, 2005, P 6 INT C ASIC SHANG, P919
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Nácul AC, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P190, DOI 10.1109/ICCAD.2004.1382569
   Nácul AC, 2006, P AMER CONTR CONF, V1-12, P1918, DOI 10.1109/ACC.2006.1656500
   PINO JL, 1995, J VLSI SIGNAL PROC, V9, P7, DOI 10.1007/BF02406468
   Thies William., 2002, Compiler Construction, P49
   van der Wolf P, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P206
   2008, REAL TIM WORKSH
   2008, SYSTEM STUDIO
   2008, SIGNAL PROCESSING DE
   2008, REAL VIEW SOC DESIGN
NR 23
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 11
DI 10.1145/1698759.1698761
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500003
DA 2024-07-18
ER

PT J
AU Hansson, A
   Goossens, K
   Bekooij, M
   Huisken, J
AF Hansson, Andreas
   Goossens, Kees
   Bekooij, Marco
   Huisken, Jos
TI CoMPSoC: A Template for Composable and Predictable Multi-Processor
   System on Chips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Verification; Composable; predictable; model of
   computation; system on chip; network on chip
AB A growing number of applications, often with firm or soft real-time requirements, are integrated on the same System on Chip, in the form of either hardware or software intellectual property. The applications are started and stopped at run time, creating different use-cases. Resources, such as interconnects and memories, are shared between different applications, both within and between use-cases, to reduce silicon cost and power consumption.
   The functional and temporal behaviour of the applications is verified by simulation and formal methods. Traditionally, designers resort to monolithic verification of the system as whole, since the applications interfere in shared resources, and thus affect each other's behaviour. Due to interference between applications, the integration and verification complexity grows exponentially in the number of applications, and the task to verify correct behaviour of concurrent applications is on the system designer rather than the application designers.
   In this work, we propose a Composable and Predictable Multi-Processor System on Chip (CoMP-SoC) platform template. This scalable hardware and software template removes all interference between applications through resource reservations. We demonstrate how this enables a divide-and-conquer design strategy, where all applications, potentially using different programming models and communication paradigms, are developed and verified independently of one another. Performance is analyzed per application, using state-of-the-art dataflow techniques or simulation, depending on the requirements of the application. These results still apply when the applications are integrated onto the platform, thus separating system-level design and application design.
C1 [Hansson, Andreas] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
   [Goossens, Kees] Delft Univ Technol, NL-2600 AA Delft, Netherlands.
C3 Eindhoven University of Technology; Delft University of Technology
RP Hansson, A (corresponding author), Eindhoven Univ Technol, Postbus 118, NL-5600 MB Eindhoven, Netherlands.
RI Goossens, Kees/E-9233-2015
OI Huisken, Jos/0000-0003-4692-2601
CR Abeni L, 2004, REAL-TIME SYST, V27, P123, DOI 10.1023/B:TIME.0000027934.77900.22
   [Anonymous], IS T SPIE ELECT IMAG
   [Anonymous], 2004, ENG COMPLEX SOC FAST
   [Anonymous], HARD REAL TIME COMPU
   [Anonymous], P INT C COMP ARCH SY
   [Anonymous], OCP SPEC 2 2
   *ARINC, 1997, 653 ARINC AV APPL SO
   *ARM LTD, 2003, AMBA AXI PROT SPEC
   Baghdadi A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P55, DOI 10.1109/DATE.2001.915001
   BARTIC T, 2004, P INT C FEILD PROGR
   Bekooij M, 2004, LECT NOTES COMPUT SC, V3199, P77
   Benini L., 2006, P C DES AUT TEST EUR
   Bril RJ, 2001, SIPS 2001: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, P332, DOI 10.1109/SIPS.2001.957360
   Chen KY, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P39, DOI 10.1109/ISSS.2001.957910
   COENEN M, 2006, P INT C HARDW SOFTW
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   DUTTA S, 2001, IEEE DESIGN TEST COM
   Genko N., 2005, P C DES AUT TEST EUR
   GHARACHORLOO K, 1990, P INT S COMP ARCH
   GOOSSENS K, 2005, P C DES AUT TEST EUR
   Goossens K., 2005, IEEE DESIGN TEST COM
   GRAHAM R, 1969, SIAM J APPL MATH, V17, P2
   HANSSON A, 2007, P INT C HARDW SOFTW
   HANSSON A, 2007, P INT S NETW ON CHIP
   HANSSON A, 2008, P INT S NETW ON CHIP
   HANSSON A, 2007, P C DES AUT TEST EUR
   IVIMEYCOOK R, 1999, ARCHITECTURES LANGUA
   JANTSCH A, 2006, P INT C APPL CONC SY
   JERRAYA A, 2006, P DES AUT C DAC
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Kopetz H, 2003, P IEEE, V91, P112, DOI 10.1109/JPROC.2002.805821
   KOPETZ H, 2007, P INT WORKSH SOFTW E
   Kopetz H., 1997, REAL TIME SYSTEMS DE
   KUMAR A, 2007, P C DES AUT TEST EUR
   Leijten JAJ, 2000, DES AUTOM EMBED SYST, V6, P5, DOI 10.1023/A:1008940508225
   Liang J, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P37, DOI 10.1109/PACT.2000.888329
   Martin G., 2006, P DES AUT C DAC
   Mercer C. W., 1994, Proceedings of the International Conference on Multimedia Computing and Systems (Cat. No.94TH0631-2), P90, DOI 10.1109/MMCS.1994.292439
   MOONEN A, 2007, P INT S MOD AN SIM C
   MORAES F, 2004, INTEGRATION VLSI J, V38, P1
   MOREIRA O, 2007, P INT C EMB SYST EMS
   Nieuwland A, 2002, DES AUTOM EMBED SYST, V7, P233, DOI 10.1023/A:1019782306621
   *PHIL SEM, 2002, DEV T LEV DTL PROT S
   RADULESCU A, 2005, IEEE T CAD INTERACT
   Rajkumar R., 1998, Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking, P150
   RINGHOFER M., 2007, P INT C HARDW SOFTW
   RUMPLER B, 2006, P INT S OBJ COMP OR
   SASAKI H, 1996, P INT SOL STAT CIRC, P16
   SOUDRIS D, 2000, P 10 INT WORKSH PATM, P243
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   STILIADIS D, 1998, IEEE ACM T NETWORK, V6, P5
   VANDENBRAND J, 2007, P EUR C DIG SYST DES
   Vercauteren S, 1996, DES AUT CON, P521, DOI 10.1109/DAC.1996.545631
   WIGGERS MH, 2007, P REAL TIM EMB TECHN
   Wüst CC, 2005, REAL-TIME SYST, V30, P7, DOI 10.1007/s11241-005-0502-1
NR 55
TC 76
Z9 79
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 2
DI 10.1145/1455229.1455231
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kahng, AB
   Park, CH
   Sharma, P
   Wang, QK
AF Kahng, Andrew B.
   Park, Chul-Hong
   Sharma, Puneet
   Wang, Qinke
TI Lens Aberration Aware Placement for Timing Yield
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Verification; Layout; lithography;
   design for manufacturing; timing yield
ID VARIABILITY; PERFORMANCE; IMPACT
AB Process variations due to lens aberrations are to a large extent systematic, and can be modeled for purposes of analyses and optimizations in the design phase. Traditionally, variations induced by lens aberrations have been considered random due to their small extent. However, as process margins reduce, and as improvements in reticle enhancement techniques control variations due to other sources with increased efficacy, lens aberration-induced variations gain importance. For example, our experiments indicate that delays of most cells in the Artisan TSMC 90nm library are affected by 2-8% due to lens aberration. Aberration-induced variations are systematic and depend on the location in the lens field. In this article, we first propose an aberration-aware timing analysis flow that accounts for aberration-induced cell delay variations. We then propose an aberration-aware timing-driven analytical placement approach that utilizes the predictable slow and fast regions created on the chip due to aberration to improve cycle time. We study the dependence of our improvement on chip size, as well as use of the technique along with field blading which allows partial reticle exposure. We evaluate our technique on two testcases, AES and JPEG implemented in 90nm technology. The proposed technique reduces cycle time by 4.322% (80ps) at the cost of 1.587% increase in trial-routed wirelength for AES. On JPEG, we observe a cycle time reduction of 5.182% (132ps) at the cost of 1.095% increase in trial-routed wirelength.
C1 [Kahng, Andrew B.; Park, Chul-Hong] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Sharma, Puneet] Freescale Semicond Inc, Austin, TX USA.
   [Wang, Qinke] Magma Design Automat Inc, Santa Clara, CA USA.
C3 University of California System; University of California San Diego; NXP
   Semiconductors; Freescale Semiconductor
RP Kahng, AB (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.
EM abk@cs.ucsd.edu; chpark@vlsicad.ucsd.edu; sharma@vlsicad.ucsd.edu;
   qwang@magma-da.com
CR Balasinski A., 2004, PROC BACUS S PHOTOMA, P351
   Brunner TA, 1997, IBM J RES DEV, V41, P57, DOI 10.1147/rd.411.0057
   Cheon Y, 2005, DES AUT CON, P795, DOI 10.1109/DAC.2005.193924
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   ETAWIL H, 1999, P INT C COMP AID DES, P20
   Farrar N., 2001, PROC SPIE OPTICAL MI, P18
   Flagello DG, 1999, P SOC PHOTO-OPT INS, V3679, P162, DOI 10.1117/12.354328
   GORTYCH J, 1991, P SPIE C OPT MICR, P368
   GU J, 1994, IEEE T SYST MAN CYB, V24, P728, DOI 10.1109/21.293486
   Gupta P, 2007, IEEE T COMPUT AID D, V26, P2144, DOI 10.1109/TCAD.2007.906998
   Hu B., 2002, Proc. of ACM Intl. Symp. on Physical Design, P161
   Kahng A.B., 2004, Proc. of ACM Intl. Symp. on Physical Design, P18
   Kahng A.B., 2005, P 2005 INT S PHYS DE, P233
   Kahng AB, 2005, IEEE IC CAD, P891, DOI 10.1109/ICCAD.2005.1560188
   Kahng AB, 2005, PR IEEE COMP DESIGN, P437, DOI 10.1109/ICCD.2005.101
   Kahng AB, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P565, DOI 10.1109/ICCAD.2004.1382641
   Kahng AB, 2005, IEEE T COMPUT AID D, V24, P734, DOI 10.1109/TCAD.2005.846366
   Kahng AB, 2006, DES AUT TEST EUROPE, P888
   Kong T., 2002, Proc. IEEE/ACM International Conference on Computer-Aided Design, P10
   Levinson H.J., 2001, PRINCIPLES LITHOGRAP
   MARQUARDT A, 2000, P INT S FIELD PROGR, P203, DOI DOI 10.1145/329166.329208>
   MATSUYAMA T, 2002, P SPIE C OPT MICR, P687
   Naylor W. C., 2001, U.S. Patent, Patent No. 6301693
   Orshansky M, 2004, IEEE T SEMICONDUCT M, V17, P2, DOI 10.1109/TSM.2003.822735
   Orshansky M, 2002, IEEE T COMPUT AID D, V21, P544, DOI 10.1109/43.998626
   Orshansky M., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P479, DOI 10.1109/IEDM.1999.824197
   Progler C, 2004, PROC SPIE, V5379, P101, DOI 10.1117/12.537259
   Progler C, 2000, P SOC PHOTO-OPT INS, V4000, P40, DOI 10.1117/12.389042
   SHIODE Y, 2002, P SPIE C OPT MICR, P138
   Sobeih A, 2004, Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, P27, DOI 10.1109/MEMCOD.2004.1459810
   TOH KH, 1987, P SPIE MICROLITHOGRA, P202
   Wong A.K., 2002, PROC SPIE C OPTICAL, P395
   Wong A.K.-K., 2001, RESOLUTION ENHANCEME
NR 33
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 16
DI 10.1145/1455229.1455245
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900016
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pecenka, T
   Sekanina, L
   Kotasek, Z
AF Pecenka, Tomas
   Sekanina, Lukas
   Kotasek, Zdenek
TI Evolution of synthetic RTL benchmark circuits with predefined
   testability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; benchmark circuit; evolvable hardware; testability analysis
ID GENERATION
AB This article presents a new real-world application of evolutionary computing in the area of digital-circuits testing. A method is described which enables to evolve large synthetic RTL benchmark circuits with a predefined structure and testability. Using the proposed method, a new collection of synthetic benchmark circuits was developed. These benchmark circuits will be useful in a validation process of novel algorithms and tools in the area of digital-circuits testing. Evolved benchmark circuits currently represent the most complex benchmark circuits with a known level of testability. Furthermore, these circuits are the largest that have ever been designed by means of evolutionary algorithms. This work also investigates suitable parameters of the evolutionary algorithm for this problem and explores the limits in the complexity of evolved circuits.
C1 [Pecenka, Tomas] ON Semicond Inc, Roznov Radhostem 75661, Czech Republic.
   [Sekanina, Lukas; Kotasek, Zdenek] Brno Univ Technol, Fac Informat Technol, Brno 61266, Czech Republic.
C3 Brno University of Technology
RP Pecenka, T (corresponding author), ON Semicond Inc, Bozeny Nemcove 1720, Roznov Radhostem 75661, Czech Republic.
EM tomas.pecenka@onsemi.com; sekanina@fit.vutbr.cz; kotasek@fit.vutbr.cz
RI Kotasek, Zdenek/A-4800-2016; Sekanina, Lukas/E-8394-2014
OI Sekanina, Lukas/0000-0002-2693-9011
CR [Anonymous], 1998, DISTINGUISHED DISSER
   Bhatia S., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P272, DOI 10.1109/EDTC.1994.326865
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   BRGLEZ F, 1985, P IEEE INT S CIRC SY, P695
   CHEN CH, 1991, P 1991 IEEE INT C CO, P463
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Corno F, 2002, IEEE C EVOL COMPUTAT, P1486
   Corno F., 2000, Proceedings 18th IEEE VLSI Test Symposium, P411, DOI 10.1109/VTEST.2000.843872
   Darnauer J., 1996, Field-Programmable Gate Arrays, P66
   Fernandes JM, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P176, DOI 10.1109/DATE.2004.1268845
   Flottes ML, 1997, EUR CONF DESIG AUTOM, P158, DOI 10.1109/EDTC.1997.582352
   Garvie M., 2003, P 5 NASA DOD WORKSH, P177
   GLOSTER C, 1993, ACM SIGDA BENCHMARKS, P89
   Harlow JE, 2000, IEEE DES TEST COMPUT, V17, P15, DOI 10.1109/54.867889
   Hellebrand S., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P580, DOI 10.1109/EDTC.1994.326815
   HIGUCHI T, 1993, COM ADAP SY, P417
   Hutton MD, 2002, IEEE T COMPUT AID D, V21, P928, DOI 10.1109/TCAD.2002.800456
   Iwama K, 1997, EUR CONF DESIG AUTOM, P90, DOI 10.1109/EDTC.1997.582338
   Kundarewich PD, 2004, IEEE T COMPUT AID D, V23, P869, DOI 10.1109/TCAD.2004.828132
   LOHN JD, 2003, P 5 INT C EV SYST BI, P47
   Marinissen EJ, 2002, INT TEST CONF P, P519, DOI 10.1109/TEST.2002.1041802
   MAZUMDER P, 1998, GENETIC ALGORITHMS V
   Miller J.F., 2000, GENETIC PROGRAMMING, V1, P8, DOI DOI 10.1023/A:1010016313373
   Miller JF, 1998, LECT NOTES COMPUT SC, V1478, P25, DOI 10.1007/BFb0057604
   Pecenka T, 2005, 2005 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE (EH-2005), PROCEEDINGS, P51, DOI 10.1109/EH.2005.10
   PECENKA T, 2006, P 9 EUROMICRO C DIG, P504
   PECENKA T, 2006, FITTEST BENCH06 BENC
   Pecenka T, 2006, IEEE INT SYMP DESIGN, P285
   Pistorius J., 1999, Proceedings. 1999 International Symposium on Physical Design, P67, DOI 10.1145/299996.300026
   Sekanina L, 2003, 2003 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, P135
   Sekanina L., 2004, NAT COMP SER
   STRNADEL J, 2004, THESIS BRNO U TECHNO
   Stroobandt D, 2000, IEEE T COMPUT AID D, V19, P1011, DOI 10.1109/43.863641
   VERPLAETSE P, 2002, P INT C VLSI LAS VEG, P31
   Zhang KN, 2005, LECT NOTES COMPUT SC, V3637, P12, DOI 10.1007/11549703_2
   1999, URLITC99
NR 36
TC 11
Z9 11
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 54
DI 10.1145/1367045.1367063
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900018
DA 2024-07-18
ER

PT J
AU Moscola, J
   Lockwood, JW
   Cho, YH
AF Moscola, James
   Lockwood, John W.
   Cho, Young H.
TI Reconfigurable content-based router using hardware-accelerated language
   parser
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; languages; performance
AB This article presents a dense logic design for matching multiple regular expressions with a field programmable gate array ( FPGA) at 10+ Gbps. It leverages on the design techniques that enforce the shortest critical path on most FPGA architectures while optimizing the circuit size. The architecture is capable of supporting a maximum throughput of 12.90 Gbps on a Xilinx Virtex 4 LX200 and its performance is linearly scalable with size. Additionally, this article presents techniques for parsing data streams to provide semantic information for patterns found within a data stream. We illustrate how a content-based router can be implemented with our parsing techniques using an XML parser as an example. The content-based router presented was designed, implemented, and tested in a Xilinx Virtex XCV2000E FPGA on the FPX platform. It is capable of processing 32- bits of data per clock cycle and runs at 100 MHz. This allows the system to process and route XML messages at 3.2 Gbps.
C1 [Moscola, James; Lockwood, John W.] Washington Univ, St Louis, MO 63130 USA.
C3 Washington University (WUSTL)
RP Moscola, J (corresponding author), Washington Univ, St Louis, MO 63130 USA.
EM jmm5@arl.wustl.edu
RI Kim, Beomjoon/A-6043-2010
OI Kim, Beomjoon/0000-0001-9565-299X; Cho, Young/0000-0002-0184-8797
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], 1998, Modern Compiler Implementation in C
   Baker Z.K., 2006, P INT C FIELD PROGR
   BAKER ZK, 2004, IEEE S FIELD PROGR C
   BISPO J, 2006, P INT C FIELD PROGR
   Carver D., 2002, P IEEE S FIELD PROGR
   Cho YH, 2002, LECT NOTES COMPUT SC, V2438, P452
   CHO YH, 2005, P ADV NETW COMM HARD
   Clark CR, 2003, LECT NOTES COMPUT SC, V2778, P956
   CRISTIANRAUL C, 2001, 01373 EPFL SWISS FED
   KOULOURIS A, 1998, P INT C PAR DISTR SY
   MOSCOLA J, 2006, P HOT INT 14 HOTI ST
   MOSCOLA J, 2006, UNPUB IEEE S FIELD P
   Moscola J., 2003, P IEEE S FIELD PROGR
   MOSCOLA J, 2006, P INT PAR DISTR PROC
   ROESCH M, 1999, P USENIX LISA 1999 C
   Sidhu R., 2001, P IEEE S FIELD PROGR
   SOURDIS I, 2003, P 13 C FIELD PROGR L
   [No title captured]
NR 19
TC 7
Z9 7
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 28
DI 10.1145/1344418.1344424
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500006
DA 2024-07-18
ER

PT J
AU Zamora, NH
   Hu, X
   Ogras, UY
   Marculescu, R
AF Zamora, Nicholas H.
   Hu, Xiaoping
   Ogras, Umit Y.
   Marculescu, Raidu
TI Enabling multimedia using resource-constrained video processing
   techniques: A node-centric perspective
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; experimentation; measurement; performance;
   Region-of-interest (ROI); data partitioning; real-time video processing;
   lossy and lossless video processing
AB Successful proliferation of multimedia-enabled devices and advances in very large-scale integration (VLSI) technology has spawned new research efforts in migrating video processing applications onto ever smaller and more inexpensive devices. This article focuses on the technical challenges associated with that migration.
   Due to limitations in size, battery lifetime, and, ultimately, cost, mapping complex video applications onto resource-constrained systems is a very challenging proposition. To this end, we first consider a technique, region-of-interest (ROI) processing, of defining a window within a video frame and only operating on the data inside that window, ignoring the rest of the frame. By using this lossy technique, the processing requirements can be reduced by roughly 80% while the error introduced in the quality of the results is roughly 10%. The other technique is adaptive data partitioning (ADP) combined with a content-based power management algorithm. By distributing video processing among multiple processors and shutting them down when they are not needed, the energy consumed per processor can be reduced by 60% without sacrificing the performance of the underlying video-based application.
   Taken together, these novel techniques enable ambient multimedia systems and maintain the needed overall efficiency in video processing.
C1 [Zamora, Nicholas H.; Hu, Xiaoping; Ogras, Umit Y.; Marculescu, Raidu] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Zamora, NH (corresponding author), Carnegie Mellon Univ, Dept Elect & Comp Engn, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM nhz@ece.cmu.edu; uogras@ece.cmu.edu; radum@ece.cmu.edu
RI Marculescu, Radu/AAR-5320-2021; Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; Marculescu, Radu/0000-0003-1826-7646
CR Aarts E, 2004, IEEE MULTIMEDIA, V11, P12, DOI 10.1109/MMUL.2004.1261101
   ALTILAR D, 2001, P INT C DOM DEC METH
   *ATM, 2007, AT91 ARM BAS MICR
   BRADLEY A, 2002, JPEG 2000 REG INT CO
   CAVALLARO A, 2002, P ACM INT C MULT
   Chen K, 1998, IEEE J SOLID-ST CIRC, V33, P1586, DOI 10.1109/4.720410
   Ellis T, 2005, AMBIENT INTELLIGENCE: NOVEL PARADIGM, P107, DOI 10.1007/0-387-22991-4_6
   FERSCHA A, 2002, P 4 AUSTR HUNG WORKS
   HAMAMOTO T, 2002, P IEEE INT C IM PROC
   HARIHARAKRISHNA.K, 2003, P IEEE INT C MULT EX
   HU X, 2004, P IEEE INT C MULT EX
   HUANG Y, 2002, P IEEE INT C MULT EX
   LEE C, 1994, STATIC SCHEDULING OP
   *OMN, 2007, OV7141 CMOS VGA
   RABAEY J, 2003, DIGITAL INTEGRATED C, P213
   RAZEEB K, 2003, P 2 EUR UN S AMB INT, P213
   Senior A, 2005, AMBIENT INTELLIGENCE: NOVEL PARADIGM, P89, DOI 10.1007/0-387-22991-4_5
   Sezan M.I., 1993, MOTION ANAL IMAGE SE
   SUN X, 2001, P ACM INT C MULT
   *TEX INSTR, 2007, TMS320VC5510 TEX INS
   Wolf W, 2002, COMPUTER, V35, P48, DOI 10.1109/MC.2002.1033027
   ZAMORA NH, 2004, P IEEE INT C MULT EX
NR 22
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 18
DI 10.1145/1297666.1297684
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500017
DA 2024-07-18
ER

PT J
AU Wang, C
   Yang, ZJ
   Ivancic, F
   Gupta, A
AF Wang, Chao
   Yang, Zijiang
   Ivancic, Franjo
   Gupta, Aarti
TI Disjunctive image computation for software verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE verification; algorithms; model checking; reachability analysis; image
   computation; binary decision diagram; formal verification
ID MODEL-CHECKING
AB Existing BDD-based symbolic algorithms designed for hardware designs do not perform well on software programs. We propose novel techniques based on unique characteristics of software programs. Our algorithm divides an image computation step into a disjunctive set of easier ones that can be performed in isolation. We use hypergraph partitioning to minimize the number of live variables in each disjunctive component, and variable scopes to simplify transition relations and reachable state subsets. Our experiments on nontrivial C programs show that BDD-based symbolic algorithms can directly handle software models with a much larger number of state variables than for hardware designs.
C1 NEC Labs Amer, Princeton, NJ 08540 USA.
   Western Michigan Univ, Dept Comp Sci, Kalamazoo, MI 49008 USA.
C3 NEC Corporation; Western Michigan University
RP Wang, C (corresponding author), NEC Labs Amer, 4 Independence Way,Suite 200, Princeton, NJ 08540 USA.
EM zijiang.yang@wmich.edu
OI Gupta, Aarti/0000-0001-6676-9400
CR AHO A, 1986, COMPILERS PRINCEPLES
   ALUR R, 1993, INFORM COMPUT, V104, P2, DOI 10.1006/inco.1993.1024
   [Anonymous], LNCS
   [Anonymous], LNCS
   Ball T, 2000, LECT NOTES COMPUT SC, V1885, P113
   BALL T, 2001, P PROGR LANG DES IMP
   BARNER S, 2003, LECT NOTES COMPUTER, V2860
   Bouajjani A, 1997, LECT NOTES COMPUT SC, V1243, P135
   BROWNE M, 1999, INFORM COMPUT, V81, P13
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Burch J.R., 1990, P 5 ANN IEEE S LOGIC, P1
   BURCH JR, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P403, DOI 10.1145/127601.127702
   Cabodi G, 1997, DES AUT CON, P728, DOI 10.1145/266021.266355
   Chauhan P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P293, DOI 10.1109/ICCAD.2001.968636
   Cho H, 1996, IEEE T COMPUT AID D, V15, P1451, DOI 10.1109/43.552079
   Clarke E, 2004, LECT NOTES COMPUT SC, V2988, P168, DOI 10.1007/978-3-540-24730-2_15
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Clarke Edmund M., 2001, Model Checking
   Clarke EM, 1999, MODEL CHECKING, P1
   Cook B, 2005, LECT NOTES COMPUT SC, V3639, P75
   Corbett J. C., 2000, Proceedings of the 2000 International Conference on Software Engineering. ICSE 2000 the New Millennium, P439, DOI 10.1109/ICSE.2000.870434
   COUDERT O, 1990, LECT NOTES COMPUT SC, V407, P365
   Edwards S. A., 2001, P 4 INT C ASIC ASICO
   Graf S, 1997, LECT NOTES COMPUT SC, V1254, P72
   Hind M, 2001, SCI COMPUT PROGRAM, V39, P31, DOI 10.1016/S0167-6423(00)00014-9
   HOLZMANN G, 1994, P 7 WG6 1 INT C FORM, V6, P197
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Ivancic F, 2005, LECT NOTES COMPUT SC, V3576, P301
   IVANCIC F, 2004, 1 INT S LEV APPL FOR
   Jin HS, 2002, LECT NOTES COMPUT SC, V2280, P312
   Jin HS, 2002, LECT NOTES COMPUT SC, V2280, P445
   KARYPIS G, 1998, 98019 U MINN DEP COM
   Kupferman O, 2001, FORM METHOD SYST DES, V19, P291, DOI 10.1023/A:1011254632723
   McMillan K.L., 1994, Symbolic Model Checking
   Moon IH, 2000, LECT NOTES COMPUT SC, V1954, P73
   Narayan A, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P388, DOI 10.1109/ICCAD.1997.643565
   QUIELLE JP, 1981, P 5 ANN S PROGR
   RANJAN R, 1995, EFFICIENT BDD ALGORI
   RUGINA R, 2000, P ACM SIGPLAN 00 C P, P182
   Sagiv M, 1996, THEOR COMPUT SCI, V167, P131, DOI 10.1016/0304-3975(96)00072-2
   Séméria L, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P340, DOI 10.1109/ICCAD.1998.742894
   Visser W., 2000, P 15 IEEE INT C AUT
   Wang C, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P334
   Wang Chao, 2006, P DES AUT TEST EUR C
   Wolper P., 1993, Computer Aided Verification. 5th International Conference, CAV '93 Proceedings, P59
   ZAKS A, 2006, 4 INT WORKSH SOFTW V
NR 46
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 10
DI 10.1145/1230800.1230802
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300002
DA 2024-07-18
ER

PT J
AU Sham, CW
   Young, EFY
AF Sham, Chiu-Wing
   Young, Evangeline F. Y.
TI Area reduction by deadspace utilization on interconnect optimized
   floorplan
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE performance; floorplanning; area reduction
ID BLOCK
AB Interconnect optimization has become the major concern in floorplanning. Many approaches would use simulated annealing (SA) with a cost function composed of a weighted sum of area, wirelength, and interconnect cost. These approaches can reduce the interconnect cost efficiently but the area penalty of the interconnect optimized floorplan is usually quite large. In this article, we propose an approach called deadspace utilization (DSU) to reclaim the unused area of an interconnect optimized floorplan by linear programming. Since modules are not necessarily rectangular in shape in floorplanning, some deadspace can be redistributed to the modules to increase the area occupied by each module. If the area of each module can be expanded by the same ratio, the whole floorplan can be compacted by that ratio to give a smaller floorplan. However, we will limit the compaction ratio to prevent overcongestion. Experiments show that we can apply this deadspace utilization technique to reduce the area and total wirelength of an interconnect optimized floorplan further while the routability can be maintained at the same time.
C1 Hong Kong Polytech Univ, Dept Elect & Informat Engn, Hong Kong, Hong Kong, Peoples R China.
   CUNY, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 Hong Kong Polytechnic University
RP Sham, CW (corresponding author), Hong Kong Polytech Univ, Dept Elect & Informat Engn, C-W SHAM,DE625, Hong Kong, Hong Kong, Peoples R China.
EM encwsham@eie.polyu.edu.hk; fyyoung@cse.cuhk.edu.hk
RI Sham, Chiu-Wing/C-3819-2014
OI Sham, Chiu-Wing/0000-0001-7007-6746
CR CHANG CC, 2000, P SRC TECH C
   CHEN HM, 1999, P IEEE INT C COMP AI, P354
   Kang MZW, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P259, DOI 10.1109/ICCAD.1998.742882
   Kastner R, 2002, IEEE T COMPUT AID D, V21, P777, DOI 10.1109/TCAD.2002.1013891
   LAI STW, 2003, P DES AUT TEST EUR C
   Lou J., 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P112, DOI 10.1145/369691.369749
   Ma YC, 2003, DES AUT CON, P806, DOI 10.1109/DAC.2003.1219129
   Mehta DP, 2000, ACM T DES AUTOMAT EL, V5, P82, DOI 10.1145/329458.329470
   Sham CW, 2003, IEEE T COMPUT AID D, V22, P470, DOI 10.1109/TCAD.2003.809649
   SHAM CW, 2004, P IEEE INT MIDW S CI, pI445
   Wang M., 2000, P ASP ACM IEEE DES A, P185
   Wang MG, 2000, IEEE T COMPUT AID D, V19, P1140, DOI 10.1109/43.875296
   Xu J, 1999, IEEE T COMPUT AID D, V18, P484, DOI 10.1109/43.752931
   Yang CQ, 2004, 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, P433
   YOUNG EFY, 2000, P INT S PHYS DES, P174
NR 15
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 3
DI 10.1145/1217088.1217091
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 138AY
UT WOS:000244336100003
DA 2024-07-18
ER

PT J
AU Cheatham, JA
   Emmert, JM
   Baumgart, S
AF Cheatham, Jason A.
   Emmert, John M.
   Baumgart, Stan
TI A survey of fault tolerant methodologies for FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE reliability; measurement; performance; FPGA; self test; fault tolerance
ID RECONFIGURATION; ARRAYS
AB A wide range of fault tolerance methods for FPGAs have been proposed. Approaches range from simple architectural redundancy to fully on-line adaptive implementations. The applications of these methods also differ; some are used only for manufacturing yield enhancement, while others can be used in-system. This survey attempts to provide an overview of the current state of the art for fault tolerance in FPGAs. It is assumed that faults have been previously detected and diagnosed; the methods presented are targeted towards tolerating the faults. A detailed description of each method is presented. Where applicable, the methods are compared using common metrics. Results are summarized to present a succinct, comprehensive comparison of the different approaches.
C1 Wright State Univ, Dept Elect Engn, Dayton, OH 45435 USA.
   Univ N Carolina, Charlotte, NC 28223 USA.
C3 University System of Ohio; Wright State University Dayton; University of
   North Carolina; University of North Carolina Charlotte
RP Cheatham, JA (corresponding author), USAF, Res Lab, Sensors Directorate, Wright Patterson AFB, OH 45433 USA.
EM Jason.cheatham@wpafb.af.mil; marty.emmert@wright.edu; srbaum73@yahoo.com
CR [Anonymous], P IEEE INT C COMP AI
   [Anonymous], P IEEE CUST INT CIRC
   [Anonymous], P INT C VLSI DES
   CODENOTTI B, 1991, IEEE T COMPUT, V40, P118, DOI 10.1109/12.67329
   Doumar A, 2000, IEICE T INF SYST, VE83D, P1104
   Durand S., 1994, PROC INT WORKSHOP FI, P1
   DUTT S, 1999, P ACM IEEE INT C COM
   Emmert J, 2001, INT SYM DEFEC FAU TO, P445
   EMMERT J, 1997, P INT C FIELD PROGR, P141
   Emmert JM, 1998, P IEEE INT ASIC C&E, P217, DOI 10.1109/ASIC.1998.722907
   FUSSELL D, 1982, P S COMPUT ARCHITECT, P190
   GREENE JW, 1984, J ACM, V31, P694, DOI 10.1145/1634.2377
   Hanchek F, 1996, PR IEEE COMP DESIGN, P326, DOI 10.1109/ICCD.1996.563574
   Hanchek F, 1998, IEEE T COMPUT, V47, P15, DOI 10.1109/12.656073
   Howard N. J., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P115, DOI 10.1109/92.273147
   Kells J. A., 1994, P ACM INT WORKSH FIE, P1
   KUO SY, 1988, P 25 ACM IEEE DES AU, P609
   Lach J., 1998, P ACMSIGDA 6 INT S F, P105
   LACH J, 1999, P INT S DEF FAULT TO, P385
   LAKAMRAJU V, 2000, P ACM INT WORKSH FIE
   Lawler EL, 2001, COMBINATORIAL OPTIMI
   Mahapatra NR, 1999, DIG PAP INT SYMP FAU, P122, DOI 10.1109/FTCS.1999.781042
   MANNING FB, 1977, IEEE T COMPUT, V26, P536, DOI 10.1109/TC.1977.1674879
   NARASIMHAN J, 1994, IEEE T COMPUT AID D, V13, P976, DOI 10.1109/43.298034
   Shnidman NR, 1998, IEEE T VLSI SYST, V6, P656, DOI 10.1109/92.736139
   Singh AK, 2002, 2002 4TH INTERNATIONAL WORKSHOP ON MOBILE AND WIRELESS COMMUNICATION NETWORK, P239, DOI 10.1109/MWCN.2002.1045729
   SWARTZ JS, 1998, P ACM SIGDA INT S FI, P140
   Tessier R., 1998, PROC 5 CAN WORKSHOP, V6, P1
NR 28
TC 64
Z9 79
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 501
EP 533
DI 10.1145/1142155.1142167
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100012
DA 2024-07-18
ER

PT J
AU Mohanty, SP
   Ranganathan, N
   Chappidi, SK
AF Mohanty, SP
   Ranganathan, N
   Chappidi, SK
TI ILP models for simultaneous energy and transient power minimization
   during behavioral synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; design; reliability
ID TELESCOPIC UNITS; CLOCKING; SCHEME
AB In low-power design for battery-driven portable applications, the reduction of peak power, peak power differential, cycle difference power, average power and energy are equally important. These are different forms of dynamic power dissipation of a CMOS circuit, which is predominant compared to static power dissipation for higher switching activity. The peak power, the cycle difference power, and the peak power differential drive the transient characteristic of a CMOS circuit. In this article, we propose an ILP-based framework for the reduction of energy and transient power through datapath scheduling during behavioral synthesis. A new metric called "modified cycle power function" (CPF*) is defined that captures the above power characteristics and facilitates integer linear programming formulations. The ILP-based datapath scheduling schemes with CPF* as objective function are developed assuming three modes of datapath operation, such as, single supply voltage and single frequency (SVSF), multiple supply voltages and dynamic frequency clocking (MVDFC), and multiple supply voltages and multicycling (MVMC). We conducted experiments on selected high-level synthesis benchmark circuits for various resource constraints and estimated power, energy and energy delay product for each of them. Experimental results show that significant reductions in power, energy and energy delay product can be obtained.
C1 Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
   Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA.
C3 University of North Texas System; University of North Texas Denton;
   State University System of Florida; University of South Florida
RP Univ N Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA.
EM smohanty@cs.unt.edu; ranganat@csee.usf.edu
OI Mohanty, Saraju/0000-0003-2959-6541
CR Benini L, 1998, IEEE T COMPUT AID D, V17, P220, DOI 10.1109/43.700720
   Benini L, 1999, IEEE T COMPUT, V48, P769, DOI 10.1109/12.795120
   Brynjolfson I, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P139, DOI 10.1109/CICC.2000.852635
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   Chang JM, 1997, IEEE T VLSI SYST, V5, P436, DOI 10.1109/92.645070
   Fourer R., 2003, AMPL-A Modeling Language for Mathematical Programming
   Hsu C.H., 2000, P WORKSHOP POWER AWA, P65
   Johnson M. C., 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P227, DOI 10.1145/264995.264997
   Kim JM, 1996, ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, P253, DOI 10.1109/ISCAS.1996.541950
   LANDMAN PE, 1995, IEEE T VLSI SYST, V3, P173, DOI 10.1109/92.386219
   Manzak A, 2002, IEEE T VLSI SYST, V10, P6, DOI 10.1109/92.988725
   McCarl B.A., 1997, Applied Mathematical Programming Using Algebraic Systems
   Mohanty SP, 2003, IEEE COMP SOC ANN, P121, DOI 10.1109/ISVLSI.2003.1183362
   Mohanty SP, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P539, DOI 10.1109/ICVD.2003.1183190
   Mohanty SP, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P446, DOI 10.1109/ICVD.2003.1183175
   Mohanty SP, 2002, IEEE COMP SOC ANN, P65, DOI 10.1109/ISVLSI.2002.1016876
   PANIK MJ, 1996, LINEAR PROGRAMMING M
   Papachristou CA, 1999, IEEE T VLSI SYST, V7, P266, DOI 10.1109/92.766754
   Park S, 2001, IEEE T COMPUT AID D, V20, P199, DOI 10.1109/43.908436
   Pouwelse J, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P28, DOI 10.1109/LPE.2001.945367
   Raghunathan A, 1997, IEEE T COMPUT AID D, V16, P1260, DOI 10.1109/43.663817
   Raghunathan V, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P545, DOI 10.1109/ICCAD.2001.968703
   Ramprasad S, 1997, IEEE T COMPUT AID D, V16, P718, DOI 10.1109/43.644033
   Ranganathan N, 1996, PR IEEE COMP DESIGN, P137, DOI 10.1109/ICCD.1996.563547
   Ranganathan N, 1998, IEEE T CIRC SYST VID, V8, P435, DOI 10.1109/76.709410
   SanMartin R, 1996, IEEE DES TEST COMPUT, V13, P58, DOI 10.1109/54.500201
   Satyanarayana JH, 2000, IEEE T VLSI SYST, V8, P148, DOI 10.1109/92.831435
   Shiue WT, 2000, IEEE T CIRCUITS-II, V47, P536, DOI 10.1109/82.847069
   Shiue WT, 2000, PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P312, DOI 10.1109/MWSCAS.2000.951649
   Shiue WT, 2000, IEEE INT CONF ASAP, P103, DOI 10.1109/ASAP.2000.862382
   Shiue WT, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III, P279, DOI 10.1109/ISCAS.2000.856051
   SINGH D, 1995, P IEEE, V83, P570, DOI 10.1109/5.371967
   Wong W., 1996, Principles of color design
NR 33
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 186
EP 212
DI 10.1145/1124713.1124725
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100011
DA 2024-07-18
ER

PT J
AU Banerjee, A
   Dasgupta, P
AF Banerjee, A
   Dasgupta, P
TI The open family of temporal logics: Annotating temporal operators with
   input constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE verification
AB Assume-guarantee style verification of modules relies on the appropriate modeling of the interaction of the module with its environment. Popular temporal logics such as Computation Tree Logic (CTL) and Linear Temporal Logic (LTL) that were originally defined for closed systems (Kripke structures) do not make any syntactic discrimination between input and output variables. As a result, these logics and their recent derivatives (such as System Verilog, Sugar, Forspec, etc) permit the specification of properties that have some semantic problems when interpreted over open systems or modules. These semantic problems are quite common in practice, but are computationally hard to detect within a given specification. In this article, we propose a new style for writing temporal specifications of open systems that helps the designer to avoid most of these problems. In the proposed style, the basic temporal operators (such as next and until) are annotated with assume constraints over the input variables. We formalize this style through an extension of LTL, namely Open-LTL and an extension of CTL with fairness, called Open-CTL. We show that this simple syntactic separation between the assume and the guarantee achieves the desired results. We show that the proposed style can be integrated with traditional symbolic model-checking techniques and present a complete tool for the verification of Verilog RTL modules in isolation.
C1 Indian Inst Technol, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Banerjee, A (corresponding author), Indian Inst Technol, Kharagpur 721302, W Bengal, India.
EM pallab@cse.iitkgp.ernet.in
CR ABADI M, 1995, ACM T PROGR LANG SYS, V17, P507, DOI 10.1145/203095.201069
   Amla M, 1999, LECT NOTES COMPUT SC, V1703, P67
   AMLA N, 2001, LNCS, V2031, P465
   AMLA N, 2001, P INT C COMP AID VER, P387
   AMLA N, 2003, P INT C CONC THEOR C, P423
   AMLA N, 2002, P INT C FORM TECHN N, P226
   [Anonymous], LNCS
   [Anonymous], 2000, P 7 SAS
   [Anonymous], LNCS
   [Anonymous], 1989, C RECORD 16 ANN ACM, DOI DOI 10.1145/75277.75293
   Armoni R, 2002, LECT NOTES COMPUT SC, V2280, P296
   Banerjee A, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P103, DOI 10.1109/ICVD.2004.1260911
   Chakrabarti A, 2002, DES AUT CON, P141, DOI 10.1109/DAC.2002.1012609
   Clarke Edmund M., 2001, Model Checking
   CLARKE EM, 1986, ACM T PROGR LANG SYS, V8, P244, DOI 10.1145/5397.5399
   Dasgupta P, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P735, DOI 10.1109/ASPDAC.2002.995021
   Emerson E.A., 1985, PROC 12 ACM S PRINCI, P84
   EMERSON EA, 1990, 1 ANN WORKSH COMP AI, P136
   EMERSON EA, 1999, LOGIC COMPUTER SCI, P336
   EMERSON EA, 1997, P 7 INT JOINT C THEO, P189
   GRUMBERG O, 1994, ACM T PROGR LANG SYS, V16, P843, DOI 10.1145/177492.177725
   Henriksen JG, 1999, ANN PURE APPL LOGIC, V96, P187, DOI 10.1016/S0168-0072(98)00039-6
   Jones C. B., 1983, Information Processing 83. Proceedings of the IFIP 9th World Computer Congress, P321
   JOSKO B, 1999, LECT NOTES COMPUTER, V430, P386
   JOSKO B, 1987, LECT NOTES COMPUTER, V398, P165
   Kurshan R.P., 1994, COMPUTER AIDED VERIF
   McMillan KL, 1999, LECT NOTES COMPUT SC, V1703, P342
   MISRA J, 1981, IEEE T SOFTWARE ENG, V7, P417, DOI 10.1109/TSE.1981.230844
   Namjosi K., 2000, Proc. Int. Conf. on Computer Aided Verification, V1855, P139, DOI [10.1007/10722167, DOI 10.1007/10722167]
   PANDYA PK, 1991, DISTRIB COMPUT, V5, P37, DOI 10.1007/BF02311231
   PNUELI A, 1984, LOGICS MODELS CONCUR, P123
   Pnueli Amir., 1977, P 18 ANN S FDN COMPU, P46, DOI DOI 10.1109/SFCS.1977.32
   ROEVER WP, 1997, LECT NOTES COMPUTER, V1536, P1
   SCHLOR RC, 2000, THESIS U OLDENBURG
   Somenzi F., 1998, CUDD CU DECISION DIA
   STARK EW, 1985, P C FDN SOFTW TECHN, P369
   VARDI M, 1997, P INT C FDN SOFTW TE, P250
NR 37
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2005
VL 10
IS 3
BP 492
EP 522
DI 10.1145/1080334.1080337
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 960AL
UT WOS:000231562500003
DA 2024-07-18
ER

PT J
AU Paul, JM
   Thomas, DE
   Cassidy, AS
AF Paul, JM
   Thomas, DE
   Cassidy, AS
TI High-level modeling and simulation of single-chip programmable
   heterogeneous multiprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE computer-aided design; performance modeling; system modeling;
   schedulers; heterogeneous multiprocessors
AB Heterogeneous multiprocessing is the future of chip design with the potential for tens to hundreds of programmable elements on single chips within the next several years. These chips will have heterogeneous, programmable hardware elements that lead to different execution times for the same software executing on different resources as well as a mix of desktop-style and embedded-style software. They will also have a layer of programming across multiple programmable elements forming the basis of a new kind of programmable system which we refer to as a Programmable Heterogeneous Multiprocessor (PHM). Current modeling approaches use instruction set simulation for performance modeling, but this will become far too prohibitive in terms of simulation time for these larger designs. The fundamental question is what the next higher level of design will be. The high-level modeling, simulation and design required for these programmable systems poses unique challenges, representing a break from traditional hardware design. Programmable systems, including layered concurrent software executing via schedulers on concurrent hardware, are not characterizable with traditional component-based hierarchical composition approaches, including discrete event simulation. We describe the foundations of our layered approach to modeling and performance simulation of PHMs, showing an example design space of a network processor explored using our simulation approach.
C1 Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
EM dpaul@ece.cmu.edu; thomas@ece.cmu.edu; acassidy@ece.cmu.edu
CR Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bergamaschi RA, 2001, IEEE DES TEST COMPUT, V18, P32, DOI 10.1109/54.953270
   Bobrek A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1144, DOI 10.1109/DATE.2004.1269046
   Cassidy AS, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P954
   Cesário WO, 2001, IEEE DES TEST COMPUT, V18, P8, DOI 10.1109/54.953268
   CORNEA R, 2003, P INT PAR DISTR PROC, P208
   DIJKSTRA EW, 1968, COMMUN ACM, V11, P341, DOI 10.1145/363095.363143
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Gharsalli F, 2002, DES AUT CON, P596, DOI 10.1109/DAC.2002.1012695
   Glass RL, 1998, IEEE SOFTWARE, V15, P57, DOI 10.1109/52.663785
   Grattan B, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P1, DOI 10.1109/CODES.2002.1003592
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   *INT CORP, 2001, INT IXA SOFTW DEV KI
   *INT CORP, 2001, IXP 1200 NETW PROC D
   Karim F, 2004, IEEE MICRO, V24, P56, DOI 10.1109/MM.2004.1
   KEUTZER K, 2000, IEEE T COMPUT AID D, V19, P12
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Paul JM, 2003, DES AUT CON, P408
   Paul JM, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P522, DOI 10.1109/DATE.2002.998350
   Paul JM, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P19, DOI 10.1109/CODES.2002.1003595
   Richter K, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P506, DOI 10.1109/DATE.2002.998348
   SEITZ CL, 1980, INTRO VLSI SYSTEMS, pCH7
   SITARAMAN M, 2001, P 2001 S SOFTW REUS, V26, P3
   Skillicorn DB, 1998, ACM COMPUT SURV, V30, P123, DOI 10.1145/280277.280278
   Waldvogel M., 1997, Computer Communication Review, V27, P25, DOI 10.1145/263109.263136
   Wolf W, 2003, COMPUTER, V36, P93, DOI 10.1109/MC.2003.1185227
   Zeigler BP., 2000, Theory of Modeling and Simulation
NR 27
TC 16
Z9 21
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2005
VL 10
IS 3
BP 431
EP 461
DI 10.1145/1080334.1080335
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 960AL
UT WOS:000231562500001
DA 2024-07-18
ER

PT J
AU He, X
   Wang, Y
   Fu, ZY
   Wang, YP
   Guo, Y
AF He, Xu
   Wang, Yao
   Fu, Zhiyong
   Wang, Yipei
   Guo, Yang
TI A General Layout Pattern Clustering Using Geometric Matching-based Clip
   Relocation and Lower-bound Aided Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design for manufacturability; lithography hotspot; clip pattern
   clustering; clip relocation; cluster number minimization
ID HOTSPOT DETECTION
AB With the continuous shrinking of feature size, detection of lithography hotspots has been raised as one of the major concerns in Design-for-Manufacturability (DFM) of semiconductor processing. Hotspot detection, along with other DFM measures, trades off turnaround time for the yield of IC manufacturing, and thus a simplified but wide-ranging pattern definition is a key to the problem. Layout pattern clustering methods, which group geometrically similar layout clips into clusters, have been vastly proposed to identify layout patterns efficiently. To minimize the clustering number for subsequent DFM processing, in this article, we propose a geometric-matching-based clip relocation technique to increase the opportunity of pattern clustering. Particularly, we formulate the lower bound of the clustering number as a maximum-clique problem, and we have also proved that the clustering problem can be solved by the result of the maximum-clique very efficiently. Compared with the experimental results of the state-of-the-art approaches on ICCAD 2016 Contest benchmarks, the proposed method can achieve the optimal solutions for all benchmarks with very competitive runtime. To evaluate the scalability, the ICCAD 2016 Contest benchmarks are extended and evaluated. Moreover, experimental results on the extended benchmarks demonstrate that our method can reduce the cluster number by 16.59% on average, while the runtime is 74.11% faster on large-scale benchmarks compared with previous works.
C1 [He, Xu; Fu, Zhiyong; Wang, Yipei] Hunan Univ, Changsha, Hunan, Peoples R China.
   [Wang, Yao; Guo, Yang] Natl Univ Def Technol, Changsha, Hunan, Peoples R China.
C3 Hunan University; National University of Defense Technology - China
RP He, X (corresponding author), Hunan Univ, Changsha, Hunan, Peoples R China.
EM dawn.hx@gmail.com; wangyaobsz@nudt.edu.cn; zhiyongfu@foxmail.com;
   wangyipei@hnu.edu.cn; guoyang@nudt.edu.cn
OI Wang, Yao/0009-0005-3652-0424; He, Xu/0000-0002-3516-3171
FU National Natural Science Foundation of China [U19A2062]
FX This work is supported by the National Natural Science Foundation of
   China, under grant U19A2062.
CR Chang WC, 2020, IEEE T COMPUT AID D, V39, P1662, DOI 10.1109/TCAD.2019.2917849
   Chang WC, 2017, DES AUT CON, DOI 10.1145/3061639.3062263
   Chen KJ, 2017, DES AUT CON, DOI 10.1145/3061639.3062283
   Duo Ding, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P775, DOI 10.1109/ASPDAC.2011.5722294
   Gao JR, 2014, PROC SPIE, V9053, DOI 10.1117/12.2045888
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gusfield Dan, 1997, Algorithms on Strings, Trees, and Sequences: Computer Science and Computational Biology, DOI DOI 10.1017/CBO9780511574931
   He X, 2020, PR IEEE COMP DESIGN, P304, DOI 10.1109/ICCD50377.2020.00058
   He X, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3372044
   Konc J, 2007, MATCH-COMMUN MATH CO, V58, P569
   Lan GH, 2007, EUR J OPER RES, V176, P1387, DOI 10.1016/j.ejor.2005.09.028
   Leskosky Daniel, Largest Rectangle in Histogram
   Lin SY, 2013, DES AUT CON
   Ma Ning., 2009, Automatic IC Hotspot Classification and Detection Using Pattern-Based Clustering
   Shin M, 2016, J MICRO-NANOLITH MEM, V15, DOI 10.1117/1.JMM.15.4.043507
   Takkala RR, 2019, J ELECTR COMPUT ENG, V2019, DOI 10.1155/2019/9430593
   Tam WC, 2015, IEEE T COMPUT AID D, V34, P1278, DOI 10.1109/TCAD.2015.2406854
   Topaloglu RO, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980073
   Wen WY, 2014, IEEE T COMPUT AID D, V33, P1671, DOI 10.1109/TCAD.2014.2351273
   Woo M, 2017, ICCAD-IEEE ACM INT, P512, DOI 10.1109/ICCAD.2017.8203820
   Wu YS, 2018, INT SYMPOS VLSI DES
   Xu J, 2007, IEEE IC CAD, P839, DOI 10.1109/ICCAD.2007.4397369
   Yang F, 2017, IEEE T COMPUT AID D, V36, P1545, DOI 10.1109/TCAD.2016.2638440
   Yang HY, 2021, IEEE T COMPUT AID D, V40, P1464, DOI 10.1109/TCAD.2020.3015903
   Yang HY, 2019, IEEE T COMPUT AID D, V38, P1175, DOI 10.1109/TCAD.2018.2837078
   Yu YT, 2012, DES AUT CON, P1163
NR 26
TC 0
Z9 0
U1 7
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 90
DI 10.1145/3610293
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600003
DA 2024-07-18
ER

PT J
AU Rawat, B
   Mittal, P
AF Rawat, Bhawna
   Mittal, Poornima
TI A Reconfigurable 7T SRAM Bit Cell for High Speed, Power Saving and Low
   Voltage Application
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reconfigurable cell; low power; high speed; process tolerant; internet
   of things
AB The decreasing operational voltage and scaled technology node for memory designing has widened the gap between two crucial parameters for an SRAM - delay and power. As the demand for internet of things is increasing, the need for round the clock connectivity is increasing. This mandates designing a cell with a capability to switch between low power and high speed operation. Thus, this paper presents the design of dual mode operational 7T cell that can switch between single port and dual port configuration. The proposed reconfigurable cell can operate as single port or dual port cell single ended 7T cell. The reconfigurability in the cell is realized using control signals. The noise stability of the bit cell is obtained to be 333, 333, and 470 mV for read, hold, and write modes, respectively. The robustness of the cell against temperature variation, process variation and voltage variation is also analyzed. The performance variation in each parameter will not have a dramatic impact as it is within manageable limit. Its write time is 0.14 ns, while 5 ps are required for a successful read operation. The dual port configuration of the cell supports pipelining and thus operates faster than its single port configuration.
C1 [Rawat, Bhawna; Mittal, Poornima] Delhi Technol Univ, Main Bawana Rd, New Delhi 110042, Delhi, India.
C3 Delhi Technological University
RP Rawat, B (corresponding author), Delhi Technol Univ, Main Bawana Rd, New Delhi 110042, Delhi, India.
EM bhawnarawat12@gmail.com; poornimamittal@dtu.ac.in
RI Rawat, Bhawna/KBP-9346-2024
OI Rawat, Bhawna/0000-0001-5953-0477
CR Agarwal A, 2005, IEEE J SOLID-ST CIRC, V40, P1804, DOI 10.1109/JSSC.2005.852159
   Ahmad S, 2016, IEEE T VLSI SYST, V24, P2634, DOI 10.1109/TVLSI.2016.2520490
   Baumann R. C., 2004, International Journal of High Speed Computing, V14, P299, DOI 10.1142/S0129156404002363
   Chen GL, 2005, INT SYM CODE GENER, P141, DOI 10.1109/CGO.2005.23
   Chiu YW, 2014, IEEE T CIRCUITS-I, V61, P2578, DOI 10.1109/TCSI.2014.2332267
   Doom TS, 2008, PROC EUR SOLID-STATE, P230, DOI 10.1109/ESSCIRC.2008.4681834
   Dutt D, 2022, ADV ELECTR ELECTRON, V20, P285, DOI 10.15598/aeee.v20i3.4373
   JEPPSON KO, 1993, IEEE T COMPUT AID D, V12, P59, DOI 10.1109/43.184843
   Lin S, 2010, INTEGRATION, V43, P176, DOI 10.1016/j.vlsi.2010.01.003
   Moghaddam M, 2015, IRAN CONF ELECTR ENG, P1357, DOI 10.1109/IranianCEE.2015.7146428
   Nayak D, 2018, MICROELECTRON J, V73, P43, DOI 10.1016/j.mejo.2018.01.008
   Pal S, 2016, IEEE T DEVICE MAT RE, V16, P172, DOI 10.1109/TDMR.2016.2544780
   Rawat B, 2022, P ROY SOC A-MATH PHY, V478, DOI 10.1098/rspa.2021.0745
   Rawat B, 2021, SEMICOND SCI TECH, V36, DOI 10.1088/1361-6641/ac07c8
   Rawat B, 2021, INT J CIRC THEOR APP, V49, P1435, DOI 10.1002/cta.2960
   Sachdeva A., 2021, Journal of Circutis, Systems and Computers, V30, P4
   Sehat S., 2009, Patent No. [TW200901225A, 200901225]
   Shimanek S. E., 2006, Patent No. [US7,023,744B1, 7023744]
   Singh J., 2013, Robust SRAM Design and Analysis
   Surana N, 2019, IEEE T CIRCUITS-II, V66, P1023, DOI 10.1109/TCSII.2018.2869945
   Yang SQ, 2005, IEEE T COMPUT, V54, P714
   Yao Wang, 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), P175, DOI 10.1109/NANOARCH.2011.5941501
NR 22
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 96
DI 10.1145/3616872
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600009
DA 2024-07-18
ER

PT J
AU Sivakumar, S
   Jose, J
AF Sivakumar, S.
   Jose, John
TI Self Adaptive Logical Split Cache Techniques for Delayed Aging of NVM
   LLC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Non volatile memory; wear-leveling; STT-RAM; last-level cache
ID NONVOLATILE CACHE; LIFETIME; ENERGY
AB Due to the technological advancements in the last few decades, several applications have emerged that demand more computing power and on-chip and off-chip memories. However, the scaling of memory technologies is not at par with computing throughput of modern day multi-core processors. Conventional memory technologies such as SRAM and DRAM have technological limitations to meet large on-chip memory requirements owing to their low packaging density and high leakage power. In order to meet the ever-increasing demand for memory, researchers came up with alternative solutions, such as emerging non-volatile memory technologies such as STT-RAM, PCM, and ReRAM. However, these memory technologies have limited write endurance and high write energy. This emphasizes the need for a policy that will reduce the writes or distribute the writes uniformly across the memory thereby enhancing its lifetime by delaying the early wear out of memory cells due to frequent writes. We propose two techniques, Enhanced-Virtually Split Cache (E-ViSC) and Protean-Virtually Split Cache (P-ViSC), which dynamically adjust the cache configuration to distribute the writes uniformly across the memory to enhance the lifetime. Experimental studies show that E-ViSC and P-ViSC improve lifetime of NVM L2 caches by upto 2.31x and 1.97x respectively.
C1 [Sivakumar, S.; Jose, John] Indian Inst Technol Guwahati, North Guwahati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Sivakumar, S (corresponding author), Indian Inst Technol Guwahati, North Guwahati 781039, Assam, India.
EM sivakumar@iitg.ac.in; johnjose@iitg.ac.in
OI Sivakumar, S/0009-0001-3343-4062
CR Agarwal S, 2020, IEEE COMP SOC ANN, P194, DOI 10.1109/ISVLSI49217.2020.00043
   Agarwal S, 2019, IEEE T COMPUT, V68, P1297, DOI 10.1109/TC.2019.2892424
   Agarwal S, 2017, I CONF VLSI DESIGN, P29, DOI 10.1109/VLSID.2017.4
   Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen XC, 2017, IEEE T COMPUT, V66, P786, DOI 10.1109/TC.2016.2625245
   Chi P, 2016, ASIA S PACIF DES AUT, P109, DOI 10.1109/ASPDAC.2016.7427997
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Escuin Carlos, 2022, arXiv
   Farbeh H, 2019, IEEE T CIRCUITS-II, V66, P1237, DOI 10.1109/TCSII.2018.2881175
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Jog A, 2012, DES AUT CON, P243
   Jokar MR, 2016, IEEE T VLSI SYST, V24, P954, DOI 10.1109/TVLSI.2015.2420954
   Mittal Sparsh, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P534, DOI 10.1109/ISVLSI.2014.69
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2014, PR GR LAK SYMP VLSI, P139, DOI 10.1145/2591513.2591525
   Mittal S, 2016, IEEE T VLSI SYST, V24, P103, DOI 10.1109/TVLSI.2015.2389113
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Mittal Sparsh, 2014, P 2 WORKSH INT NVM F
   Qureshi MK, 2011, INT S HIGH PERF COMP, P478, DOI 10.1109/HPCA.2011.5749753
   Sarkar A, 2021, IEEE COMPUT ARCHIT L, V20, DOI 10.1109/LCA.2021.3071717
   Seznec A, 2010, IEEE COMPUT ARCHIT L, V9, P5, DOI 10.1109/L-CA.2010.2
   Sivakumar S., 2023, Emerging Electronic Devices, Circuits and Systems: Select Proceedings of EEDCS Workshop Held in Conjunction with ISDCS 2022. Lecture Notes in Electrical Engineering (1004), P109, DOI 10.1007/978-981-99-0055-8_10
   Sivakumar S., 2021, GREAT LAK S VLSI GLS, P123, DOI [10.1145/3453688.3461488, DOI 10.1145/3453688.3461488]
   Wang J, 2013, INT S HIGH PERF COMP, P234, DOI 10.1109/HPCA.2013.6522322
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
NR 27
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 97
DI 10.1145/3616871
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600010
DA 2024-07-18
ER

PT J
AU Tang, Y
   Zhang, XY
   Zhou, PP
   Hu, JT
AF Tang, Yue
   Zhang, Xinyi
   Zhou, Peipei
   Hu, Jingtong
TI EF-Train: Enable Efficient On-device CNN Training on FPGA through Data
   Reshaping for Online Adaptation or Personalization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE On-device training; edge FPGAs; data reshaping
AB Conventionally, DNN models are trained once in the cloud and deployed in edge devices such as cars, robots, or unmanned aerial vehicles (UAVs) for real-time inference. However, there are many cases that require the models to adapt to new environments, domains, or users. In order to realize such domain adaption or personalization, the models on devices need to be continuously trained on the device. In this work, we design EF-Train, an efficient DNN training accelerator with a unified channel-level parallelism-based convolution kernel that can achieve end-to-end training on resource-limited low-power edge-level FPGAs. It is challenging to implement on-device training on resource-limited FPGAs due to the low efficiency caused by different memory access patterns among forward and backward propagation and weight update. Therefore, we developed a data reshaping approach with intra-tile continuous memory allocation and weight reuse. An analytical model is established to automatically schedule computation and memory resources to achieve high energy efficiency on edge FPGAs. The experimental results show that our design achieves 46.99 GFLOPS and 6.09 GFLOPS/W in terms of throughput and energy efficiency, respectively.
C1 [Tang, Yue; Zhang, Xinyi; Zhou, Peipei; Hu, Jingtong] Univ Pittsburgh, Swanson Sch Engn, Dept Elect & Comp Engn, 1208 Benedum Hall,3700 OHara St, Pittsburgh, PA 15261 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Tang, Y (corresponding author), Univ Pittsburgh, Swanson Sch Engn, Dept Elect & Comp Engn, 1208 Benedum Hall,3700 OHara St, Pittsburgh, PA 15261 USA.
EM yut51@pitt.edu; xinyizhang@pitt.edu; peipei.zhou@pitt.edu; jthu@pitt.edu
RI Zhou, Peipei/ABZ-3578-2022; Tang, Yue/JTU-2820-2023; Zhang,
   Xinyi/ADO-0487-2022
OI Zhou, Peipei/0000-0002-0493-1844; Zhang, Xinyi/0000-0002-9307-1654; Hu,
   Jingtong/0000-0003-4029-4034; Tang, Yue/0000-0002-3253-8003
FU NSF [CNS-2122320]
FX This work is supported by the NSF CNS-2122320 Towards Unsupervised
   Learning on Resource Constrained Edge Devices with Novel Statistical
   Contrastive Learning Scheme.
CR Burger A., 2020, 2020 IEEE INT C PERV, P1
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   Choi SY, 2019, PLATELETS, V30, P631, DOI 10.1080/09537104.2018.1499887
   Fox S, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P1, DOI 10.1109/ICFPT47387.2019.00009
   Granter SR, 2017, ARCH PATHOL LAB MED, V141, P619, DOI 10.5858/arpa.2016-0471-ED
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Guo KY, 2018, IEEE T COMPUT AID D, V37, P35, DOI 10.1109/TCAD.2017.2705069
   Hao C, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317829
   Jiang WW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3358192
   Kang D, 2022, IEEE T COMPUT, V71, P1181, DOI 10.1109/TC.2021.3076987
   Kao SC, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P622, DOI 10.1109/MICRO50266.2020.00058
   Ke He, 2020, FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, DOI 10.1145/3373087.3375389
   Lammie C, 2019, IEEE ACCESS, V7, P51171, DOI 10.1109/ACCESS.2019.2911709
   Li Yuhong, 2020, 2020 57 ACMIEEE DESI, P1
   Liu ZQ, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P207, DOI 10.1109/FPT.2017.8280142
   Lu JM, 2020, IEEE WRK SIG PRO SYS, P94, DOI 10.1109/sips50750.2020.9195234
   Luo C, 2020, J SEMICOND, V41, DOI 10.1088/1674-4926/41/2/022403
   Mendonça F, 2021, ARTIF INTELL MED, V112, DOI 10.1016/j.artmed.2021.102019
   Mengwei Xu, 2018, Proceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies, V2, DOI 10.1145/3287075
   Nakahara H, 2019, I C FIELD PROG LOGIC, P180, DOI 10.1109/FPL.2019.00036
   OpenVINO, OPT GUID
   Putra RVW, 2021, IEEE T VLSI SYST, V29, P702, DOI 10.1109/TVLSI.2021.3060509
   Putra RVW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218672
   rana amrita, 2020, [Journal of Sensor Science and Technology, 센서학회지], V29, P19
   Sanaullah A, 2018, BMC BIOINFORMATICS, V19, DOI 10.1186/s12859-018-2505-7
   Sohrabizadeh A, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P133, DOI 10.1145/3373087.3375321
   Tao YD, 2020, IEEE COMPUT SOC CONF, P1602, DOI 10.1109/CVPRW50498.2020.00208
   Venkataramanaiah SK, 2019, I C FIELD PROG LOGIC, P166, DOI 10.1109/FPL.2019.00034
   Venkatesh S, 2020, I W BIOMETRIC FORENS, DOI 10.1109/iwbf49977.2020.9107970
   Wang TQ, 2020, IEEE T COMPUT, V69, P1143, DOI 10.1109/TC.2020.3000118
   Wei XC, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317875
   Xilinx, ZF PROAI GEN 3 US XI
   Xilinx, PON AI SENS FUS US M
   Xilinx, COR AI
   Yang JF, 2020, IEEE INTERNET THINGS, V7, P6909, DOI 10.1109/JIOT.2020.2976762
   Ying GL, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, CONTROL AND COMMUNICATION (RTECC), P1, DOI 10.1109/RTECC.2018.8625671
   Zeng TC, 2020, IEEE ICC, DOI 10.1109/icc40277.2020.9148776
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang C, 2019, IEEE T COMPUT AID D, V38, P2072, DOI 10.1109/TCAD.2017.2785257
   Zhang XF, 2019, Arxiv, DOI arXiv:1906.10327
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
   Zhao WL, 2016, IEEE INT CONF ASAP, P107, DOI 10.1109/ASAP.2016.7760779
NR 42
TC 9
Z9 9
U1 4
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 49
DI 10.1145/3505633
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Gautier, Q
   Althoff, A
   Crutchfield, CL
   Kastner, R
AF Gautier, Quentin
   Althoff, Alric
   Crutchfield, Christopher L.
   Kastner, Ryan
TI Sherlock: A Multi-Objective Design Space Exploration Framework
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design space exploration; optimization; design automation; FPGA
ID PARETO ITERATIVE REFINEMENT; OPTIMIZATION
AB Design space exploration (DSE) provides intelligent methods to tune the large number of optimization parameters present in modern FPGA high-level synthesis tools. High-level synthesis parameter tuning is a time-consuming process due to lengthy hardware compilation times-synthesizing an FPGA design can take tens of hours. DSE helps find an optimal solution faster than brute-force methods without relying on designer intuition to achieve high-quality results. Sherlock is a DSE framework that can handle multiple conflicting optimization objectives and aggressively focuses on finding Pareto-optimal solutions. Sherlock integrates a model selection process to choose the regression model that helps reach the optimal solution faster. Sherlock designs a strategy based around the multi-armed bandit problem, opting to balance exploration and exploitation based on the learned and expected results. Sherlock can decrease the importance of models that do not provide correct estimates, reaching the optimal design faster. Sherlock is capable of tailoring its choice of regression models to the problem at hand, leading to a model that best reflects the application design space. We have tested the framework on a large dataset of FPGA design problems and found that Sherlock converges toward the set of optimal designs faster than similar frameworks.
C1 [Gautier, Quentin; Crutchfield, Christopher L.; Kastner, Ryan] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92161 USA.
   [Althoff, Alric] Tortuga Log, 75 E Santa Clara St, San Jose, CA 95113 USA.
C3 University of California System; University of California San Diego
RP Gautier, Q (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92161 USA.
EM qkgautier@gmail.com; alric@tortugalogic.com; ccrutchf@ucsd.edu;
   kastner@ucsd.edu
OI Crutchfield, Christopher/0000-0002-2011-721X; Kastner,
   Ryan/0000-0001-9062-5570
CR [Anonymous], 1994, P 10 INT C MULT CRIT, DOI DOI 10.1007/978-1-4612-2666-6
   [Anonymous], 2013, P 50 ANN DES AUT C D
   Ansel J, 2014, INT CONFER PARA, P303, DOI 10.1145/2628071.2628092
   Bodin B, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P57, DOI 10.1145/2967938.2967963
   Bubeck S, 2012, FOUND TRENDS MACH LE, V5, P1, DOI 10.1561/2200000024
   Chapelle O., 2011, ADV NEURAL INFORM PR, P2249, DOI DOI 10.5555/2986459.2986710
   Czyzak P., 1998, Journal of Multi-Criteria Decision Analysis, V7, P34
   Gautier Q, 2019, IEEE INT CONF ASAP, P83, DOI 10.1109/ASAP.2019.00-25
   Gautier QT, 2016, 2016 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P141, DOI 10.1109/FPT.2016.7929519
   Kastner Ryan, 2018, PARALLEL PROGRAMMING
   Mariani G, 2015, IEEE T COMPUT AID D, V34, P293, DOI 10.1109/TCAD.2014.2379634
   Mehrabi A, 2021, ACM T ARCHIT CODE OP, V18, DOI 10.1145/3427377
   Meng PF, 2016, DES AUT TEST EUROPE, P918
   Mishra VK, 2014, ADV ENG SOFTW, V67, P111, DOI 10.1016/j.advengsoft.2013.09.001
   Mueller CT, 2015, AUTOMAT CONSTR, V52, P70, DOI 10.1016/j.autcon.2015.02.011
   Nair V, 2020, IEEE T SOFTWARE ENG, V46, P794, DOI 10.1109/TSE.2018.2870895
   Nardi L, 2017, IEEE SYM PARA DISTR, P1434, DOI 10.1109/IPDPSW.2017.107
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Palermo G, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P641, DOI 10.1109/DSD.2008.21
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   Panerati J., 2017, Handbook of Hardware/Software Codesign, P189
   Schafer BC, 2020, IEEE T COMPUT AID D, V39, P2628, DOI 10.1109/TCAD.2019.2943570
   Schafer BC, 2016, IEEE T COMPUT AID D, V35, P394, DOI 10.1109/TCAD.2015.2472007
   Schafer BC, 2014, IEEE EMBED SYST LETT, V6, P53, DOI 10.1109/LES.2014.2320556
   Schafer BC, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P106, DOI 10.1109/VDAT.2009.5158106
   Settles B., 2009, 1648 U WISC MAD
   Thompson WR, 1933, BIOMETRIKA, V25, P285, DOI 10.2307/2332286
   Wang S, 2017, DES AUT CON, DOI 10.1145/3061639.3062251
   Wang ZK, 2016, INT S HIGH PERF COMP, P114, DOI 10.1109/HPCA.2016.7446058
   Xu C, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P157, DOI 10.1145/3020078.3021747
   Xydis S, 2015, IEEE T COMPUT AID D, V34, P155, DOI 10.1109/TCAD.2014.2363392
   Yu K., 2006, P 23 INT C MACH LEAR, P1081
   Zhong GW, 2017, DES AUT TEST EUROPE, P1141, DOI 10.23919/DATE.2017.7927161
   Zhong GW, 2016, DES AUT CON, DOI 10.1145/2897937.2898040
   Zhou AM, 2011, SWARM EVOL COMPUT, V1, P32, DOI 10.1016/j.swevo.2011.03.001
   Zuluaga M., 2013, INT C MACH LEARN, V28, P462
   Zuluaga M, 2016, J MACH LEARN RES, V17
NR 37
TC 4
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 33
DI 10.1145/3511472
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900005
OA Bronze
DA 2024-07-18
ER

PT J
AU Sohrabizadeh, A
   Yu, CH
   Gao, M
   Cong, J
AF Sohrabizadeh, Atefeh
   Yu, Cody Hao
   Gao, Min
   Cong, Jason
TI AutoDSE: Enabling Software Programmers to Design Efficient FPGA
   Accelerators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Bottleneck optimizer; customized computing; HLS; Merlin Compiler
ID HIGH-LEVEL SYNTHESIS; SPACE EXPLORATION
AB Adopting FPGA as an accelerator in datacenters is becoming mainstream for customized computing, but the fact that FPGAs are hard to program creates a steep learning curve for software programmers. Even with the help of high-level synthesis (HLS), accelerator designers still have to manually perform code reconstruction and cumbersome parameter tuning to achieve optimal performance. While many learning models have been leveraged by existing work to automate the design of efficient accelerators, the unpredictability of modern HLS tools becomes a major obstacle for them to maintain high accuracy. To address this problem, we propose an automated DSE framework-AutoDSE-that leverages a bottleneck-guided coordinate optimizer to systematically find a better design point. AutoDSE detects the bottleneck of the design in each step and focuses on high-impact parameters to overcome it. The experimental results show that AutoDSE is able to identify the design point that achieves, on the geometric mean, 19.9x speedup over one CPU core for MachSuite and Rodinia benchmarks. Compared to the manually optimized HLS vision kernels in Xilinx Vitis libraries, AutoDSE can reduce their optimization pragmas by 26.38x while achieving similar performance. With less than one optimization pragma per design on average, we are making progress towards democratizing customizable computing by enabling software programmers to design efficient FPGA accelerators.
C1 [Sohrabizadeh, Atefeh; Yu, Cody Hao; Cong, Jason] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
   [Gao, Min] Falcon Comp Inc, 3979 Freedom Circle Suite 530, Santa Clara, CA 95054 USA.
C3 University of California System; University of California Los Angeles
RP Sohrabizadeh, A (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
EM atefehsz@cs.ucla.edu; hyu@cs.ucla.edu; mingao@falcon-computing.com;
   cong@cs.ucla.edu
FU NSF [CCF-1723773, CNS-1719403]; Intel [36888881, 34627365]; CDSC
   industrial partners
FX The authors would like to thank Dr. Peichen Pan for his invaluable
   support with the Merlin Compiler and Dr. Lorenzo Ferretti and Qi Sun for
   helping with the comparison to their work. This work is supported by the
   ICN-WEN award jointly funded by the NSF (CNS-1719403) and Intel
   (34627365), the CAPA award also jointly funded by NSF (CCF-1723773) and
   Intel (36888881), and CDSC industrial partners.
   (https://cdsc.ucla.edu/partners/).
CR Andrade Joao, 2017, IEEE Access, V5, P14600, DOI 10.1109/ACCESS.2017.2727221
   [Anonymous], 2021, XILINX VITIS LIB
   [Anonymous], INTEL
   [Anonymous], FALCON COMPUTING SOL
   [Anonymous], ROSE COMPILER INFRAS
   [Anonymous], AMAZON EC2 F1 INSTAN
   [Anonymous], INTEL SDK OPENCL APP
   [Anonymous], 2021, XILINX
   [Anonymous], 2021, VIVADO HLS
   [Anonymous], CYBERWORKBENCH
   [Anonymous], CATAPULT HIGH LEVEL
   [Anonymous], 2021, XILINX VITIS PLATFOR
   [Anonymous], CADENCE STRATUS HIGH
   Ansel J, 2014, INT CONFER PARA, P303, DOI 10.1145/2628071.2628092
   Bradski G, 2000, DR DOBBS J, V25, P120
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chi YZ, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240850
   Choi Young-kyu, 2018, ICCAD, P1
   Cong J, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240838
   Cong JS, 2016, I SYMPOS LOW POWER E, P154, DOI 10.1145/2934583.2953984
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Cong Jason, 2018, DAC
   Cong Jason, 2016, FPGAs for Soft, P137
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Dai S, 2018, ANN IEEE SYM FIELD P, P129, DOI 10.1109/FCCM.2018.00029
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Duarte J, 2018, J INSTRUM, V13, DOI 10.1088/1748-0221/13/07/P07027
   Ferretti L, 2021, IEEE T EMERG TOP COM, V9, P35, DOI 10.1109/TETC.2018.2794068
   Ferretti L, 2018, PR IEEE COMP DESIGN, P210, DOI 10.1109/ICCD.2018.00040
   Fialho A, 2010, ANN MATH ARTIF INTEL, V60, P25, DOI 10.1007/s10472-010-9213-y
   Hong C, 2018, PROCEEDINGS OF THE 39TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, PLDI 2018, P736, DOI 10.1145/3192366.3192397
   Jie Wang, 2021, FPGA '21: The 2021 ACM/SIGDA International Symposium on Field-Programmable, P93, DOI 10.1145/3431920.3439292
   Koeplinger D, 2016, CONF PROC INT SYMP C, P115, DOI 10.1109/ISCA.2016.20
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lai YH, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P242, DOI 10.1145/3289602.3293910
   Liu H.-Y., 2013, DAC
   Liu Shuangnan, 2019, DAC, P1
   Mahapatra Anushree, 2014, ANUSHREE MAHAPATRA B, P1
   NEEDLEMAN SB, 1970, J MOL BIOL, V48, P443, DOI 10.1016/0022-2836(70)90057-4
   Nigam Rachit, 2020, ARXIV PREPRINT ARXIV
   Parello David, 2004, P ACM IEEE SC2004 C, P15, DOI DOI 10.1109/SC.2004.61
   Prabhakar R, 2016, ACM SIGPLAN NOTICES, V51, P651, DOI 10.1145/2954679.2872415
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Reggiani E, 2019, IEEE SYM PARA DISTR, P107, DOI 10.1109/IPDPSW.2019.00028
   Schafer BC, 2012, IET COMPUT DIGIT TEC, V6, P153, DOI 10.1049/iet-cdt.2011.0115
   Schafer BC, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3041219
   Schafer BC, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209302
   Snoek J, 2015, PR MACH LEARN RES, V37, P2171
   Sohrabizadeh A, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P133, DOI 10.1145/3373087.3375321
   Sun Qi, 2021, IEEEACM P DESIGN AUT
   Vandebon J, 2020, ANN IEEE SYM FIELD P, P177, DOI 10.1109/FCCM48280.2020.00032
   Wang S, 2017, DES AUT CON, DOI 10.1145/3061639.3062251
   Xu C, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P157, DOI 10.1145/3020078.3021747
   Xu PF, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P40, DOI 10.1145/3373087.3375306
   Xydis S, 2015, IEEE T COMPUT AID D, V34, P155, DOI 10.1109/TCAD.2014.2363392
   Yu CH, 2018, DES AUT CON, DOI 10.1145/3195970.3196109
   Zacharopoulos G, 2019, PR IEEE COMP DESIGN, P129, DOI 10.1109/ICCD46524.2019.00024
   Zhang Zhiru, 2008, HighLevel Synthesis: From Algorithm to Digital Circuit, P99
   Zhao JR, 2017, ICCAD-IEEE ACM INT, P430, DOI 10.1109/ICCAD.2017.8203809
   Zheng SZ, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P859, DOI 10.1145/3373376.3378508
   Zhong GW, 2017, DES AUT TEST EUROPE, P1141, DOI 10.23919/DATE.2017.7927161
   Zhong GW, 2016, DES AUT CON, DOI 10.1145/2897937.2898040
   Zhong GW, 2014, PR IEEE COMP DESIGN, P456, DOI 10.1109/ICCD.2014.6974719
   Zohouri HR, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P153, DOI 10.1145/3174243.3174248
   Zuo Wei, 2013, CODES ISSS, P1
NR 66
TC 23
Z9 27
U1 6
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 32
DI 10.1145/3494534
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900004
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Ebrahimi, Z
   Klar, D
   Ekhtiyar, MA
   Kumar, A
AF Ebrahimi, Zahra
   Klar, Dennis
   Ekhtiyar, Mohammad Aasim
   Kumar, Akash
TI Plasticine: A Cross-layer Approximation Methodology for Multi-kernel
   Applications through Minimally Biased, High-throughput, and
   Energy-efficient SIMD Soft Multiplier-divider
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Single instruction multiple data; hybrid multiplier-divider; bio-signal
   processing; image processing; unmanned air vehicles; Mitchell's
   algorithm; high-throughput; energy-efficiency
AB The rapid evolution of error-resilient programs intertwined with their quest for high throughput has motivated the use of Single Instruction, Multiple Data (SIMD) components in Field-Programmable Gate Arrays (FPGAs). Particularly, to exploit the error-resiliency of such applications, Cross-layer approximation paradigm has recently gained traction, the ultimate goal of which is to efficiently exploit approximation potentials across layers of abstraction. From circuit- to application-level, valuable studies have proposed various approximation techniques, albeit linked to four drawbacks: First, most of approximate multipliers and dividers operate only in SISD mode. Second, imprecise units are often substituted, merely in a single kernel of a multi-kernel application, with an end-to-end analysis in Quality of Results (QoR) and not in the gained performance. Third, state-of-the-art (SoA) strategies neglect the fact that each kernel contributes differently to the end-to-end QoR and performance metrics. Therefore, they lack in adopting a generic methodology for adjusting the approximation knobs to maximize performance gains for a user-defined quality constraint. Finally, multi-level techniques lack in being efficiently supported, from application-, to architecture-, to circuit-level, in a cohesive cross-layer hierarchy.
   In this article, we propose Plasticine, a cross-layer methodology for multi-kernel applications, which addresses the aforementioned challenges by efficiently utilizing the synergistic effects of a chain of techniques across layers of abstraction. To this end, we propose an application sensitivity analysis and a heuristic that tailor the precision at constituent kernels of the application by finding the most tolerable degree of approximations for each of consecutive kernels, while also satisfying the ultimate user-defined QoR. The chain of approximations is also effectively enabled in a cross-layer hierarchy, from application- to architecture- to circuit-level, through the plasticity of SIMD multiplier-dividers, each supporting dynamic precision variability along with hybrid functionality. The end-to-end evaluations of Plasticine on three multi-kernel applications employed in bio-signal processing, image processing, and moving object tracking for Unmanned Air Vehicles (UAV) demonstrate 41%-64%, 39%-62%, and 70%-86% improvements in area, latency, and Area-Delay-Product (ADP), respectively, over 32-bit fixed precision, with negligible loss in QoR. To springboard future research in reconfigurable and approximate computing communities, our implementations will be available and open-sourced at https://cfaed.tu-dresden.de/pd-downloads.
C1 [Ebrahimi, Zahra; Klar, Dennis; Ekhtiyar, Mohammad Aasim; Kumar, Akash] Tech Univ Dresden, Dresden, Saxony, Germany.
C3 Technische Universitat Dresden
RP Ebrahimi, Z (corresponding author), Tech Univ Dresden, Dresden, Saxony, Germany.
EM zahra.ebrahimi_mamaghani@tu-dresden.de;
   dennis.klar@mailbox.tu-dresden.de;
   mohammad_aasim.ekhtiyar@mailbox.tu-dresden.de; akash.kumar@tu-dresden.de
RI Ebrahimi, Zahra/KJL-2750-2024; Kumar, Akash/KHU-7452-2024
OI Ebrahimi, Zahra/0000-0002-0727-3584; Kumar, Akash/0000-0001-7125-1737
FU German research foundation Deutsche Forschungsgemeinschaft (DFG)
   [380524764]; European Social Fund (ESF) [100382146]
FX This research is co-funded by the projects ReAp: Runtime Reconfigurable
   Approximate Architecture (Number 380524764), funded by the German
   research foundation Deutsche Forschungsgemeinschaft (DFG) and
   Re-learning: Self-learning and flexible electronics through inherent
   component reconfiguration (Number 100382146), funded by the European
   Social Fund (ESF).
CR Adams E, 2020, IEEE T COMPUT, V69, P468, DOI 10.1109/TC.2019.2953751
   Akbari O, 2017, IEEE T VLSI SYST, V25, P1352, DOI 10.1109/TVLSI.2016.2643003
   [Anonymous], 2015, REDUCED PRECISION ST
   [Anonymous], 2017, CISC VIS NETW IND GL
   [Anonymous], 2018, 7 SER DSP48E1 SLIC
   Ansari, 2018, IEEE J EMERG SELECT, V8, P3
   Ansari, 2020, IEEE T VERY LARGE SC, V28, P2
   Ansari MS, 2019, DES AUT TEST EUROPE, P928, DOI [10.23919/DATE.2019.8714868, 10.23919/date.2019.8714868]
   Ashenden Peter J., 2010, The Designer's Guide to VHDL
   Baranwal, 2020, IEEE T COMPUT AIDED, V40, P9
   Basu S, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126565
   Behroozi S, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P481, DOI 10.1145/3287624.3287668
   Bosio, 2019, DESIGN AUTOMATION TE
   Boutros A, 2018, I C FIELD PROG LOGIC, P35, DOI 10.1109/FPL.2018.00014
   Chatterjee HK, 2015, INT J BIOMED ENG TEC, V17, P290, DOI 10.1504/IJBET.2015.068112
   Chen, 2018, IEEE T MULTI-SCALE C, V4, P3
   Chippa VK, 2013, DES AUT CON
   De la Parra C, 2020, FUTURE GENER COMP SY, V113, P597, DOI 10.1016/j.future.2020.07.031
   De la Parra C, 2020, DES AUT TEST EUROPE, P1193, DOI 10.23919/DATE48585.2020.9116476
   Ebrahimi, 2020, AS S PAC DES AUT C
   Ebrahimi Z., 2020, PROC ACM GREAT LAKES, P151
   Ebrahimi Z, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401461
   Edavoor P. J., 2020, IEEE ACCESS, V8
   El Moussawi AH, 2017, DES AUT TEST EUROPE, P1068, DOI 10.23919/DATE.2017.7927148
   Esposito, 2018, IEEE T CIRC SYST TCA, V65, P12
   Fan, 2019, AS S PAC DES AUT C
   Fan H., 2020, WORKSH EUR C COMP VI
   Frustaci, 2020, IEEE T CIRC SYST 2 T, V67, P12
   Gao K, 2019, IEEE APP IMG PAT, DOI 10.1109/aipr47015.2019.9174580
   Gillani, 2017, ACM COMP FRONT C
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Gu XQ, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2821508
   Guo, 2020, AS S PAC DES AUT C
   Hanif MA, 2018, J LOW POWER ELECTRON, V14, P520, DOI 10.1166/jolpe.2018.1575
   Hanif MA, 2018, DES AUT TEST EUROPE, P913, DOI 10.23919/DATE.2018.8342139
   Harris, 1988, ALV VIS C AVC, V15
   Hashemi S, 2016, DES AUT CON, DOI 10.1145/2897937.2897965
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   Huang JW, 2012, DES AUT CON, P504
   Imani M, 2019, DES AUT TEST EUROPE, P586, DOI [10.23919/DATE.2019.8715112, 10.23919/date.2019.8715112]
   Jiang H., 2019, IEEE T COMPUT, V68, P11
   Jiang HL, 2018, DES AUT TEST EUROPE, P1411, DOI 10.23919/DATE.2018.8342233
   Jridi, 2013, REALTIME IMAGE VIDEO, V8656
   Judd P., 2016, INT C SUPER COMPUTIN
   Kamal M., 2019, IEEE T VERY LARGE SC, V27, P5
   Kostic P., 2017, HEART DIS EARL HEART
   Kuon I, 2007, IEEE T COMPUT AID D, V26, P203, DOI 10.1109/TCAD.2006.884574
   Langhammer, 2020, ACM SIGDA INT S FIEL
   Langhammer M, 2019, I C FIELD PROG LOGIC, P114, DOI 10.1109/FPL.2019.00027
   Lee, 2016, INT S QUAL EL DES IS
   Lee S., 2019, IEEE T COMPUT AIDED, V38, P5
   Lee S, 2017, DES AUT TEST EUROPE, P187, DOI 10.23919/DATE.2017.7926980
   Li J., 2019, IEEE T VERY LARGE SC, V27, P11
   Liu, 2018, IEEE T CIRC SYST TCA, V65, P9
   Liu L., 2020, P IEEE, V108, P12
   Liu WQ, 2020, P IEEE, V108, P394, DOI 10.1109/JPROC.2020.2975695
   Lombardi F., 2016, IEEE T COMPUT, V65, P8
   Lyu, 2020, ISPRS J PHOTOGRAM RE, V165
   Mitchell, 1962, IRE T ELECT COMPUT, V11, P4
   Montavon G, 2018, DIGIT SIGNAL PROCESS, V73, P1, DOI 10.1016/j.dsp.2017.10.011
   Montavon G, 2017, PATTERN RECOGN, V65, P211, DOI 10.1016/j.patcog.2016.11.008
   Mrazek, 2020, IEEE J EMERG SELECT, V10, P4
   Mrazek V, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942068
   Mrazek V, 2017, DES AUT TEST EUROPE, P258, DOI 10.23919/DATE.2017.7926993
   Mueller M, 2016, LECT NOTES COMPUT SC, V9905, P445, DOI 10.1007/978-3-319-46448-0_27
   Nepal K, 2019, IEEE T EMERG TOP COM, V7, P18, DOI 10.1109/TETC.2016.2598283
   Nomani T, 2020, IEEE ACCESS, V8, P102982, DOI 10.1109/ACCESS.2020.2998957
   PAN J, 1985, IEEE T BIO-MED ENG, V32, P230, DOI 10.1109/TBME.1985.325532
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   Prabakaran BS, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317933
   Rehman S, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967005
   Roy, 2014, ACM C LANG COMP TOOL, V49, P5
   Roy, 2015, INT C COMP ARCH SYNT
   Saadat H., 2018, IEEE T COMPUT AIDED, V37, P11
   Saadat H, 2020, DES AUT TEST EUROPE, P1366, DOI 10.23919/DATE48585.2020.9116315
   Saadat H, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317773
   Sanchez, 2018, IMAGE PROCESS ON LIN, V8
   Sarwar S., 2018, IEEE J EMERG SELECT, V8, P4
   Schorn C, 2018, DES AUT TEST EUROPE, P979, DOI 10.23919/DATE.2018.8342151
   Sekanina, 2019, AUTOMATED SEARCH BAS
   Shafique M, 2016, DES AUT CON, DOI 10.1145/2897937.2906199
   SmartCardia, 2018, 32 BIT ARM CORT M3 I
   Strollo A. G. M., 2020, IEEE T CIRC SYST TCA, V9
   Tamimi, 2019, IEEE T COMPUT AIDED, V38, P3
   Tasoulas ZG, 2020, IEEE T CIRCUITS-I, V67, P4670, DOI 10.1109/TCSI.2020.3019460
   Ullah S., 2021, IEEE T COMPUT AIDED
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3195996
   Ullah S, 2018, DES AUT CON, DOI 10.1145/3195970.3196115
   Vaeztourshizi M, 2018, I SYMPOS LOW POWER E, P79, DOI 10.1145/3218603.3218650
   Vahdat S, 2017, DES AUT TEST EUROPE, P1635, DOI 10.23919/DATE.2017.7927254
   Van Toan N, 2020, IEEE ACCESS, V8, P25481, DOI 10.1109/ACCESS.2020.2970968
   Ha VP, 2020, DES AUT TEST EUROPE, P1668, DOI 10.23919/DATE48585.2020.9116564
   Venkatachalam, 2019, IEEE INT S CIRC SYST
   Venkatachalam S., 2017, IEEE T VERY LARGE SC, V25, P5
   Venkataramani S., 2021, IEEE INT S CIRC SYST
   Venkataramani S, 2020, P IEEE, V108, P2232, DOI 10.1109/JPROC.2020.3029453
   Wang MZ, 2020, IEEE INT SYMP CIRC S
   WHO, 2012, GLOBAL TUBERCULOSIS REPORT 2012, P1
   Witschen L, 2019, MICROELECTRON RELIAB, V99, P277, DOI 10.1016/j.microrel.2019.04.003
   Wu, 2019, IEEE ACM INT S NAN A
   Xilinx, 2013, XIL 7 SER FPGA PROGR
   Xilinx, 2018, 7 Series FPGAs Configuration User Guide (UG470)
   Xilinx, 2016, LOGICORE IP DIV V5 1
   Xilinx, 2015, LOGICORE IP MULT V12
   Yang Y, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P399, DOI 10.1109/ICFPT47387.2019.00077
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Yin, 2018, ACM GREAT LAK S VLSI
   Zendegani R, 2017, IEEE T VLSI SYST, V25, P393, DOI 10.1109/TVLSI.2016.2587696
   Zendegani R, 2016, DES AUT TEST EUROPE, P1481
   Zervakis G., 2021, AS S PAC DES AUT C
NR 110
TC 1
Z9 1
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 16
DI 10.1145/3486616
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300009
DA 2024-07-18
ER

PT J
AU Xie, GQ
   Peng, H
   Xiao, XR
   Liu, Y
   Li, RF
AF Xie, Guoqi
   Peng, Hao
   Xiao, Xiongren
   Liu, Yao
   Li, Renfa
TI Design Flow and Methodology for Dynamic and Static Energy-constrained
   Scheduling Framework in Heterogeneous Multicore Embedded Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Energy design automation; energy-constrained scheduling; embedded
   devices; ODROID-XU4
ID ALLOCATION; MANAGEMENT
AB With Internet of things technologies, billions of embedded devices, including smart gateways, smart phones, and mobile robots, are connected and deeply integrated. Almost all these embedded devices are battery-constrained and energy-limited systems. In recent years, several works used energy pre-assignment techniques to study the dynamic energy-constrained scheduling of a parallel application in heterogeneous multicore embedded systems. However, the existing energy pre-assignment techniques cannot satisfy the actual energy constraint, because it is the joint constraint on dynamic energy and static energy. Further, the modeling and verification of these works are based on the simulations, which have not been verified in real embedded devices. This study aims to propose a dynamic and static energy-constrained scheduling framework in heterogeneous multicore embedded devices. Solving this problem can utilize existing energy pre-assignment techniques, but it requires a deeply integrated design flow and methodology. The design flow consists of four processes: (1) power and energy modeling; (2) power parameter measurement; (3) basic framework design including energy pre-assignment; and (4) framework optimization. Each design flow has corresponding design methodology. Both our theoretical analysis and practical verification using the low-power ODROID-XU4 device confirm the effectiveness of the proposed framework.
C1 [Xie, Guoqi] Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Cyber Phys Syst Hunan Prov, Changsha 410082, Peoples R China.
   [Peng, Hao; Xiao, Xiongren; Liu, Yao; Li, Renfa] Hunan Univ, Changsha 410082, Peoples R China.
C3 Hunan University; Hunan University
RP Xie, GQ (corresponding author), Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Cyber Phys Syst Hunan Prov, Changsha 410082, Peoples R China.; Xiao, XR; Liu, Y (corresponding author), Hunan Univ, Changsha 410082, Peoples R China.
EM xgqman@hnu.edu.cn; hao_peng@hnu.edu.cn; xxr@hnu.edu.cn;
   liuyao168@hnu.edu.cn; lirenfa@hnu.edu.cn
RI 肖, 雄仁/JUV-1742-2023
OI Xiao, Xiongren/0000-0002-3596-071X
FU National Natural Science Foundation of China [61972139, 61932010,
   61872135, 61702172, 61672217]; Fundamental Research Funds for the
   Central Universities, Hunan University, China
FX This work was supported in part by the National Natural Science
   Foundation of China under Grants No. 61972139, No. 61932010, No.
   61872135, No. 61702172, and No. 61672217 and the Fundamental Research
   Funds for the Central Universities, Hunan University, China.
CR Anagnostopoulos T, 2017, IEEE T SUST COMPUT, V2, P275, DOI 10.1109/TSUSC.2017.2691049
   Cloudera, 2018, IOT INGESTING GPS DA
   Colin A, 2016, J SIGNAL PROCESS SYS, V84, P91, DOI 10.1007/s11265-015-0987-3
   Huang J, 2018, IEEE COMMUN MAG, V56, P12, DOI 10.1109/MCOM.2018.8466348
   Huang X, 2017, IEEE INT C INTELL TR, DOI 10.1109/TSUSC.2017.2743704
   Lee YC, 2011, IEEE T PARALL DISTR, V22, P1374, DOI 10.1109/TPDS.2010.208
   Li JH, 2019, J CIRCUIT SYST COMP, V28, DOI 10.1142/S0218126619501901
   Qin Y, 2019, SUSTAIN COMPUT-INFOR, V22, P155, DOI 10.1016/j.suscom.2018.10.001
   Quan Z, 2020, IEEE T PARALL DISTR, V31, P1165, DOI 10.1109/TPDS.2019.2959533
   Robots.net, 2019, TOP 10 MOST POP IOT
   Sahin O, 2019, IEEE T COMPUT AID D, V38, P1557, DOI 10.1109/TCAD.2018.2855180
   Sierra Wireless, 2019, IOT EN SMART FACT
   Song JL, 2017, IEEE INT SYMP PARAL, P32, DOI 10.1109/ISPA/IUCC.2017.00015
   T-Mobile, 2020, IOT DEV SMART HOM SY
   Xiao XR, 2016, IEEE TRUST BIG, P1471, DOI [10.1109/TrustCom.2016.228, 10.1109/TrustCom.2016.0230]
   Xie G., 2019, IEEE T COMPUT AIDED, DOI 10.1109/TCAD.2019.2921350.
   Xie GQ, 2018, IEEE T SUST COMPUT, V3, P167, DOI 10.1109/TSUSC.2017.2711362
   Zhao BX, 2010, IEEE T IND INFORM, V6, P316, DOI 10.1109/TII.2010.2051970
   Zhao B, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2500459
NR 19
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 36
DI 10.1145/3450448
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200004
DA 2024-07-18
ER

PT J
AU Tan, JWJ
   Yan, KG
   Song, SWL
   Fu, X
AF Tan, Jingweijia
   Yan, Kaige
   Song, Shuaiwen Leon
   Fu, Xin
TI Energy-Efficient GPU L2 Cache Design Using Instruction-Level Data
   Locality Similarity
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE GPU; cache; energy-efficiency; locality similarity
AB This article presents a novel energy-efficient cache design for massively parallel, throughput-oriented architectures like GPUs. Unlike L1 data cache on modern GPUs, L2 cache shared by all of the streaming multiprocessors is not the primary performance bottleneck, but it does consume a large amount of chip energy. We observe that L2 cache is significantly underutilized by spending 95.6% of the time storing useless data. If such "dead time" on L2 is identified and reduced, I2's energy efficiency can be drastically improved. Fortunately, we discover that the SIMT programming model of GPUs provides a unique feature among threads: instruction-level data locality similarity, which can be used to accurately predict the data re-reference counts at 1..2 cache block level. We propose a simple design that leverages this Locality Similarity to build an energy-efficient GPU l.2 Cache, named LoSCache. Specifically, LoSCache uses the data locality information from a small group of cooperative thread arrays to dynamically predict the L2-level data re-reference counts of the remaining cooperative thread arrays. After that, specific L2 cache lines can be powered off if they are predicted to be "dead" after certain accesses. Experimental results on a wide range of applications demonstrate that our proposed design can significantly reduce the L2 cache energy by an average of 64% with only 0.5% performance loss. In addition, LoSCache is cost effective, independent of the scheduling policies, and compatible with the state-of-the-art L1 cache designs for additional energy savings.
C1 [Tan, Jingweijia] Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun 130012, Jilin, Peoples R China.
   [Yan, Kaige] Jilin Univ, Coll Commun Engn, 5372 Nanhu St, Changchun 130012, Jilin, Peoples R China.
   [Song, Shuaiwen Leon] Pacific Northwest Natl Lab, Performance Comp Grp, Richland, WA 99352 USA.
   [Fu, Xin] Univ Houston, Elect & Comp Engn Dept, Houston, TX USA.
C3 Jilin University; Jilin University; United States Department of Energy
   (DOE); Pacific Northwest National Laboratory; University of Houston
   System; University of Houston
RP Tan, JWJ (corresponding author), Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun 130012, Jilin, Peoples R China.
EM jtan@jlu.edu.cn; yankaige@jlu.edu.cn; shuaiwen.song@pnnl.gov;
   xinfu8@central.uh.edu
RI song, sl/GRS-1884-2022
FU National Natural Science Foundation of China (NSFC) [61802143,
   61902142]; Jilin Scientific and Technological Development Program
   [20190701016GH, 20190201189JC, 20200403130SF]; Education Department of
   Jilin Province [JJKH20190159KJ]; U.S. National Science Foundation
   [CCF-1619243, CCF-1537085, CCF-1900904]; DOE CENATE project
FX The work was supported in part by National Natural Science Foundation of
   China (NSFC) under grants 61802143 and 61902142; the Jilin Scientific
   and Technological Development Program under grants 20190701016GH,
   20190201189JC, and 20200403130SF; and the Research Project by the
   Education Department of Jilin Province under grant JJKH20190159KJ. This
   research was also partially supported by U.S. National Science
   Foundation grants CCF-1619243, CCF-1537085(CAREER), and CCF-1900904, and
   the DOE CENATE project.
CR Abdel-Majeed Mohammad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P111, DOI 10.1145/2540708.2540719
   [Anonymous], 2013, P 52 ANN DES AUT C D
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Chen XH, 2014, INT SYMP MICROARCH, P343, DOI 10.1109/MICRO.2014.11
   Gebhart M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P235, DOI 10.1145/2024723.2000093
   GitHub, PARBOIL BENCHMARK SU
   Grauer-Gray Scott, 2012, 2012 INNOVATIVE PARA, P1, DOI [10.1 109/InPar.2012.6339595, DOI 10.1109/INPAR.2012.6339595]
   Hu ZG, 2003, ISSCC DIG TECH PAP I, V46, P166
   Kaxiras S, 2001, ACM COMP AR, P240, DOI 10.1109/ISCA.2001.937453
   Lai AC, 2001, ACM COMP AR, P144, DOI 10.1109/ISCA.2001.937443
   Li D, 2015, INT S HIGH PERF COMP, P89, DOI 10.1109/HPCA.2015.7056024
   Liu HM, 2008, INT SYMP MICROARCH, P222, DOI 10.1109/MICRO.2008.4771793
   NVIDIA, CUDA C Programming Guide
   Rogers TG, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P489, DOI 10.1145/2749469.2750410
   Rogers TG, 2012, INT SYMP MICROARCH, P72, DOI 10.1109/MICRO.2012.16
   Singh I, 2013, INT S HIGH PERF COMP, P578, DOI 10.1109/HPCA.2013.6522351
   Tan JWJ, 2019, DES AUT TEST EUROPE, P1190, DOI [10.23919/DATE.2019.8714911, 10.23919/date.2019.8714911]
   Tan JWJ, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P3, DOI 10.1145/2967938.2967951
   Wang Y, 2012, DES AUT TEST EUROPE, P300
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Xie XL, 2015, INT S HIGH PERF COMP, P76, DOI 10.1109/HPCA.2015.7056023
NR 22
TC 3
Z9 3
U1 2
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 6
AR 52
DI 10.1145/3408060
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OE6GE
UT WOS:000580626300005
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, SC
   Kan, LC
   Lee, CL
   Hwang, YS
   Lee, JK
AF Wang, Shao-Chung
   Kan, Li-Chen
   Lee, Chao-Lin
   Hwang, Yuan-Shin
   Lee, Jenq-Kuen
TI Architecture and Compiler Support for GPUs Using Energy-Efficient Affine
   Register Files
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Energy efficient; GPU; register file organization; register allocation
ID POWER
AB A modern GPU can simultaneously process thousands of hardware threads. These threads are grouped into fixed-size SIMD batches executing the same instruction on vectors of data in a lockstep to achieve high throughput and performance. The register files are huge due to each SIMD group accessing a dedicated set of vector registers for fast context switching, and consequently the power consumption of register files has become an important issue. One proposed solution is to replace some of the vector registers by scalar registers, as different threads in a same SIMD group operate on scalar values and so the redundant computations and accesses of these scalar values can be eliminated. However, it has been observed that a significant number of registers containing affine vectors v such that v[i] = b + i x s can be represented by base b and stride s. Therefore, this article proposes an affine register file design for GPUs that is energy efficient due to it reducing the redundant executions of both the uniform and affine vectors. This design uses a pair of registers to store the base and stride of each affine vector and provides specific affine ALUs to execute affine instructions. A method of compiler analysis has been developed to detect scalars and affine vectors and annotate instructions for facilitating their corresponding scalar and affine computations. Furthermore, a priority-based register allocation scheme has been implemented to assign scalars and affine vectors to appropriate scalar and affine register files. Experimental results show that this design was able to dispatch 43.56% of the computations to scalar and affine ALUs when using eight scalar and four affine registers per warp. This resulted in the current design also reducing the energy consumption of the register files and ALUs to 21.86% and 26.54%, respectively, and it reduced the overall energy consumption of the GPU by an average of 5.18%.
C1 [Wang, Shao-Chung; Lee, Chao-Lin; Lee, Jenq-Kuen] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
   [Kan, Li-Chen] MediaTek Inc, Hsinchu, Taiwan.
   [Hwang, Yuan-Shin] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
C3 National Tsing Hua University; Mediatek Incorporated; National Taiwan
   University of Science & Technology
RP Lee, JK (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu, Taiwan.
EM scwang@pllab.cs.nthu.edu.tw; LC.Kan@mediatek.com;
   clli@pllab.cs.nthu.edu.tw; shin@csie.ntust.edu.tw; jklee@cs.nthu.edu.tw
FU Ministry of Science and Technology of Taiwan; MediaTek Inc., Hsinchu,
   Taiwan
FX This work was supported in part by the Ministry of Science and
   Technology of Taiwan, and MediaTek Inc., Hsinchu, Taiwan.
CR Abdel-Majeed M, 2013, INT S HIGH PERF COMP, P412, DOI 10.1109/HPCA.2013.6522337
   AMD Inc., 2012, WHIT PAP AMD GRAPH C
   [Anonymous], 2013, PROC IEEE HCS, DOI DOI 10.1109/HOTCHIPS.2013.7478286
   [Anonymous], 2011, TECHNICAL REPORT
   [Anonymous], 2009, NVIDIAS NEXT GEN CUD
   [Anonymous], [No title captured]
   [Anonymous], 2013, P 52 ANN DES AUT C D
   [Anonymous], 2012, Nvidias next generation cuda compute architecture: Kepler gk110
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   CHOW FC, 1990, ACM T PROGR LANG SYS, V12, P501, DOI 10.1145/88616.88621
   Collange S, 2010, LECT NOTES COMPUT SC, V6043, P46
   Dominguez Rodrigo, 2009, P GOOGL SUMM COD GSO
   Gebhart M, 2011, INT SYMP MICROARCH, P465
   Gebhart M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P235, DOI 10.1145/2024723.2000093
   Gilani SZ, 2013, INT S HIGH PERF COMP, P330, DOI 10.1109/HPCA.2013.6522330
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Jing N., 2013, Proceedings of the International Sym- posium on Computer Architecture, P344, DOI DOI 10.1145/2485922.2485952
   Kim J., 2013, ACM SIGARCH Computer Architecture News, V41, P130, DOI DOI 10.1145/2485922.2485934
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee YI, 2013, CYBER SECURITY CULTURE: COUNTERACTING CYBER THREATS THROUGH ORGANIZATIONAL LEARNING AND TRAINING, P1
   Li Gushu, 2015, P 52 ANN DES AUT C D
   Lim J, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2611758
   Moth Daniel, 2012, MSDN MAG, P28
   Nickolls John, 2008, ACM Queue, V6, DOI 10.1145/1365490.1365500
   NVIDIA, 2016, NVIDIA CUDA COMP DRI
   Sampaio D, 2013, ACM T PROGR LANG SYS, V35, DOI 10.1145/2523815
   Stone JE, 2010, COMPUT SCI ENG, V12, P66, DOI 10.1109/MCSE.2010.69
   Tan JWJ, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2827697
   Wang CC, 2014, PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON PROGRESS IN INFORMATICS AND COMPUTING (PIC), P93, DOI 10.1109/PIC.2014.6972303
   Wienke S, 2012, LECT NOTES COMPUT SC, V7484, P859, DOI 10.1007/978-3-642-32820-6_85
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Xiang P., 2013, Proceedings of the 27th International ACM Conference on International Conference on Supercomputing - ICS '13, P433
   Yilmazer Ayse, 2014, 2014 IEEE International Parallel & Distributed Processing Symposium (IPDPS), P103, DOI 10.1109/IPDPS.2014.22
   You Yi-Ping, 2012, P 16 WORKSH COMP PAR
   Yu WKS, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P247, DOI 10.1145/2024723.2000094
   Zhongliang Chen, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P225
NR 37
TC 8
Z9 8
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 18
DI 10.1145/3133218
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900006
DA 2024-07-18
ER

PT J
AU Yang, K
   Shen, HT
   Forte, D
   Bhunia, S
   Tehranipoor, M
AF Yang, Kun
   Shen, Haoting
   Forte, Domenic
   Bhunia, Swarup
   Tehranipoor, Mark
TI Hardware-Enabled Pharmaceutical Supply Chain Security
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Pharmaceutical supply chain; security; privacy; traceability;
   authentication
ID SPECTROSCOPY; VIAGRA(R)
AB The pharmaceutical supply chain is the pathway through which prescription and over-the-counter (OTC) drugs are delivered from manufacturing sites to patients. Technological innovations, price fluctuations of raw materials, as well as tax, regulatory, and market demands are driving change and making the pharmaceutical supply chain more complex. Traditional supply chain management methods struggle to protect the pharmaceutical supply chain, maintain its integrity, enhance customer confidence, and aid regulators in tracking medicines. To develop effective measures that secure the pharmaceutical supply chain, it is important that the community is aware of the state-of-the-art capabilities available to the supply chain owners and participants. In this article, we will be presenting a survey of existing hardware-enabled pharmaceutical supply chain security schemes and their limitations. We also highlight the current challenges and point out future research directions. This survey should be of interest to government agencies, pharmaceutical companies, hospitals and pharmacies, and all others involved in the provenance and authenticity of medicines and the integrity of the pharmaceutical supply chain.
C1 [Yang, Kun; Shen, Haoting; Forte, Domenic; Bhunia, Swarup; Tehranipoor, Mark] Univ Florida, Florida Inst Cybersecur Res, 601 Gale Lemerand Dr,POB 116550, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Yang, K (corresponding author), Univ Florida, Florida Inst Cybersecur Res, 601 Gale Lemerand Dr,POB 116550, Gainesville, FL 32611 USA.
EM k.yang@ufl.edu; htshen@ufl.edu; dforte@ufl.edu; swarup@ufl.edu;
   tehranipoor@ufl.edu
RI Shen, Haoting/ABA-3205-2021; 穆, 儒/HGC-6534-2022
OI Forte, Domenic/0000-0002-2794-7320; Bhunia, Swarup/0000-0001-6082-6961
FU Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1563924] Funding Source: National Science
   Foundation
CR Agbay Albert J., 1987, US Patent, Patent No. [4,646,926, 4646926]
   [Anonymous], 1999, GUID DEV MEAS COMB C
   [Anonymous], 2007, HPLC PHARM SCI, DOI DOI 10.1002/0470087951
   [Anonymous], 2015, The Economist.
   Armbrust M, 2010, COMMUN ACM, V53, P50, DOI 10.1145/1721654.1721672
   Aslam B, 2017, INT J RF MICROW C E, V27, DOI 10.1002/mmce.21094
   Aslam B, 2015, IEICE ELECTRON EXPR, V12, DOI 10.1587/elex.12.20150623
   Australian Government Department of Health Therapeutic Goods Administration, 2017, COD PRACT TAMP EV PA
   Bates S, 2006, PHARM RES-DORDR, V23, P2333, DOI 10.1007/s11095-006-9086-2
   Batina L, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS, PROCEEDINGS, P217, DOI 10.1109/PERCOMW.2007.98
   Bishop T., 2004, UPC BAR CODE HAS BEE
   Blauvelt, 2016, SCHREIN MEDIPHARM IN
   Brian Urban, 2015, RFID START SENCORPWH
   Carbonell R. S., 1983, Mach. Learn, V1, P3, DOI [10.1007/978-3-662-12405-5, DOI 10.1007/978-3-662-12405-5]
   Chen C, 2016, IEEE ACM T COMPUT BI, V13, P417, DOI 10.1109/TCBB.2015.2511763
   Cozzella L, 2012, OPT LASER ENG, V50, P1359, DOI 10.1016/j.optlaseng.2012.05.016
   Dallas Martin, 2014, ANTICOUNTERFEITING P
   de Veij M, 2008, J PHARMACEUT BIOMED, V46, P303, DOI 10.1016/j.jpba.2007.10.021
   Dégardin K, 2015, FORENSIC SCI INT, V248, P15, DOI 10.1016/j.forsciint.2014.11.015
   ELTRONIS Speciality & Security Printing, 2016, SELF ADH TAMP EV SEA
   Food Drug Administration, 2013, FOOD DRUG ADM SAF IN
   Food Drug Administration, 2013, DRUG SUPPL CHAIN SEC
   Gad S.C., 2008, PHARM MANUFACTURING, V5
   Gena Somra, 2015, DEADL FAK VIAGR ONL
   Gillette Felix, 2013, INSIDE PFIZERS FIGHT
   GlobalData, 2015, US PHARM MARK VAL WI
   Gostin LO., 2013, Countering the Problem of Falsified and Substandard Drugs Committee on Understanding the Global Public Health Implications of
   Griffiths Alyn, 2013, SELF EXPIRING PACKAG
   Guala Closures Group, 2010, NEW TAMP EV CLOS GUA
   Han S, 2012, ADV MATER, V24, P5924, DOI 10.1002/adma.201201486
   Herold Virginia, 2013, CALIFORNIA E PEDIGRE
   Hocquet C, 2011, J CRYPTOGR ENG, V1, P79, DOI 10.1007/s13389-011-0005-z
   Holzgrabe U, 2011, J PHARMACEUT BIOMED, V55, P679, DOI 10.1016/j.jpba.2010.12.017
   Hong Yu, 2009, Proceedings 2009 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2009), P101, DOI 10.1109/RFIC.2009.5135499
   Hsieh Don, 2014, PHARM SUPPLY CHAIN S
   International Institute of Research Against Counterfeit Medicines, 2013, FAK DRUGS WEB
   Jain AK, 2004, IEEE T CIRC SYST VID, V14, P4, DOI 10.1109/TCSVT.2003.818349
   John W, 1978, US Patent, Patent No. [4,109,815, 4109815]
   Kanuparthi A., 2013, CYCAR 13 P 2013 ACM, P61
   KAY SM, 1981, P IEEE, V69, P1380, DOI 10.1109/PROC.1981.12184
   Lee YK, 2008, IEEE T COMPUT, V57, P1514, DOI 10.1109/TC.2008.148
   Lepre CA, 2004, CHEM REV, V104, P3641, DOI 10.1021/cr030409h
   Lodaya M., 2004, PHARM MANUFACTURING, P1
   Luypaert J, 2007, TALANTA, V72, P865, DOI 10.1016/j.talanta.2006.12.023
   Maurin JK, 2007, J PHARMACEUT BIOMED, V43, P1514, DOI 10.1016/j.jpba.2006.10.033
   Mayer-Schonberger V., 2014, BIG DATA REVOLUTION
   Nomura T, 2005, OPT ENG, V44, DOI 10.1117/1.1951568
   Packaging Digest Staff in Smart Packaging, 2008, HOL CAN STOP COUNT
   Park J J Hyuk, 2014, MULTIMEDIA UBIQUITOU, V240
   PHARMA, 2017, GLOB BLIST PACK IND
   PHILLIPS RW, 1990, P SOC PHOTO-OPT INS, V1323, P98, DOI 10.1117/12.22377
   Pipi Print and Packaging, 2017, NEER PERF TAMP EV TE
   Preradovic S, 2009, 2009 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, P13
   Preradovic S, 2009, IEEE T MICROW THEORY, V57, P1411, DOI 10.1109/TMTT.2009.2017323
   Prost Louie, 2017, FIGHT FAKE MED DEGEU, V1
   QuickLabel Systems, 2009, QUICKLABEL SYST INTR
   Ramesh K., 2012, INT J SCI ENG RES, V3, P6
   Rodgers Dirk, 2009, FLORIDA PEDIGREE LAW
   Russell StuartJonathan., 2003, ARTIF INTELL, V2
   Sacher S, 2016, METHOD PHARMACOL TOX, P311, DOI 10.1007/978-1-4939-2996-2_10
   Sahu Suraj Kumar, 2013, IJERA INT J ENG RES, V3, P4
   Satyanarayanan M, 2001, IEEE PERS COMMUN, V8, P10, DOI 10.1109/98.943998
   Scafi SHF, 2001, ANALYST, V126, P2218, DOI 10.1039/b106744n
   SCANDIT, 2015, TYP BARC CHOOS RIGHT
   SKS BOTTLE & PACKAGING, 2017, SHRINK BANDS
   Swedberg Claire, 2010, U TEAM SEES INGESTIB
   Taaneh, 2017, TAAN SOL
   Toscano Paul, 2011, DANGEROUS WORLD COUN
   U. S. Department of Health Food Human Services Center for Drug Evaluation Drug Administration and Office of Regulatory Affairs Research Office of the Commissioner, 2006, GUID IND PRESCR DRUG
   U. S. Food and Drug Administration, 2013, SEC SUPPL CHAIN PIL
   U. S. House of Representatives, 1906, PUR FOOD DRUG ACT PF
   UACJ Foil Corporation, 2017, PUSH PACK AL FOIL PH
   US Congress, 1938, FED FOOD DRUG COSM A
   Vankeirsbilck T, 2002, TRAC-TREND ANAL CHEM, V21, P869, DOI 10.1016/S0165-9936(02)01208-6
   Walet L, 2015, CHEM ENG NEWS, V93, P28
   Want R, 2006, IEEE PERVAS COMPUT, V5, P25, DOI 10.1109/MPRV.2006.2
   Wicker S.B., 1999, Reed-Solomon codes and their applications
   Wilson CharlesL., 2007, Intelligent and active packaging for fruits and vegetables, DOI DOI 10.1201/9781420008678
   World Health Organisation (WHO), 2013, DEADL MED CONT PAK
   World Health Organization, 1999, GOOD MAN PRACT SUPPL
   World Health Organization, 2011, DEF ACT PHARM INGR
   World Health Organization, 2000, GEN INF COUNT MED
   World Health Organization, 2012, ENS GOOD DISP PRACT
   WorldHealth Organization, 2007, ANT COUNT TECHN PROT
   Yang K, 2017, PHD THESIS, P1
   Yang K, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P7, DOI 10.1109/HST.2016.7495548
   Yang L, 2007, IEEE T MICROW THEORY, V55, P2894, DOI 10.1109/TMTT.2007.909886
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Yu Xiaoyang, 2013, INT J SECURITY ITS A, V7, P5
   Zhang Lu, 2006, P HIGH DENS MICR DES, P166
   Zhao Yao, 2015, RESELL VS DIRECT MOD
NR 91
TC 4
Z9 4
U1 2
U2 39
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 23
DI 10.1145/3144532
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900011
DA 2024-07-18
ER

PT J
AU Lee, W
   Han, K
   Wang, YZ
   Cui, TS
   Nazarian, S
   Pedram, M
AF Lee, Woojoo
   Han, Kyuseung
   Wang, Yanzhi
   Cui, Tiansong
   Nazarian, Shahin
   Pedram, Massoud
TI TEI-power: Temperature Effect Inversion-Aware Dynamic Thermal Management
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Ultralow power design; ultralow voltage; near-threshold voltage;
   temperature effect inversion; interconnect delay; FinFET
ID VOLTAGE; DELAY; DEPENDENCE; SUBSTRATE; CIRCUITS
AB FinFETs have emerged as a promising replacement for planar CMOS devices in sub-20nm technology nodes. However, based on the temperature effect inversion (TEI) phenomenon observed in FinFET devices, the delay characteristics of FinFET circuits in sub-, near-, and superthreshold voltage regimes may be fundamentally different from those of CMOS circuits with nominal voltage operation. For example, FinFET circuits may run faster in higher temperatures. Therefore, the existing CMOS-based and TEI-unaware dynamic power and thermal management techniques would not be applicable. In this article, we present TEI-power, a dynamic voltage and frequency scaling-based dynamic thermal management technique that considers the TEI phenomenon and also the superlinear dependencies of power consumption components on the temperature and outlines a real-time trade-off between delay and power consumption as a function of the chip temperature to provide significant energy savings, with no performance penalty-namely, up to 42% energy savings for small circuits where the logic cell delay is dominant and up to 36% energy savings for larger circuits where the interconnect delay is considerable.
C1 [Lee, Woojoo] Myongji Univ, Dept Elect Engn, Yongin, South Korea.
   [Han, Kyuseung] Elect & Telecommun Res Inst, Intelligent SoC Res Dept, Deajeon, South Korea.
   [Wang, Yanzhi] Syracuse Univ, Dept Elect Engn & Comp Sci, Syracuse, NY 13244 USA.
   [Cui, Tiansong; Nazarian, Shahin; Pedram, Massoud] Univ Southern Calif, Dept Elect & Elect Engn, Los Angeles, CA 90089 USA.
C3 Myongji University; Electronics & Telecommunications Research Institute
   - Korea (ETRI); Syracuse University; University of Southern California
RP Lee, W (corresponding author), Myongji Univ, Dept Elect Engn, Yongin, South Korea.
EM spacelee@mju.ac.kr; han@etri.re.kr; ywang393@syr.edu; tcui@usc.edu;
   shahin@usc.edu; pedram@usc.edu
RI Pedram, Massoud/M-9584-2017
OI Pedram, Massoud/0000-0002-2677-7307
FU software-hardware foundations program of the CISE Directorate of the
   National Science Foundation; ETRI - Korean government [16ZS1200]
FX This research was partially supported by grants from the
   software-hardware foundations program of the CISE Directorate of the
   National Science Foundation, and an ETRI grant funded by the Korean
   government (16ZS1200, NZV mu-grain Architecture for Ultra-Low Energy
   Processor).
CR Adler V, 1998, IEEE T CIRCUITS-II, V45, P607, DOI 10.1109/82.673643
   Ajami AH, 2005, IEEE T COMPUT AID D, V24, P849, DOI 10.1109/TCAD.2005.847944
   Alpert C, 1997, DES AUT CON, P588, DOI 10.1145/266021.266291
   [Anonymous], P ACM GREAT LAK S VL
   [Anonymous], THESIS
   [Anonymous], 2011, 2011 IEEE INT ELECT
   [Anonymous], 2013, INT TECHNOLOGY ROADM
   [Anonymous], CMOSVLSI DESIGN CIRC
   [Anonymous], IEEE T ELECT DEVICES
   [Anonymous], 2013, IEEE T VERY LARGE SC
   [Anonymous], P INT C COMP AID DES
   [Anonymous], 2013, IEEE T VERY LARGE SC
   Ashouei Maryam, 2010, Proceedings of the 2010 17th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2010), P285, DOI 10.1109/ICECS.2010.5724509
   Bansal A, 2006, ASIA S PACIF DES AUT, P237, DOI 10.1109/ASPDAC.2006.1594688
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Cai EM, 2015, ICCAD-IEEE ACM INT, P500, DOI 10.1109/ICCAD.2015.7372611
   Calimera Andrea, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P217, DOI 10.1145/1393921.1393978
   Calimera Andrea., 2008, P 18 ACM GREAT LAKES, P5
   Chang MH, 2013, IEEE INT SYMP CIRC S, P133, DOI 10.1109/ISCAS.2013.6571800
   Crupi F, 2012, IEEE T CIRCUITS-II, V59, P439, DOI 10.1109/TCSII.2012.2200171
   DHAR S, 1991, IEEE J SOLID-ST CIRC, V26, P32, DOI 10.1109/4.65707
   Dreslinski RG, 2010, P IEEE, V98, P253, DOI 10.1109/JPROC.2009.2034764
   Filanovsky IM, 2001, IEEE T CIRCUITS-I, V48, P876, DOI 10.1109/81.933328
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Hu Y, 2007, PROCEEDINGS OF SLIP '07: 2007 INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P95, DOI 10.1145/1231956.1231976
   Huang XJ, 2001, IEEE T ELECTRON DEV, V48, P880, DOI 10.1109/16.918235
   Jain S., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P66, DOI 10.1109/ISSCC.2012.6176932
   Jayaseelan R, 2009, DES AUT CON, P484
   Jung HS, 2008, DES AUT CON, P728
   Kasap S. O., 2006, PRINCIPLES ELECT MAT
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kim SY, 2007, IEEE T ELECTRON DEV, V54, P1259, DOI 10.1109/IED.2007.894605
   Lee W, 2014, I SYMPOS LOW POWER E, P105, DOI 10.1145/2627369.2627608
   Lee W, 2015, IEEE T COMPUT AID D, V34, P1110, DOI 10.1109/TCAD.2015.2396998
   Liao WP, 2005, IEEE T COMPUT AID D, V24, P1042, DOI 10.1109/TCAD.2005.850860
   Lillis J, 1996, IEEE J SOLID-ST CIRC, V31, P437, DOI 10.1109/4.494206
   Liu YZ, 2007, MATER SCI FORUM, V534-536, P1, DOI 10.4028/www.scientific.net/MSF.534-536.1
   Muttreja A, 2008, I CONF VLSI DESIGN, P220, DOI 10.1109/VLSI.2008.117
   Nalamalpu A, 2001, P IEEE INT ASIC C&E, P152, DOI 10.1109/ASIC.2001.954689
   Nowak EJ, 2004, IEEE CIRCUITS DEVICE, V20, P20, DOI 10.1109/MCD.2004.1263404
   PTM, 2011, Predictive technology model
   Pu Y, 2010, ICCAD-IEEE ACM INT, P625, DOI 10.1109/ICCAD.2010.5654219
   Sairam T, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P73
   Shin D, 2010, IEEE T IND INFORM, V6, P340, DOI 10.1109/TII.2010.2052059
   Soleimani S, 2008, INT C MICROELECTRON, P276, DOI 10.1109/ICM.2008.5393513
   Tam KH, 2005, DES AUT CON, P497
   VANGINNEKEN LPPP, 1990, 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4, P865, DOI 10.1109/ISCAS.1990.112223
   Xie Q, 2013, ICCAD-IEEE ACM INT, P242, DOI 10.1109/ICCAD.2013.6691125
   Zhai B, 2009, IEEE T VLSI SYST, V17, P1127, DOI 10.1109/TVLSI.2008.2007564
NR 49
TC 9
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 51
DI 10.1145/3019941
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200012
DA 2024-07-18
ER

PT J
AU Yan, JT
AF Yan, Jin-Tai
TI Layer Assignment of Escape Buses with Consecutive Constraints in PCB
   Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE PCB design; escape routing; internal and external conflict; layer
   assignment; bus routing
AB It is important for cost and reliability consideration to minimize the number of the used layers in a PCB design. In this article, given a set of n circular escape buses with their escape directions between two adjacent components and a set of m consecutive constraints on the escape buses, the problem of assigning the given escape buses between two adjacent components onto the minimized layers is first formulated for bus-oriented escape routing. Furthermore, an efficient approach is proposed to minimize the number of the used layers for the given escape buses with the consecutive constraints and assign the escape buses onto the available layers. Compared with Yan's approach [Yan and Chen 2012] for the layer assignment of the linear escape buses with no consecutive constraint and Ma's approach [Ma et al. 2011a] for the layer assignment of the circular escape buses with consecutive constraints, the experimental results show that the proposed approach obtains the same optimal results on the number of the used layers and reduces 43.6% and 90.5% of CPU time for the tested examples on the average, respectively.
C1 [Yan, Jin-Tai] Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
C3 Chung Hua University
RP Yan, JT (corresponding author), Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
EM yan@chy.edu.tw
RI Yan, Jin-Tai/AAE-9112-2022
OI Yan, Jin-Tai/0000-0002-7614-2545
CR Coombs Clyde., 2007, Printed Circuits Handbook
   Cormen T.H., 2000, INTRO ALGORITHMS
   Kong H, 2007, IEEE IC CAD, P390, DOI 10.1109/ICCAD.2007.4397296
   Ma Q, 2011, DES AUT CON, P176
   Ozdal MM, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P822, DOI 10.1109/ICCAD.2004.1382689
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P2784, DOI 10.1109/TCAD.2006.882584
   Qiang Ma, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P843, DOI 10.1109/ASPDAC.2011.5722308
   Tan Yan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P245
   Yan J. T., 2011, P ACM GREAT LAK S VL, P205
   Yan JT, 2012, INTEGRATION, V45, P341, DOI 10.1016/j.vlsi.2011.11.004
NR 10
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 45
DI 10.1145/3012010
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200006
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI <i>N</i>-Detection Test Sets for Circuits with Multiple Independent Scan
   Chains
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Broadside tests; design-for-testability; scan circuits; skewed-load
   tests; transition faults
ID GENERATION; PATTERNS; POWER
AB In a circuit with multiple independent scan chains, it is possible to operate groups of scan chains independently in functional or shift mode. This design-for-testability approach can be used to increase the quality of a test set. This article describes an N-detection test generation procedure for increasing the quality of a transition fault test set in such a circuit. The procedure uses the possibility of applying the same test, with the scan chains operating in different modes, to increase the numbers of detections without increasing the number of tests that need to be generated or stored on a tester. This results in reduced input storage requirements compared with a conventional N-detection test set and an increased number of applied tests. The increased quality of the test set is verified by its bridging fault coverage.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Acero Cesar, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342383
   Benware B, 2003, INT TEST CONF P, P1031, DOI 10.1109/TEST.2003.1271091
   BUTLER KM, 1991, ETC 91, P91
   Geuzebroek J., 2007, PROC INT TEST C ITC, P1, DOI DOI 10.1109/TEST.2007.4437649
   Kahng AB, 2013, ICCAD-IEEE ACM INT, P705, DOI 10.1109/ICCAD.2013.6691192
   Kantipudi K. R., 2006, P VLSI DES C
   Konuk H., 2015, P DES AUT C
   Kundu S., 2013, P DES AUT C
   Ma SC, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P663, DOI 10.1109/TEST.1995.529895
   Park I., 2008, IEEE Int. Test Conf, P1
   Pomeranz I, 2003, IEEE T COMPUT AID D, V22, P1663, DOI 10.1109/TCAD.2003.819424
   Pomeranz I, 2002, IEEE T COMPUT, V51, P1282, DOI 10.1109/TC.2002.1047753
   Pomeranz I., 2007, P AS TEST S
   Pomeranz I, 2016, IET COMPUT DIGIT TEC, V10, P12, DOI 10.1049/iet-cdt.2014.0191
   Pomeranz I, 2013, IEEE T VLSI SYST, V21, P1354, DOI 10.1109/TVLSI.2012.2207137
   Pomeranz I, 2011, IEEE VLSI TEST SYMP, P84, DOI 10.1109/VTS.2011.5783760
   Pomeranz I, 2012, IEEE T COMPUT, V61, P578, DOI 10.1109/TC.2011.39
   Ravi S., 2014, ACM T DES AUTOMAT EL, V19, P4
   Reddy SM, 1997, IEEE T COMPUT AID D, V16, P923, DOI 10.1109/43.644620
   Rosinger P, 2004, IEEE T COMPUT AID D, V23, P1142, DOI 10.1109/TCAD.2004.829797
   Sarrazin S., 2013, P DES AUT TEST EUR C
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   Venkataraman S, 2004, IEEE VLSI TEST SYMP, P23, DOI 10.1109/VTEST.2004.1299221
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
   Xiang D, 2016, IEEE T COMPUT AID D, V35, P499, DOI 10.1109/TCAD.2015.2474365
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Xijiang Lin, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P83, DOI 10.1109/ATS.2012.41
NR 27
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 68
DI 10.1145/2897514
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500014
DA 2024-07-18
ER

PT J
AU Qian, ZL
   Bogdan, P
   Tsui, CY
   Marculescu, R
AF Qian, Zhiliang
   Bogdan, Paul
   Tsui, Chi-Ying
   Marculescu, Radu
TI Performance Evaluation of NoC-Based Multicore Systems: From Traffic
   Analysis to NoC Latency Modeling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance evaluation; network-on-chips (NoCs); analytical model;
   average and maximum delay; simulation; traffic models
ID DETRENDED FLUCTUATION ANALYSIS; ON-CHIP; DELAY BOUNDS; NETWORKS; DESIGN;
   FLOW
AB In this survey, we review several approaches for predicting performance of Network-on-Chip (NoC)-based multicore systems, starting from the traffic models to the complex NoC models for latency evaluation. We first review typical traffic models to represent the application workloads in NoC. Specifically, we review Markovian and non-Markovian (e.g., self-similar or long-range memory-dependent) traffic models and discuss their applications on multicore platform design. Then, we review the analytical techniques to predict NoC performance under given input traffic. We investigate analytical models for average as well as maximum delay evaluation. We also review the developments and design challenges of NoC simulators. One interesting research direction in NoC performance evaluation consists of combining simulation and analytical models in order to exploit their advantages together. Toward this end, we discuss several newly proposed approaches that use hardware-based or learning-based techniques. Finally, we summarize several open problems and our perspective to address these challenges.
C1 [Qian, Zhiliang] Shanghai Jiao Tong Univ, Micro & Nano Dept, 600 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Bogdan, Paul] Univ Southern Calif, Ming Hsieh Dept Elect Engn, 3740 McClintock Ave, Los Angeles, CA 90089 USA.
   [Tsui, Chi-Ying] Hong Kong Univ Sci & Technol, Elect & Comp Engn Dept, Hong Kong, Hong Kong, Peoples R China.
   [Marculescu, Radu] Carnegie Mellon Univ, Elect & Comp Engn Dept, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
C3 Shanghai Jiao Tong University; University of Southern California; Hong
   Kong University of Science & Technology; Carnegie Mellon University
RP Qian, ZL (corresponding author), Shanghai Jiao Tong Univ, Micro & Nano Dept, 600 Dongchuan Rd, Shanghai 200240, Peoples R China.
EM qianzl@sjtu.edu.cn; pbogdan@usc.edu; eetsui@ust.hk; radum@cmu.edu
RI Marculescu, Radu/AAR-5320-2021; Bogdan, Paul/V-6865-2019; Bogdan,
   Paul/ITT-2991-2023
OI Tsui, Chi ying/0000-0002-8024-2637; Marculescu, Radu/0000-0003-1826-7646
FU Hong Kong Research Grants Council (RGC) [GRF619813]; HKUST Sponsorship
   Scheme for Targeted Strategic Partnerships; US National Science
   Foundation (NSF) CAREER Award [CPS-1453860]; CyberSEES [CCF-1331610];
   U.S. National Science Foundation (NSF) [CNS-1128624, CCF-1514206];
   Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1331610] Funding Source: National Science
   Foundation
FX This work was supported in part by the Hong Kong Research Grants Council
   (RGC) under Grant GRF619813, in part by the HKUST Sponsorship Scheme for
   Targeted Strategic Partnerships. P. B. acknowledges the support by the
   US National Science Foundation (NSF) CAREER Award CPS-1453860 and
   CyberSEES CCF-1331610. R. M. acknowledges partial support from the U.S.
   National Science Foundation (NSF) under grants CNS-1128624 and
   CCF-1514206.
CR Ababei C., 2012, NETWORK ON CHIPS NOC
   Abad P., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P99, DOI 10.1109/NOCS.2012.19
   Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], P 4 WORKSH CHIP MULT
   [Anonymous], 2010, P 6 ANN WORKSH MOD B
   [Anonymous], LECT NOTES COMPUTER
   [Anonymous], P SWED SYST ON CHIP
   [Anonymous], 1998, STAT LEARNING THEORY
   [Anonymous], 2006, Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS'06), DOI DOI 10.1109/MASCOTS.2006.9
   [Anonymous], TUTORIAL QUEUING THE
   [Anonymous], IEEE ACM INT S NETW
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2000, SELF SIMILAR NETWORK, DOI DOI 10.1002/047120644X
   [Anonymous], 2003, Principles and practices of interconnection networks
   Ardestani EK, 2013, INT S HIGH PERF COMP, P448, DOI 10.1109/HPCA.2013.6522340
   Arjomand M, 2010, IEEE T COMPUT AID D, V29, P1558, DOI 10.1109/TCAD.2010.2061171
   Arjomand M, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P470, DOI 10.1145/1542275.1542341
   Atlas, 2011, ATL ENV NETW ON CHIP
   Bekooij M., 2004, LECT NOTES COMPUTER, V3199
   Ben-Itzhak Y., 2011, Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, P161
   Ben-Itzhak Y, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P51, DOI 10.1109/SAMOS.2012.6404157
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Beran J., 1994, STAT LONG MEMORY PRO
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Bogdan P., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P231
   Bogdan Paul, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P241, DOI 10.1109/NOCS.2010.34
   Bogdan P., 2015, P 2015 9 IEEE ACM IN, P21
   Bogdan P, 2015, ICCAD-IEEE ACM INT, P170, DOI 10.1109/ICCAD.2015.7372566
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P508, DOI 10.1109/TCAD.2011.2111270
   Bogdan Paul., 2009, Proceedings, P461
   Bolch G., 2006, Queueing Networks and Markov Chains: Modeling and Performance Evaluation with Computer Science Applications, VSecond
   Borkar S, 2009, DES AUT CON, P93
   Carlson Trevor E., 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P2
   Casale G, 2008, INT CONF QUANT EVAL, P83, DOI 10.1109/QEST.2008.33
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Chang C.-S., 2000, TELEC NETW COMP SYST
   Chatterjee S, 2012, IEEE DES TEST COMPUT, V29, P80, DOI 10.1109/MDT.2012.2205998
   Connect, 2011, CONFIGURABLE NETWORK
   Dai WB, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P41, DOI 10.1109/NOCS.2014.7008760
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Danyao Wang, 2011, 2011 Fifth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P145
   Diamond JE, 2000, QUEUEING SYST, V34, P269, DOI 10.1023/A:1019165221472
   Donald GrossJ.F., 2008, Fundamentals of Queueing Theory, VFourth
   Du GM, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P49, DOI 10.1109/NOCS.2014.7008761
   Fischer E., 2013, Networks on Chip (NoCS), 2013 Seventh IEEE/ACM International Symposium on, P1
   FISCHER W, 1993, PERFORM EVALUATION, V18, P149, DOI 10.1016/0166-5316(93)90035-S
   Flich J., 2010, DESIGNING NETWORK CH
   Foroutan S, 2013, IEEE T COMPUT, V62, P1641, DOI 10.1109/TC.2012.85
   Gem5, 2009, GEM5 SIM
   Genko N, 2005, DES AUT TEST EUROPE, P246, DOI 10.1109/DATE.2005.5
   gMemNoCsim, 2011, GMEMNOCSIM SIM
   Graphite, 2010, GRAPH SIM
   Grecu C., 2007, INITIATIVE OPEN NETW
   Guz Z, 2007, VLSI DES, DOI 10.1155/2007/90941
   Hansson Andreas, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P211, DOI 10.1109/NOCS.2008.17
   Hestness J., 2010, 3 INT WORKSH NETW CH
   HNoC, 2013, HNOC SIM
   Hossain Hemayet, 2007, Proceedings of the International Conference on Information and Communication Technology, ICICT 2007, P254
   Hu JC, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P354, DOI 10.1109/ICCAD.2004.1382601
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Hu JC, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P234, DOI 10.1109/DATE.2004.1268854
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Hu P. C., 1997, 15 INT TEL C
   Ihlen EAF, 2012, FRONT PHYSIOL, V3, DOI 10.3389/fphys.2012.00141
   Jafari F, 2010, IEEE T COMPUT AID D, V29, P1973, DOI 10.1109/TCAD.2010.2063130
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Jiang Y., 2008, Stochastic Network Calculus
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Kantelhardt JW, 2002, PHYSICA A, V316, P87, DOI 10.1016/S0378-4371(02)01383-3
   Kiasari AE, 2008, EUROMICRO WORKSHOP P, P157, DOI 10.1109/PDP.2008.83
   Kiasari AE, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480755
   Kiasari AE, 2013, IEEE T VLSI SYST, V21, P113, DOI 10.1109/TVLSI.2011.2178620
   Kleinrock L., 1975, Queueing Systems-Volume 1: Theory, V1
   Klemm A, 2002, LECT NOTES COMPUT SC, V2324, P92
   KOBAYASHI H, 1974, J ACM, V21, P316, DOI 10.1145/321812.321827
   Kouvatsos D., 2005, International Journal of Simulation: Systems, Science & Technology, V6, P69
   Lee S, 2003, J PARALLEL DISTR COM, V63, P299, DOI 10.1016/S0743-7315(02)00055-2
   Lis M, 2011, INT SYM PERFORM ANAL, P175, DOI 10.1109/ISPASS.2011.5762734
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Lodde M., 2012, P 7 INT SUMM SCH ADV
   Lopes R, 2009, MED IMAGE ANAL, V13, P634, DOI 10.1016/j.media.2009.05.003
   Lu ZY, 2014, PROCEEDINGS OF THE 10TH EURO-ASIA CONFERENCE ON ENVIRONMENT AND CORPORATE SOCIAL RESPONSIBILITY: TOURISM, SOCIETY AND EDUCATION SESSION, PT III, P64
   Lysne O, 1998, MICROPROCESS MICROSY, V21, P491, DOI 10.1016/S0141-9331(98)00042-8
   Mackintosh IR, 2008, IEEE DES TEST COMPUT, V25, P504, DOI 10.1109/MDT.2008.145
   Mahadevan S, 2005, DES AUT TEST EUROPE, P780, DOI 10.1109/DATE.2005.22
   Marculescu R, 2007, FOUND TRENDS ELECTRO, V2, P371, DOI 10.1561/1000000011
   Min GY, 2004, IEEE T COMPUT, V53, P601, DOI 10.1109/TC.2004.1275299
   Mingche Lai, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P563
   Nayebi A, 2007, AMS 2007: FIRST ASIA INTERNATIONAL CONFERENCE ON MODELLING & SIMULATION ASIA MODELLING SYMPOSIUM, PROCEEDINGS, P128
   Netmaker, 2009, NETM INT NETW SIM
   Nikitin Nikita, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P571, DOI 10.1145/1687399.1687506
   NIRGAM, 2007, NIRGAM SIM
   Noxim, 2011, NOX SIM
   OCCN, 2003, OCCN MOD FRAM
   Öhmann D, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P57, DOI 10.1109/NOCS.2014.7008762
   Ogras UY, 2010, IEEE T COMPUT AID D, V29, P2001, DOI 10.1109/TCAD.2010.2061613
   Ould-Khaoua M, 1999, IEEE T COMPUT, V48, P1297, DOI 10.1109/12.817384
   Papamichael M. K., 2011, 2011 Fifth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P137
   Papamichael MK, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P37
   PARSEC, 2009, PARSEC BENCHM SUIT
   Paxson V., 1997, Computer Communication Review, V27, P5, DOI 10.1145/269790.269792
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Perez JR, 2005, LECT NOTES COMPUT SC, V3648, P1014
   Physionet, 2004, BRIEF OV MULT TIM SE
   Pinto C., 2011, 2011 Proceedings of 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2011), P53, DOI 10.1109/CCGrid.2011.64
   Prabhu S.T., 2010, THESIS
   Puente V, 2002, 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, P15, DOI 10.1109/EMPDP.2002.994207
   Pullini A, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P273
   Qian Y, 2010, PR IEEE COMP DESIGN, P52, DOI 10.1109/ICCD.2010.5647577
   Qian Y, 2010, IEEE T COMPUT AID D, V29, P802, DOI 10.1109/TCAD.2010.2043572
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Qian Y, 2009, ASIA S PACIF DES AUT, P7, DOI 10.1109/ASPDAC.2009.4796433
   Qian Yue., 2009, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, CODES+ISSS '09, P453, DOI 10.1145/1629435.1629497
   Qian Z., 2015, IEEE T COMPUT AID D, V99, P1
   Qian Z. L., 2013, P ACM IEEE DES AUT T
   Qian ZL, 2014, ASIA S PACIF DES AUT, P323, DOI 10.1109/ASPDAC.2014.6742910
   Rahmati Dara, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P579, DOI 10.1145/1687399.1687507
   Rahmati D, 2013, IEEE T COMPUT, V62, P452, DOI 10.1109/TC.2011.240
   Ryu B, 2000, IEEE SYMP COMP COMMU, P200, DOI 10.1109/ISCC.2000.860639
   Shah-Heydari S., 1998, ICT '98. International Conference on Telecommunications. Bridging East and West Through Telecommunications, P435
   Shah-Heydari S, 2000, TELECOMMUN SYST, V15, P273, DOI 10.1023/A:1019199013546
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Shi Z, 2010, REAL-TIME SYST, V46, P360, DOI 10.1007/s11241-010-9108-3
   Simics, 2012, SIM SIM
   SPLASH-2, 2007, MOD SPLASH 2 BENCHM
   Spradling C. D., 2007, SIGARCH COMPUTER ARC, V35
   Stergiou S, 2005, DES AUT TEST EUROPE, P1188, DOI 10.1109/DATE.2005.1
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Varatkar G, 2002, DES AUT CON, P795, DOI 10.1109/DAC.2002.1012731
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Wang Z, 2014, IEEE COMP SOC ANN, P481, DOI 10.1109/ISVLSI.2014.36
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
   Wolkotte PT, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P323
   WOO SC, 1995, P 22 INT S COMP ARCH
   Wormsim, 2008, WORMS SIM
   Wu YL, 2010, J SUPERCOMPUT, V51, P115, DOI 10.1007/s11227-009-0265-x
   Yoshihara T, 2001, TELECOMMUN SYST, V17, P185, DOI 10.1023/A:1016616406118
   Zhao XY, 2013, J ANAL METHODS CHEM, V2013, DOI 10.1155/2013/581093
   Zolghadr M., 2011, 2011 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2011), P83, DOI 10.1109/MEMCOD.2011.5970514
NR 141
TC 11
Z9 13
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 52
DI 10.1145/2870633
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000017
DA 2024-07-18
ER

PT J
AU Lukasiewycz, M
   Mundhenk, P
   Steinhorst, S
AF Lukasiewycz, Martin
   Mundhenk, Philipp
   Steinhorst, Sebastian
TI Security-Aware Obfuscated Priority Assignment for Automotive CAN
   Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; CAN; priority assignment; automotive;
   security
ID CONTROLLER-AREA-NETWORK; OPTIMIZATION
AB Security in automotive in-vehicle networks is an increasing problem with the growing connectedness of road vehicles. This article proposes a security-aware priority assignment for automotive controller area network (CAN) platforms with the aim of mitigating scaling effects of attacks on vehicle fleets. CAN is the dominating field bus in the automotive domain due to its simplicity, low cost, and robustness. While messages might be encrypted to enhance the security of CAN systems, their priorities are usually identical for automotive platforms, comprising generally a large number of vehicle models. As a result, the identifier uniquely defines which message is sent, allowing attacks to scale across a fleet of vehicles with the same platform. As a remedy, we propose a methodology that is capable of determining obfuscated message identifiers for each individual vehicle. Since identifiers directly represent message priorities, the approach has to take the resulting response time variations into account while satisfying application deadlines for each vehicle schedule separately. Our approach relies on Quadratically Constrained Quadratic Program (QCQP) solving in two stages, specifying first a set of feasible fixed priorities and subsequently bounded priorities for each message. With the obtained bounds, obfuscated identifiers are determined, using a very fast randomized sampling. The experimental results, consisting of a large set of synthetic test cases and a realistic case study, give evidence of the efficiency of the proposed approach in terms of scalability. The results also show that the diversity of obtained identifiers is effectively optimized with our approach, resulting in a very good obfuscation of CAN messages in in-vehicle communication.
C1 [Lukasiewycz, Martin; Mundhenk, Philipp; Steinhorst, Sebastian] TUM CREATE Ltd, Singapore, Singapore.
RP Lukasiewycz, M (corresponding author), TUM CREATE Ltd, Singapore, Singapore.
EM martin.lukasiewycz@tum-create.edu
OI Steinhorst, Sebastian/0000-0002-4096-2584
FU Singapore National Research Foundation under Campus for Research
   Excellence and Technological Enterprise (CREATE) programme
FX This work was financially supported by the Singapore National Research
   Foundation under its Campus for Research Excellence and Technological
   Enterprise (CREATE) programme.
CR [Anonymous], 2003, HONEYPOTS TRACKING H
   [Anonymous], 2005, FLEXRAY COMMUNICATIO
   [Anonymous], 2014, IEEE T INTELL TRANSP
   AUTOSAR GbR, 2014, SPECIFICATION OF RTE
   Bello LL., 2011, ACM SIGBED REV, V8, P7, DOI DOI 10.1145/2095256.2095257
   Bosch, 1991, CONTROLLER AREA NETW
   Caliebe P., 2011, 2011 IEEE International Conference on Computer Applications and Industrial Electronics (ICCAIE 2011), P67, DOI 10.1109/ICCAIE.2011.6162106
   Checkoway S., 2011, PROCEEDINGS OF THE 2
   Davare A, 2007, DES AUT CON, P278, DOI 10.1109/DAC.2007.375172
   Davis RI, 2007, REAL-TIME SYST, V35, P239, DOI 10.1007/s11241-007-9012-7
   Di Natale M., 2010, P IEEE C EM TECHN FA, P1
   Di Natale M, 2010, P IEEE, V98, P603, DOI 10.1109/JPROC.2009.2039550
   Gurobi Optimization Inc, 2015, GUROBI OPTIMIZER REF
   Hamann A, 2004, REAL TIM SYST SYMP P, P469, DOI 10.1109/REAL.2004.17
   Han G., 2014, PROCEEDINGS OF THE C, P1
   Harding John, 2014, TECHNICAL REPORT DOT
   Hartwich F., 2012, CAN FLEXIBLE DATA RA, P10
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Lin C.-W., 2014, IEEE EMBED SYST LETT, VPP, P99
   Lin CW, 2013, ICCAD-IEEE ACM INT, P115, DOI 10.1109/ICCAD.2013.6691106
   Lisper B, 2001, 13TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, P13
   Lukasiewycz M, 2013, DES AUT TEST EUROPE, P982
   Matic S, 2005, REAL TIM SYST SYMP P, P99
   Metzner A, 2006, REAL TIM SYST SYMP P, P147, DOI 10.1109/RTSS.2006.44
   Miller C., 2013, PROCEEDINGS OF DEF C
   Miller C., 2014, P BLACK HAT
   Mundhenk P., 2015, P C DES AUT TEST EUR
   Reimann F., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P135
   Reimann F, 2011, DES AUT CON, P393
   Sagstetter F, 2013, DES AUT TEST EUROPE, P458
   Shacham H., 2004, ACM COMPUTER COMMUNI, P298, DOI 10.1145/1030083.1030124
   TINDELL K, 1995, CONTROL ENG PRACT, V3, P1163, DOI 10.1016/0967-0661(95)00112-8
   Tindell Ken, 1995, TECHNICAL REPORT
   Wilhelm B., 1997, Transforming automobile assembly, P146, DOI DOI 10.1007/978-3-642-60374-7_12
   Zalman R., 2014, DES AUT C DAC 2014 5, P1
   Zheng W., 2007, P C DES
   Zhu Q, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362352
NR 39
TC 21
Z9 23
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 32
DI 10.1145/2831232
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400014
DA 2024-07-18
ER

PT J
AU Cheng, HY
   Irwin, MJ
   Xie, Y
AF Cheng, Hsiang-Yun
   Irwin, Mary Jane
   Xie, Yuan
TI Adaptive Burst-Writes (ABW): Memory Requests Scheduling to Reduce
   Write-Induced Interference
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Memory controller; memory subsystem; memory request
   scheduling; writeback-aware management
ID MAIN MEMORY; POWER; PERFORMANCE
AB Main memory latencies have become a major performance bottleneck for chip-multiprocessors (CMPs). Since reads are on the critical path, existing memory controllers prioritize reads over writes. However, writes must be eventually processed when the write queue is full. These writes are serviced in a burst to reduce the bus turnaround delay and increase the row-buffer locality. Unfortunately, a large number of reads may suffer long queuing delay when the burst-writes are serviced. The long write latency of future nonvolatile memory will further exacerbate the long queuing delay of reads during burst-writes.
   In this article, we propose a run-time mechanism, Adaptive Burst-Writes (ABW), to reduce the queuing delay of reads. Based on the row-buffer hit rate of writes and the arrival rate of reads, we dynamically control the number of writes serviced in a burst to trade off the write service time and the queuing latency of reads. For prompt adjustment, our history-based mechanism further terminates the burst-writes earlier when the row-buffer hit rate of writes in the previous burst-writes is low. As a result, our policy improves system throughput by up to 28% (average 10%) and 43% (average 14%) in CMPs with DRAM-based and PCM-based main memory.
C1 [Cheng, Hsiang-Yun; Irwin, Mary Jane] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   [Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; University of California System; University of
   California Santa Barbara
RP Cheng, HY (corresponding author), Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM hoc5108@cse.psu.edu; mji@cse.psu.edu; yuanxie@ece.ucsb.edu
RI Cheng, Hsiang-Yun/ABC-3232-2020
OI Cheng, Hsiang-Yun/0000-0002-8983-9835
FU NSF [1500848, 1461698, 1213052, 1017277]; Department of Energy
   [DE-SC0005026]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1461698] Funding Source:
   National Science Foundation
FX This work is supported in part by NSF grants 1500848, 1461698, 1213052,
   1017277, and Department of Energy under Award Number DE-SC0005026.
CR [Anonymous], 1995, IEEE Computer Society Technical Committee on Computer Architecture Newsletter
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], 2010, COMPUTER ARITHMETIC
   [Anonymous], P IEEE INT SOL STAT
   [Anonymous], 2014, ELECT J DIFF EQU, DOI DOI 10.1049/CP.2014.0129
   [Anonymous], 2007, Memory Systems: Cache, DRAM, Disk
   [Anonymous], 2014, IEEE NONVOLATILE MEM, DOI DOI 10.1109/NVMSA.2014.6927191
   [Anonymous], 2009, P 36 ANN INT S COMP
   [Anonymous], P 9 INT C ARCH SUPP
   [Anonymous], 2009, P 36 ANN INT S COMP
   Awasthi Manu, 2010, P 19 INT C PAR ARCH
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chatterjee Niladrish, 2012, P 18 IEEE INT S HIGH
   Cho S., 2009, P 42 ANN IEEE ACM IN
   Dhiman G, 2009, DES AUT CON, P664
   Dimin Niu, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P193, DOI 10.1109/ASPDAC.2010.5419895
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Hu JT, 2011, IEEE T COMPUT AID D, V30, P584, DOI 10.1109/TCAD.2010.2097307
   HUR I, 2004, P 37 ANN IEEE ACM IN
   Hur I, 2007, ACM T COMPUT SYST, V25, DOI 10.1145/1314299.1314301
   Jiang L, 2014, CONF PROC INT SYMP C, P397, DOI 10.1109/ISCA.2014.6853194
   Kim D, 2012, DES AUT CON, P888
   Kim Y., 2010, P 43 ANN IEEE ACM IN
   Kim Yoongu, 2010, P 16 IEEE INT S HIGH
   Kim Y, 2012, DES AUT CON, P897
   Kwon Suknam, 2012, P C DES AUT TEST EUR, P264
   LAI CY, 2014, P 19 AS S PAC DES AU, P604
   Lam C, 2008, 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, P132, DOI 10.1109/VTSA.2008.4530832
   Lee Chang Joo, 2010, TRHPS2010007
   Lee Hsien-Hsin S., 2000, P 33 ANN ACM IEEE IN
   Mirhoseini A, 2012, DES AUT CON, P68
   Mutlu O., 2007, P 40 ANN IEEE ACM IN
   Mutlu Onur, 2008, P 35 ANN INT S COMP
   Natarajan C., 2004, P 3 WORKSH MEM PERF
   Park H, 2011, DES AUT CON, P59
   Poremba M., 2012, P IEEE COMP SOC ANN
   QURESHI M., 2010, P IEEE 16 INT S HIGH, P1
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Rixner S., 2000, P 27 ANN INT S COMP
   Rodríguez-Rodríguez R, 2013, DES AUT TEST EUROPE, P93
   Shao Jun, 2007, P IEEE 13 INT S HIGH
   Stuecheli J., 2010, P 37 ANN INT S COMP
   Wang Zhe, 2012, P 39 ANN INT S COMP
   Yazhi Huang, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P129, DOI 10.1109/ASPDAC.2011.5722171
   Yue JH, 2013, DES AUT TEST EUROPE, P386
   Zhang GF, 2012, DES AUT CON, P876
   Zhang W., 2009, P 18 INT C PAR ARCH
   Zhang XW, 2013, I SYMPOS LOW POWER E, P217, DOI 10.1109/ISLPED.2013.6629297
   Zhou M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086732
   Zhou Ping, 2009, P 36 ANN INT S COMP
NR 50
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 7
DI 10.1145/2753757
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700007
OA Bronze
DA 2024-07-18
ER

PT J
AU Duan, Q
   Zeng, J
   Chakrabarty, K
   Dispoto, G
AF Duan, Qing
   Zeng, Jun
   Chakrabarty, Krishnendu
   Dispoto, Gary
TI Data-Driven Optimization of Order Admission Policies in a Digital Print
   Factory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Machine learning; prediction; optimization; Design; Algorithms;
   Performance
ID SUPPORT VECTOR MACHINES; PREDICTION
AB On-demand digital print service is an example of a real-time embedded enterprise system. It offers mass customization and exemplifies personalized manufacturing services. Once a print order is submitted to the print factory by a client, the print service provider (PSP) needs to make a real-time decision on whether to accept or refuse this order. Based on the print factory's current capacity and the order's properties and requirements, an order is refused if its acceptance is not profitable for the PSP. The order is accepted with the most appropriate due date in order to maximize the profit that can result from this order. We have developed an automated learning-based order admission framework that can be embedded into an enterprise environment to provide real-time admission decisions for new orders. The framework consists of three classifiers: Support Vector Machine (SVM), Decision Tree (DT), and Bayesian Probabilistic Model (BPM). The classifiers are trained by history orders and used to predict completion status for new orders. A decision integration technique is implemented to combine the results of the classifiers and predict due dates. Experimental results derived using real factory data from a leading print service provider and Weka open-source software show that the order completion status prediction accuracy is significantly improved by the decision integration strategy. The proposed multiclassifier model also outperforms a standalone regression model.
C1 [Duan, Qing] Duke Univ, San Jose, CA 95131 USA.
   [Zeng, Jun; Dispoto, Gary] Hewlett Packard Labs, Palo Alto, CA 94304 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, San Jose, CA 95131 USA.
C3 Hewlett-Packard
RP Duan, Q (corresponding author), Duke Univ, 2211 N First St, San Jose, CA 95131 USA.
EM qingd7@gmail.com
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU HP Labs Open Innovation Research Program
FX This work was supported by a grant from HP Labs Open Innovation Research
   Program. J. Zeng and G. Dispoto would also like to thank collaborators
   at Reischling Press, Inc.
CR Aggarwal SK, 2009, INT J ELEC POWER, V31, P13, DOI 10.1016/j.ijepes.2008.09.003
   [Anonymous], P 18 ACM SIGKDD INT
   [Anonymous], P 13 INT C MACH LEAR
   [Anonymous], FUTURE PRINT PUBLISH
   [Anonymous], P IEEE INSRT MEAS TE
   [Anonymous], 2006, 2006 9 INT C CONTR A
   [Anonymous], MATH THEORY EVIDENCE
   [Anonymous], P 3 INT C INT AI OR
   [Anonymous], 2003, NEURAL COMPUT
   [Anonymous], PROBABILITY STAT REL
   [Anonymous], P 13 IEEE JOINT INT
   [Anonymous], IEEE T AUTO IN PRESS
   Awad M., 2015, Neural Information Processing-Letters and Reviews, P67, DOI [DOI 10.1007/978-1-4302-5990-94, 10.1007/978-1-4302-5990-9_4, DOI 10.1007/978-1-4302-5990-9_4]
   Berger J. O., 1985, STAT DECISION THEORY, DOI DOI 10.1007/978-1-4757-4286-2
   Bernardo JM., 2009, BAYESIAN THEORY
   Boston JR, 2000, IEEE T SYST MAN CY C, V30, P45, DOI 10.1109/5326.827453
   Chapelle O, 1999, IEEE T NEURAL NETWOR, V10, P1055, DOI 10.1109/72.788646
   Ding HP, 2012, DES AUT CON, P412
   Dong B, 2005, ENERG BUILDINGS, V37, P545, DOI 10.1016/j.enbuild.2004.09.009
   Gokce EI, 2011, IEEE T AUTOM SCI ENG, V8, P228, DOI 10.1109/TASE.2010.2064305
   Guyon Isabelle, 2003, J MACH LEARN RES, V3, P1157, DOI DOI 10.1162/153244303322753616
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Han J., 2012, Data Mining, P393, DOI [DOI 10.1016/B978-0-12-381479-1.00009-5, 10.1016/B978-0-12-381479-1.00009-5]
   Hsu C.-W., 2003, PRACTICAL GUIDE SUPP
   Huang J, 2003, THIRD IEEE INTERNATIONAL CONFERENCE ON DATA MINING, PROCEEDINGS, P553
   JAYNES ET, 1957, PHYS REV, V106, P620, DOI 10.1103/PhysRev.106.620
   Jesneck JL, 2006, MED PHYS, V33, P2945, DOI 10.1118/1.2208934
   Jun Zeng, 2011, 2011 Annual SRII Global Conference (SRII), P120, DOI 10.1109/SRII.2011.24
   Kaminsky P., 2004, Handbook of Scheduling Algorithms, Models and Performance Analysis, V20, P1
   Kipphan H., 2001, Handbook of Print Media: Technologies and Production Methods
   Ma D, 2013, IEEE T COMPUT AID D, V32, P1920, DOI 10.1109/TCAD.2013.2275252
   Mandrake L, 2012, ACM T INTEL SYST TEC, V3, DOI 10.1145/2337542.2337562
   Meyer BH, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2535575
   Milenova B.L., 2005, Proceedings of the 31st International Conference on Very Large Data Bases, P1152
   Monostori L, 2003, ENG APPL ARTIF INTEL, V16, P277, DOI 10.1016/S0952-1976(03)00078-2
   Nassif LN, 2007, CONCURR COMP-PRACT E, V19, P1253, DOI 10.1002/cpe.1101
   Platt J., 1998, Advances in Kernel Methods-Support Vector Learning
   Pongracz R, 2001, PHYS CHEM EARTH PT B, V26, P663, DOI 10.1016/S1464-1909(01)00066-1
   Powers DMW, 2020, J MACH LEARN TECHNOL, P37, DOI DOI 10.9735/2229-3981
   Quinlan J. R., 1986, Machine Learning, V1, P81, DOI 10.1007/BF00116251
   Rosales R, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2594481
   SAFAVIAN SR, 1991, IEEE T SYST MAN CYB, V21, P660, DOI 10.1109/21.97458
   Schneider R, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2647954
   Shin CK, 2000, INT J PROD RES, V38, P4261, DOI 10.1080/00207540050205073
   Smith S. F., 1992, Production Planning and Control, V3, P350, DOI 10.1080/09537289208919407
   Smola AJ, 2004, STAT COMPUT, V14, P199, DOI 10.1023/B:STCO.0000035301.49549.88
   Spohrer J, 2007, COMPUTER, V40, P71, DOI 10.1109/MC.2007.33
   Suen CY, 2000, LECT NOTES COMPUT SC, V1857, P52
   Tu CH, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2566660
   Vapnik V., 1999, NATURE STAT LEARNING
   Wu XD, 2008, KNOWL INF SYST, V14, P1, DOI 10.1007/s10115-007-0114-2
   Zeng J, 2010, J IMAGING SCI TECHN, V54, DOI 10.2352/J.ImagingSci.Technol.2010.54.6.060401
   Zhang XS, 2012, ACM T INTEL SYST TEC, V3, DOI 10.1145/2337542.2337560
NR 53
TC 2
Z9 2
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 21
DI 10.1145/2699836
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900005
DA 2024-07-18
ER

PT J
AU Lee, J
   Li, S
   Kim, H
   Yalamanchili, S
AF Lee, Jaekyu
   Li, Si
   Kim, Hyesoon
   Yalamanchili, Sudhakar
TI Adaptive Virtual Channel Partitioning for Network-on-Chip in
   Heterogeneous Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Heterogeneous architecture; on-chip network;
   quality-of-service
ID QUALITY-OF-SERVICE; HIGH-PERFORMANCE; BEST-EFFORT; DESIGN;
   COMMUNICATION; MECHANISM; SYSTEM
AB Current heterogeneous chip-multiprocessors (CMPs) integrate a GPU architecture on a die. However, the heterogeneity of this architecture inevitably exerts different pressures on shared resource management due to differing characteristics of CPU and GPU cores. We consider how to efficiently share on-chip resources between cores within the heterogeneous system, in particular the on-chip network. Heterogeneous architectures use an on-chip interconnection network to access shared resources such as last-level cache tiles and memory controllers, and this type of on-chip network will have a significant impact on performance.
   In this article, we propose a feedback-directed virtual channel partitioning (VCP) mechanism for on-chip routers to effectively share network bandwidth between CPU and GPU cores in a heterogeneous architecture. VCP dedicates a few virtual channels to CPU and GPU applications with separate injection queues. The proposed mechanism balances on-chip network bandwidth for applications running on CPU and GPU cores by adaptively choosing the best partitioning configuration. As a result, our mechanism improves system throughput by 15% over the baseline across 39 heterogeneous workloads.
C1 [Lee, Jaekyu; Kim, Hyesoon] Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
   [Li, Si; Yalamanchili, Sudhakar] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology;
   University System of Georgia; Georgia Institute of Technology
RP Lee, J (corresponding author), Georgia Inst Technol, Sch Comp Sci, Atlanta, GA 30332 USA.
EM jaekyu.lee@cc.gatech.edu
OI Lee, Jaekyu/0000-0002-0574-5381
FU National Science Foundation (NSF) CARRER [CCF 1054830, CNS 0855110];
   Sandia National Laboratories; Direct For Computer & Info Scie & Enginr;
   Division of Computing and Communication Foundations [1054830] Funding
   Source: National Science Foundation
FX We gratefully acknowledge the support of the National Science Foundation
   (NSF) CARRER CCF 1054830, CNS 0855110, and Sandia National Laboratories.
   Any opinions, findings and conclusions or recommendations expressed in
   this material are those of the authors and do not necessarily reflect
   those of NSF or Sandia Lab.
CR Abts D, 2009, CONF PROC INT SYMP C, P451, DOI 10.1145/1555815.1555810
   AMD, 2011, AMD ACC PROCESSINGUN
   [Anonymous], 2003, Principles and practices of interconnection networks
   Ausavarungnirun R, 2012, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA.2012.6237036
   Bakhoda A., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P421, DOI 10.1109/MICRO.2010.50
   Beigné E, 2005, INT SYMP ASYNCHRON C, P54, DOI 10.1109/ASYNC.2005.10
   Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Bjerregaard T, 2006, ACM COMPUT SURV, V38, P1, DOI 10.1145/1132952.1132953
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Chang D. W., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P408, DOI 10.1109/FPL.2010.85
   Chang K. K., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P9, DOI 10.1109/SBAC-PAD.2012.44
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Choi Y, 2004, J PARALLEL DISTR COM, V64, P606, DOI [10.1016/j.jpdc.2003.09.006, 10.1016/j.jpdc.2004.09.006]
   Das Reetuparna, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P280, DOI 10.1145/1669112.1669150
   Das R, 2010, CONF PROC INT SYMP C, P106, DOI 10.1145/1816038.1815976
   Duato J, 2005, INT S HIGH PERF COMP, P108, DOI 10.1109/HPCA.2005.1
   Duato J., 1997, INTERCONNECTION NETW
   Evripidou M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P21, DOI 10.1109/ISVLSI.2012.44
   Goossens K, 2005, DES AUT TEST EUROPE, P1182, DOI 10.1109/DATE.2005.11
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Goossens K, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P423, DOI 10.1109/DATE.2002.998309
   Grot Boris, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P268, DOI 10.1145/1669112.1669149
   Grot B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P401, DOI 10.1145/2024723.2000112
   Hansson A, 2009, DES AUT TEST EUROPE, P250
   Harmanci MD, 2005, IEEE INT SYMP CIRC S, P1782, DOI 10.1109/ISCAS.2005.1464954
   HPARCH RESEARCH GROUP, 2011, MACSIM
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jaleel A, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P208, DOI 10.1145/1454115.1454145
   Jeong MK, 2012, DES AUT CON, P850
   Kim SB, 2004, 13TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES, PROCEEDINGS, P111
   Kim Y. H., 2010, 2010 IEEE 37th International Conference on Plasma Sciences (ICOPS 2010), DOI 10.1109/PLASMA.2010.5534009
   Lai MC, 2008, DES AUT CON, P630
   Lee JW, 2008, CONF PROC INT SYMP C, P89, DOI 10.1109/ISCA.2008.31
   Lee J, 2012, INT S HIGH PERF COMP, P91
   Leung LF, 2006, DES AUT CON, P833, DOI 10.1109/DAC.2006.229271
   Liang H, 2004, IEEE T VLSI SYST, V12, P711, DOI [10.1109/tvlsi.2004.830919, 10.1109/TVLSI.2004.830919]
   Liang J, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P37, DOI 10.1109/PACT.2000.888329
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Marescaux T, 2007, DES AUT CON, P116, DOI 10.1109/DAC.2007.375136
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Mishra AK, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P389, DOI 10.1145/2024723.2000111
   Muralidhara SP, 2011, INT SYMP MICROARCH, P374
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Mutlu O, 2007, INT SYMP MICROARCH, P146
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Nicopoulos CA, 2006, INT SYMP MICROARCH, P333
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   NVIDIA, FERM NVIDIAS NEXT GE
   NVIDIA, PROJ DENV
   OGRAS U. Y., 2008, ACM T DES AUTOM ELEC, V13
   Patil H, 2004, INT SYMP MICROARCH, P81
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2007, CONF PROC INT SYMP C, P381, DOI 10.1145/1273440.1250709
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   Rostislav D, 2005, INT SYMP ASYNCHRON C, P44, DOI 10.1109/ASYNC.2005.11
   Srikantaiah Shekhar, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P517, DOI 10.1145/1669112.1669177
   STEFAN R., 2012, IEEE T COMPUT, V99
   Suh GE, 2004, J SUPERCOMPUT, V28, P7, DOI 10.1023/B:SUPE.0000014800.27383.8f
   TAMIR Y, 1992, IEEE T COMPUT, V41, P725, DOI 10.1109/12.144624
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   THE IMPACT RESEARCH GROUP UIUC, PARB BENCHM SUIT
   Trivino F., 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P473, DOI 10.1109/PDP.2012.47
   van den Brand JW, 2007, DES AUT TEST EUROPE, P948
   Varatkar G, 2002, DES AUT CON, P795, DOI 10.1109/DAC.2002.1012731
   Weber WD, 2005, DES AUT TEST EUROPE, P1232, DOI 10.1109/DATE.2005.33
   Xie YJ, 2009, CONF PROC INT SYMP C, P174, DOI 10.1145/1555815.1555778
   Yang Y, 2012, INT S HIGH PERF COMP, P103
   Yoongu Kim, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P65, DOI 10.1109/MICRO.2010.51
   Yuan George L., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P34, DOI 10.1145/1669112.1669119
NR 69
TC 14
Z9 22
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 48
DI 10.1145/2504906
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100004
DA 2024-07-18
ER

PT J
AU Shen, H
   Tan, Y
   Lu, J
   Wu, Q
   Qiu, QR
AF Shen, Hao
   Tan, Ying
   Lu, Jun
   Wu, Qing
   Qiu, Qinru
TI Achieving Autonomous Power Management Using Reinforcement Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Performance; Power management;
   thermal management; machine learning; computer
ID DYNAMIC THERMAL MANAGEMENT; PREDICTION; MEMORY
AB System level power management must consider the uncertainty and variability that come from the environment, the application and the hardware. A robust power management technique must be able to learn the optimal decision from past events and improve itself as the environment changes. This article presents a novel on-line power management technique based on model-free constrained reinforcement learning (Q-learning). The proposed learning algorithm requires no prior information of the workload and dynamically adapts to the environment to achieve autonomous power management. We focus on the power management of the peripheral device and the microprocessor, two of the basic components of a computer. Due to their different operating behaviors and performance considerations, these two types of devices require different designs of Q-learning agent. The article discusses system modeling and cost function construction for both types of Q-learning agent. Enhancement techniques are also proposed to speed up the convergence and better maintain the required performance (or power) constraint in a dynamic system with large variations. Compared with the existing machine learning based power management techniques, the Q-learning based power management is more flexible in adapting to different workload and hardware and provides a wider range of power-performance tradeoff.
C1 [Shen, Hao; Qiu, Qinru] Syracuse Univ, Syracuse, NY 13244 USA.
   [Tan, Ying; Lu, Jun] SUNY Binghamton, Binghamton, NY 13902 USA.
   [Wu, Qing] USAF, Res Lab, Arlington, VA USA.
C3 Syracuse University; State University of New York (SUNY) System; State
   University of New York (SUNY) Binghamton; United States Department of
   Defense; United States Air Force
RP Shen, H (corresponding author), Syracuse Univ, Syracuse, NY 13244 USA.
EM shenao.ee.seu@gmail.com
OI Lu, Jun/0000-0001-9303-6552
FU NSF [CNS-0845947]; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1203986] Funding Source: National Science
   Foundation
FX This work is supported in part by NSF under grant CNS-0845947.
CR ABDELZAHER T., 2008, INTRO CONTROL THEORY
   Agarwal Y., 2010, Proceedings Of The USENIX 2010 Annual Technical Conference (USENIX ATC'10), P22
   Ahmad IU, 2008, J MANAGE ENG, V24, P1, DOI 10.1061/(ASCE)0742-597X(2008)24:1(1)
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], NSWCSETR9410
   [Anonymous], 2007, ADV NEURAL INFO PROC
   [Anonymous], 2009, P 19 EUR C CIRC THEO
   [Anonymous], P AG 2001 WORKSH LEA
   [Anonymous], P 11 INT C MACH LEAR
   [Anonymous], 2004, TCAD2004
   AYOUB R., 2012, P IEEE 18 INT S HIGH, P1
   Ayoub R, 2011, IEEE T COMPUT AID D, V30, P1359, DOI 10.1109/TCAD.2011.2153852
   Ayoub R, 2009, I SYMPOS LOW POWER E, P99
   Cai L, 2006, IEEE T COMPUT AID D, V25, P2697, DOI 10.1109/TCAD.2006.882587
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P1301, DOI 10.1109/TCAD.2010.2049045
   Choudhary P, 2009, IEEE T VLSI SYST, V17, P427, DOI 10.1109/TVLSI.2008.2005309
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Coskun AK, 2008, DES AUT CON, P890
   Coskun AK, 2009, IEEE T COMPUT AID D, V28, P1503, DOI 10.1109/TCAD.2009.2026357
   Coskun AK, 2008, ASIA S PACIF DES AUT, P452
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   Fei Y., 2008, ACM TECS, V7
   Fei Y., 2007, ACM T EMBED COMPUT S, V7, p2:1
   Gniady C, 2006, IEEE T COMPUT, V55, P641, DOI 10.1109/TC.2006.87
   Hwang CH, 2000, ACM T DES AUTOMAT EL, V5, P226, DOI 10.1145/335043.335046
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Kansal A, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274870
   Langen P., 2006, Proceeding Of International Parallel And Distributed Processing Symposium (IPDPS'06,), P60
   Liu W, 2010, DES AUT TEST EUROPE, P602
   Liu YP, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P204
   Martínez JF, 2009, IEEE MICRO, V29, P8, DOI 10.1109/MM.2009.77
   Pettis N, 2009, IEEE T COMPUT, V58, P945, DOI 10.1109/TC.2008.180
   Qiu QR, 2007, DES AUT TEST EUROPE, P779
   Ruemmler C., 1993, USENIX Association. Proceedings of the Winter 1993 USENIX Conference, P405
   Simunic T, 2001, IEEE T COMPUT AID D, V20, P840, DOI 10.1109/43.931003
   Smullen C. W., 2010, 2010 International Conference on Green Computing (Green Comp), P203, DOI 10.1109/GREENCOMP.2010.5598310
   Tan Y, 2006, ASIA S PACIF DES AUT, P911
   Tesauro G, 2005, 3RD INTERNATIONAL CONFERENCE ON AUTONOMIC COMPUTING, PROCEEDINGS, P65
   Theocharous G., 2006, Intel Technology journal, V10, P299
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Weddle Charles, 2007, ACM Transactions on Storage, V3, DOI 10.1145/1288783.1289721
   Yeo I, 2008, DES AUT CON, P734
   Ying Tan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P461
NR 45
TC 64
Z9 73
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 24
DI 10.1145/2442087.2442095
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700008
DA 2024-07-18
ER

PT J
AU Cochran, R
   Reda, S
AF Cochran, Ryan
   Reda, Sherief
TI Thermal Prediction and Adaptive Control Through Workload Phase Detection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms
ID MANAGEMENT; POWER
AB Elevated die temperature is a true limiter to the scalability of modern processors. With continued technology scaling in order to meet ever-increasing performance demands, it is no longer cost effective to design cooling systems that handle the worst-case thermal behaviors. Instead, cooling systems are designed to handle typical chip operation, while processors must detect and handle rare thermal emergencies. Most processors rely on measurements from integrated thermal sensors and dynamic thermal management (DTM) techniques in order to manage the trade-off between performance and thermal risk. Optimal management requires advanced knowledge of the thermal trajectory based on the current workload behaviors and operating conditions. In this work, we devise novel workload phase classification strategies that automatically discriminate among workload behaviors with respect to the thermal control response. We incorporate workload phase-detection and thermal models into a dynamic voltage and frequency scaling (DVFS) technique that can optimally control temperature during runtime based on thermal predictions. We demonstrate the effectiveness of our proposed techniques in predicting and adaptively controlling the thermal behavior of a real quad-core processor in response to a wide range of workloads. In comparison with state-of-the-art model predictive control (MPC) techniques in previous works on thermal prediction, we demonstrate a 5.8% improvement in instruction throughput with the same number of thermal violations. In comparison with simple proportional-integral (PI) feedback control techniques, we improve instruction throughput by 3.9%, while significantly reducing the number of thermal violations.
C1 [Cochran, Ryan; Reda, Sherief] Brown Univ, Providence, RI 02912 USA.
C3 Brown University
RP Reda, S (corresponding author), Brown Univ, Providence, RI 02912 USA.
EM sheriefreda@brown.edu
FU NSF [0952866, 1115424]; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [1115424, 0952866]
   Funding Source: National Science Foundation
FX This work is partially supported by NSF grants 0952866 and 1115424.
CR [Anonymous], 2010, CPU MONITORING DTS P
   ATIENZA D, 2011, IEEE T COMPUT AIDED
   ATIENZA D, 2011, P INT S LOW POW EL D
   BARTOLINI A., 2012, IEEE T PARALLEL DIST
   Bartolini Andrea., 2011, Design, Automation Test in Europe Conference Exhibition DATE, P1
   Brooks D, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.58
   Cho Chang-Burm, 2006, P PACT, P105
   Cochran R, 2010, DES AUT CON, P62
   COSKUN A. K., 2008, P INT C COMP AID DES
   Coskun AK, 2010, DES AUT TEST EUROPE, P111
   Coskun AK, 2009, IEEE T COMPUT AID D, V28, P1503, DOI 10.1109/TCAD.2009.2026357
   Hamann HF, 2007, IEEE J SOLID-ST CIRC, V42, P56, DOI 10.1109/JSSC.2006.885064
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Inchoon Yeo, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P321, DOI 10.1145/1393921.1394007
   Isci C, 2006, INT SYMP MICROARCH, P359
   Johnson R.A., 2007, APPL MULTIVARIATE ST, V6th
   KRISHNA C, 2006, P WORKSH THEORT ASP
   KUMAR A., 2006, P DES AUT C
   Kumar A, 2008, IEEE T COMPUT AID D, V27, P96, DOI 10.1109/TCAD.2007.907062
   Kumar P, 2010, IEEE INT SYMP CIRC S, P1599, DOI 10.1109/ISCAS.2010.5537439
   Lawler EL, 2001, COMBINATORIAL OPTIMI
   Lee JS, 2010, IEEE T COMPUT, V59, P127, DOI 10.1109/TC.2009.136
   Mukherjee R., 2006, PROC INTLCONF COMPUT, P547
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Sharifi S, 2012, DES AUT TEST EUROPE, P593
   Sherwood T, 2003, IEEE MICRO, V23, P84, DOI 10.1109/MM.2003.1261391
   WANG X, 2009, P INT S COMP ARCH
   WU W, 2007, T DES AUTOM ELECT SY, P12
   Yeo I, 2008, DES AUT CON, P734
   Zanini F, 2009, ASIA S PACIF DES AUT, P37, DOI 10.1109/ASPDAC.2009.4796438
NR 30
TC 21
Z9 23
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 7
DI 10.1145/2390191.2390198
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500007
DA 2024-07-18
ER

EF