Loading plugins phase: Elapsed time ==> 0s.279ms
Initializing data phase: Elapsed time ==> 2s.726ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj -d CY8C5868AXI-LP035 -s C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.749ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.320ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Inputs_outputs.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj -dcpsoc3 Inputs_outputs.v -verilog
======================================================================

======================================================================
Compiling:  Inputs_outputs.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj -dcpsoc3 Inputs_outputs.v -verilog
======================================================================

======================================================================
Compiling:  Inputs_outputs.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj -dcpsoc3 -verilog Inputs_outputs.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Aug 01 11:05:54 2014


======================================================================
Compiling:  Inputs_outputs.v
Program  :   vpp
Options  :    -yv2 -q10 Inputs_outputs.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Aug 01 11:05:55 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Inputs_outputs.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Inputs_outputs.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj -dcpsoc3 -verilog Inputs_outputs.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Aug 01 11:05:56 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\codegentemp\Inputs_outputs.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\codegentemp\Inputs_outputs.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Inputs_outputs.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj -dcpsoc3 -verilog Inputs_outputs.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Aug 01 11:05:57 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\codegentemp\Inputs_outputs.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\codegentemp\Inputs_outputs.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_4
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_after_ld\
	\TFTSHIELD_1:SPIM_1:BSPIM:so_send\
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_fin\
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_cpha_0\
	\TFTSHIELD_1:SPIM_1:BSPIM:mosi_cpha_1\
	\TFTSHIELD_1:SPIM_1:BSPIM:pre_mosi\
	\TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_zero\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_7\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_6\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_5\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_4\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_3\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_2\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_1\
	\TFTSHIELD_1:SPIM_1:BSPIM:control_0\
	\TFTSHIELD_1:SPIM_1:Net_253\
	\TFTSHIELD_1:Net_96\
	\TFTSHIELD_1:Net_97\
	\TFTSHIELD_1:Net_98\
	\TFTSHIELD_1:Net_99\
	\TFTSHIELD_1:Net_100\
	Net_343
	\PushButton_Register:control_out_4\
	Net_344
	\PushButton_Register:control_out_5\
	Net_345
	\PushButton_Register:control_out_6\
	Net_346
	\PushButton_Register:control_out_7\
	Net_367
	\Switch_Register:control_out_4\
	Net_452
	\Switch_Register:control_out_5\
	Net_453
	\Switch_Register:control_out_6\
	Net_370
	\Switch_Register:control_out_7\


Deleted 38 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__miso_net_0
Aliasing tmpOE__ss_net_0 to tmpOE__miso_net_0
Aliasing tmpOE__sclk_net_0 to tmpOE__miso_net_0
Aliasing tmpOE__mosi_net_0 to tmpOE__miso_net_0
Aliasing tmpOE__cs_net_0 to tmpOE__miso_net_0
Aliasing tmpOE__dc_net_0 to tmpOE__miso_net_0
Aliasing tmpOE__rt_cs_net_0 to tmpOE__miso_net_0
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:pol_supprt\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_3\ to \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_6\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_5\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_3\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_2\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_1\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_0\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:Net_274\ to zero
Aliasing \TFTSHIELD_1:CR_1:clk\ to zero
Aliasing \TFTSHIELD_1:CR_1:rst\ to zero
Aliasing \Seven_Segment_Register:status_7\ to zero
Aliasing \PushButton_Register:clk\ to zero
Aliasing \PushButton_Register:rst\ to zero
Aliasing \Switch_Register:clk\ to zero
Aliasing \Switch_Register:rst\ to zero
Aliasing \LED_Register:status_4\ to zero
Aliasing \LED_Register:status_5\ to zero
Aliasing \LED_Register:status_6\ to zero
Aliasing \LED_Register:status_7\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\\D\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\
Removing Lhs of wire one[6] = tmpOE__miso_net_0[1]
Removing Lhs of wire tmpOE__ss_net_0[12] = tmpOE__miso_net_0[1]
Removing Lhs of wire tmpOE__sclk_net_0[20] = tmpOE__miso_net_0[1]
Removing Lhs of wire tmpOE__mosi_net_0[28] = tmpOE__miso_net_0[1]
Removing Rhs of wire Net_20[29] = \TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\[68]
Removing Lhs of wire tmpOE__cs_net_0[35] = tmpOE__miso_net_0[1]
Removing Rhs of wire Net_21[36] = \TFTSHIELD_1:CR_1:control_out_0\[157]
Removing Rhs of wire Net_21[36] = \TFTSHIELD_1:CR_1:control_0\[178]
Removing Lhs of wire tmpOE__dc_net_0[42] = tmpOE__miso_net_0[1]
Removing Rhs of wire Net_22[43] = \TFTSHIELD_1:CR_1:control_out_1\[158]
Removing Rhs of wire Net_22[43] = \TFTSHIELD_1:CR_1:control_1\[177]
Removing Lhs of wire tmpOE__rt_cs_net_0[49] = tmpOE__miso_net_0[1]
Removing Rhs of wire Net_23[50] = \TFTSHIELD_1:CR_1:control_out_2\[159]
Removing Rhs of wire Net_23[50] = \TFTSHIELD_1:CR_1:control_2\[176]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_276\[55] = Net_2[9]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\[60] = \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one\[61]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:pol_supprt\[62] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:miso_to_dp\[63] = \TFTSHIELD_1:SPIM_1:Net_244\[64]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_244\[64] = Net_14[3]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\[89] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMOSI_fifo_empty\[90]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\[91] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMOSI_fifo_not_full\[92]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_3\[93] = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\[60]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\[95] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMISO_fifo_full\[96]
Removing Rhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\[97] = \TFTSHIELD_1:SPIM_1:BSPIM:dpMISO_fifo_not_empty\[98]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_6\[100] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_5\[101] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_3\[102] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_2\[103] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_1\[104] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_0\[105] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_273\[115] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:Net_274\[154] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:CR_1:clk\[155] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:CR_1:rst\[156] = zero[2]
Removing Lhs of wire \Seven_Segment_Register:status_0\[179] = Net_420[180]
Removing Rhs of wire Net_420[180] = \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_reg_0\[211]
Removing Lhs of wire \Seven_Segment_Register:status_1\[181] = Net_445[182]
Removing Rhs of wire Net_445[182] = \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_reg_1\[210]
Removing Lhs of wire \Seven_Segment_Register:status_2\[183] = Net_422[184]
Removing Rhs of wire Net_422[184] = \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_reg_2\[209]
Removing Lhs of wire \Seven_Segment_Register:status_3\[185] = Net_423[186]
Removing Rhs of wire Net_423[186] = \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_reg_3\[208]
Removing Lhs of wire \Seven_Segment_Register:status_4\[187] = Net_424[188]
Removing Rhs of wire Net_424[188] = \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_reg_4\[207]
Removing Lhs of wire \Seven_Segment_Register:status_5\[189] = Net_425[190]
Removing Rhs of wire Net_425[190] = \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_reg_5\[206]
Removing Lhs of wire \Seven_Segment_Register:status_6\[191] = Net_426[192]
Removing Rhs of wire Net_426[192] = \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_reg_6\[205]
Removing Lhs of wire \Seven_Segment_Register:status_7\[193] = zero[2]
Removing Lhs of wire \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_ins_3\[197] = Net_365[198]
Removing Rhs of wire Net_365[198] = \Switch_Register:control_out_3\[244]
Removing Rhs of wire Net_365[198] = \Switch_Register:control_3\[258]
Removing Lhs of wire \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_ins_2\[199] = Net_364[200]
Removing Rhs of wire Net_364[200] = \Switch_Register:control_out_2\[243]
Removing Rhs of wire Net_364[200] = \Switch_Register:control_2\[259]
Removing Lhs of wire \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_ins_1\[201] = Net_363[202]
Removing Rhs of wire Net_363[202] = \Switch_Register:control_out_1\[242]
Removing Rhs of wire Net_363[202] = \Switch_Register:control_1\[260]
Removing Lhs of wire \Hex_to_seven_seg_decoder:tmp__Hex_to_seven_seg_decoder_ins_0\[203] = Net_415[204]
Removing Rhs of wire Net_415[204] = \Switch_Register:control_out_0\[241]
Removing Rhs of wire Net_415[204] = \Switch_Register:control_0\[261]
Removing Lhs of wire \PushButton_Register:clk\[212] = zero[2]
Removing Lhs of wire \PushButton_Register:rst\[213] = zero[2]
Removing Rhs of wire Net_447[214] = \PushButton_Register:control_out_0\[215]
Removing Rhs of wire Net_447[214] = \PushButton_Register:control_0\[238]
Removing Rhs of wire Net_448[216] = \PushButton_Register:control_out_1\[217]
Removing Rhs of wire Net_448[216] = \PushButton_Register:control_1\[237]
Removing Rhs of wire Net_449[218] = \PushButton_Register:control_out_2\[219]
Removing Rhs of wire Net_449[218] = \PushButton_Register:control_2\[236]
Removing Rhs of wire Net_450[220] = \PushButton_Register:control_out_3\[221]
Removing Rhs of wire Net_450[220] = \PushButton_Register:control_3\[235]
Removing Lhs of wire \Switch_Register:clk\[239] = zero[2]
Removing Lhs of wire \Switch_Register:rst\[240] = zero[2]
Removing Lhs of wire \LED_Register:status_0\[262] = Net_447[214]
Removing Lhs of wire \LED_Register:status_1\[263] = Net_448[216]
Removing Lhs of wire \LED_Register:status_2\[264] = Net_449[218]
Removing Lhs of wire \LED_Register:status_3\[265] = Net_450[220]
Removing Lhs of wire \LED_Register:status_4\[266] = zero[2]
Removing Lhs of wire \LED_Register:status_5\[267] = zero[2]
Removing Lhs of wire \LED_Register:status_6\[268] = zero[2]
Removing Lhs of wire \LED_Register:status_7\[269] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\\D\[273] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\\D\[278] = zero[2]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\\D\[280] = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\[60]
Removing Lhs of wire \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp_reg\\D\[281] = \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\[74]

------------------------------------------------------
Aliased 0 equations, 85 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj" -dcpsoc3 Inputs_outputs.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.727ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Friday, 01 August 2014 11:05:58
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\barror2\Dropbox\RPiSoC\Projects\tft_test.Bundle01_Rev_b - touch\Inputs_outputs.cydsn\Inputs_outputs.cyprj -d CY8C5868AXI-LP035 Inputs_outputs.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_378
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_2
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \TFTSHIELD_1:SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_17D:macrocell'
    Removed unused cell/equation 'Net_19D:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\TFTSHIELD_1:SPIM_1:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cs(0)__PA ,
            input => Net_21 ,
            pad => cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dc(0)__PA ,
            input => Net_22 ,
            pad => dc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => miso(0)__PA ,
            fb => Net_14 ,
            pad => miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mosi(0)__PA ,
            input => Net_20 ,
            pad => mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = rt_cs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => rt_cs(0)__PA ,
            input => Net_23 ,
            pad => rt_cs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk(0)__PA ,
            input => Net_19 ,
            pad => sclk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ss(0)__PA ,
            input => Net_17 ,
            pad => ss(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_17, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_17 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !Net_17 * \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !Net_17 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_17 (fanout=2)

    MacroCell: Name=Net_19, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_19 (fanout=2)

    MacroCell: Name=Net_20, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_20 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_20 (fanout=2)

    MacroCell: Name=Net_420, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_365 * !Net_364 * !Net_363 * Net_415
            + !Net_365 * Net_364 * !Net_363 * !Net_415
        );
        Output = Net_420 (fanout=1)

    MacroCell: Name=Net_422, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * !Net_364 * Net_363 * !Net_415
            + Net_365 * Net_364 * Net_363
            + Net_365 * Net_364 * !Net_415
        );
        Output = Net_422 (fanout=1)

    MacroCell: Name=Net_423, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_365 * Net_364 * !Net_363 * !Net_415
            + Net_365 * !Net_364 * Net_363 * !Net_415
            + !Net_364 * !Net_363 * Net_415
            + Net_364 * Net_363 * Net_415
        );
        Output = Net_423 (fanout=1)

    MacroCell: Name=Net_424, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * Net_364 * !Net_363
            + !Net_365 * Net_415
            + !Net_364 * !Net_363 * Net_415
        );
        Output = Net_424 (fanout=1)

    MacroCell: Name=Net_425, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * !Net_364 * Net_363
            + !Net_365 * !Net_364 * Net_415
            + !Net_365 * Net_363 * Net_415
        );
        Output = Net_425 (fanout=1)

    MacroCell: Name=Net_426, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * !Net_364 * !Net_363
            + !Net_365 * Net_364 * Net_363 * Net_415
            + Net_365 * Net_364 * !Net_363
        );
        Output = Net_426 (fanout=1)

    MacroCell: Name=Net_445, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_365 * !Net_363 * !Net_415
            + !Net_365 * Net_363 * Net_415
            + Net_365 * !Net_363 * Net_415
            + !Net_364
        );
        Output = Net_445 (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_2 ,
            cs_addr_2 => \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ ,
            route_si => Net_14 ,
            f1_load => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\LED_Register:sts:sts_reg\
        PORT MAP (
            clock => Net_378 ,
            status_3 => Net_450 ,
            status_2 => Net_449 ,
            status_1 => Net_448 ,
            status_0 => Net_447 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\Seven_Segment_Register:sts:sts_reg\
        PORT MAP (
            clock => Net_378 ,
            status_6 => Net_426 ,
            status_5 => Net_425 ,
            status_4 => Net_424 ,
            status_3 => Net_423 ,
            status_2 => Net_422 ,
            status_1 => Net_445 ,
            status_0 => Net_420 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_2 ,
            status_6 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ ,
            interrupt => \TFTSHIELD_1:Net_57\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_2 ,
            status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ ,
            interrupt => \TFTSHIELD_1:Net_59\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PushButton_Register:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PushButton_Register:control_7\ ,
            control_6 => \PushButton_Register:control_6\ ,
            control_5 => \PushButton_Register:control_5\ ,
            control_4 => \PushButton_Register:control_4\ ,
            control_3 => Net_450 ,
            control_2 => Net_449 ,
            control_1 => Net_448 ,
            control_0 => Net_447 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Switch_Register:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Switch_Register:control_7\ ,
            control_6 => \Switch_Register:control_6\ ,
            control_5 => \Switch_Register:control_5\ ,
            control_4 => \Switch_Register:control_4\ ,
            control_3 => Net_365 ,
            control_2 => Net_364 ,
            control_1 => Net_363 ,
            control_0 => Net_415 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TFTSHIELD_1:CR_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TFTSHIELD_1:CR_1:control_7\ ,
            control_6 => \TFTSHIELD_1:CR_1:control_6\ ,
            control_5 => \TFTSHIELD_1:CR_1:control_5\ ,
            control_4 => \TFTSHIELD_1:CR_1:control_4\ ,
            control_3 => \TFTSHIELD_1:CR_1:control_3\ ,
            control_2 => Net_23 ,
            control_1 => Net_22 ,
            control_0 => Net_21 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_2 ,
            enable => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \TFTSHIELD_1:SPIM_1:BSPIM:count_6\ ,
            count_5 => \TFTSHIELD_1:SPIM_1:BSPIM:count_5\ ,
            count_4 => \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ ,
            count_3 => \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ ,
            count_2 => \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ ,
            count_1 => \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ ,
            count_0 => \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ ,
            tc => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\TFTSHIELD_1:SPIM_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_57\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\TFTSHIELD_1:SPIM_1:TxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_59\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   10 :   62 :   72 :  13.89%
UDB Macrocells                :   20 :  172 :  192 :  10.42%
UDB Unique Pterms             :   52 :  332 :  384 :  13.54%
UDB Total Pterms              :   60 :      :      : 
UDB Datapath Cells            :    1 :   23 :   24 :   4.17%
UDB Status Cells              :    4 :   20 :   24 :  16.67%
             Status Registers :    2 
            StatusI Registers :    2 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    3 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.054ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.261ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(6)][IoId=(4)] : cs(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : dc(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : miso(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : mosi(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : rt_cs(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : sclk(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : ss(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.635ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    9 :   39 :   48 :  18.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.56
                   Pterms :            6.22
               Macrocells :            2.22
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 172, final cost is 172 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       6.67 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\LED_Register:sts:sts_reg\
    PORT MAP (
        clock => Net_378 ,
        status_3 => Net_450 ,
        status_2 => Net_449 ,
        status_1 => Net_448 ,
        status_0 => Net_447 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PushButton_Register:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PushButton_Register:control_7\ ,
        control_6 => \PushButton_Register:control_6\ ,
        control_5 => \PushButton_Register:control_5\ ,
        control_4 => \PushButton_Register:control_4\ ,
        control_3 => Net_450 ,
        control_2 => Net_449 ,
        control_1 => Net_448 ,
        control_0 => Net_447 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_20, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_20 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_20 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }
}

datapathcell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_2 ,
        cs_addr_2 => \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ ,
        route_si => Net_14 ,
        f1_load => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_2 ,
        enable => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \TFTSHIELD_1:SPIM_1:BSPIM:count_6\ ,
        count_5 => \TFTSHIELD_1:SPIM_1:BSPIM:count_5\ ,
        count_4 => \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ ,
        count_3 => \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ ,
        count_2 => \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ ,
        count_1 => \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ ,
        count_0 => \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ ,
        tc => \TFTSHIELD_1:SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_17, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_17 * !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\
            + !Net_17 * \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !Net_17 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_17 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_425, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * !Net_364 * Net_363
            + !Net_365 * !Net_364 * Net_415
            + !Net_365 * Net_363 * Net_415
        );
        Output = Net_425 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_424, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * Net_364 * !Net_363
            + !Net_365 * Net_415
            + !Net_364 * !Net_363 * Net_415
        );
        Output = Net_424 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_19, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_19 * \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
            + !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              \TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = Net_19 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\TFTSHIELD_1:CR_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TFTSHIELD_1:CR_1:control_7\ ,
        control_6 => \TFTSHIELD_1:CR_1:control_6\ ,
        control_5 => \TFTSHIELD_1:CR_1:control_5\ ,
        control_4 => \TFTSHIELD_1:CR_1:control_4\ ,
        control_3 => \TFTSHIELD_1:CR_1:control_3\ ,
        control_2 => Net_23 ,
        control_1 => Net_22 ,
        control_0 => Net_21 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ * 
              !\TFTSHIELD_1:SPIM_1:BSPIM:state_0\
        );
        Output = \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_2 ,
        status_6 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ ,
        interrupt => \TFTSHIELD_1:Net_57\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
statusicell: Name =\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_2 ,
        status_4 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ ,
        interrupt => \TFTSHIELD_1:Net_59\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_423, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !Net_365 * Net_364 * !Net_363 * !Net_415
            + Net_365 * !Net_364 * Net_363 * !Net_415
            + !Net_364 * !Net_363 * Net_415
            + Net_364 * Net_363 * Net_415
        );
        Output = Net_423 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_420, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_365 * !Net_364 * !Net_363 * Net_415
            + !Net_365 * Net_364 * !Net_363 * !Net_415
        );
        Output = Net_420 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_426, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * !Net_364 * !Net_363
            + !Net_365 * Net_364 * Net_363 * Net_415
            + Net_365 * Net_364 * !Net_363
        );
        Output = Net_426 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_445, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_365 * !Net_363 * !Net_415
            + !Net_365 * Net_363 * Net_415
            + Net_365 * !Net_363 * Net_415
            + !Net_364
        );
        Output = Net_445 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_422, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_365 * !Net_364 * Net_363 * !Net_415
            + Net_365 * Net_364 * Net_363
            + Net_365 * Net_364 * !Net_415
        );
        Output = Net_422 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Seven_Segment_Register:sts:sts_reg\
    PORT MAP (
        clock => Net_378 ,
        status_6 => Net_426 ,
        status_5 => Net_425 ,
        status_4 => Net_424 ,
        status_3 => Net_423 ,
        status_2 => Net_422 ,
        status_1 => Net_445 ,
        status_0 => Net_420 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Switch_Register:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Switch_Register:control_7\ ,
        control_6 => \Switch_Register:control_6\ ,
        control_5 => \Switch_Register:control_5\ ,
        control_4 => \Switch_Register:control_4\ ,
        control_3 => Net_365 ,
        control_2 => Net_364 ,
        control_1 => Net_363 ,
        control_0 => Net_415 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\TFTSHIELD_1:SPIM_1:RxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_57\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\TFTSHIELD_1:SPIM_1:TxInternalInterrupt\
        PORT MAP (
            interrupt => \TFTSHIELD_1:Net_59\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=2]: 
Pin : Name = rt_cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => rt_cs(0)__PA ,
        input => Net_23 ,
        pad => rt_cs(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = dc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dc(0)__PA ,
        input => Net_22 ,
        pad => dc(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = cs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cs(0)__PA ,
        input => Net_21 ,
        pad => cs(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mosi(0)__PA ,
        input => Net_20 ,
        pad => mosi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => miso(0)__PA ,
        fb => Net_14 ,
        pad => miso(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk(0)__PA ,
        input => Net_19 ,
        pad => sclk(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = ss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ss(0)__PA ,
        input => Net_17 ,
        pad => ss(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_378 ,
            dclk_0 => Net_378_local ,
            dclk_glb_1 => Net_2 ,
            dclk_1 => Net_2_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   6 |   2 |     * |      NONE |         CMOS_OUT | rt_cs(0) | In(Net_23)
     |   3 |     * |      NONE |         CMOS_OUT |    dc(0) | In(Net_22)
     |   4 |     * |      NONE |         CMOS_OUT |    cs(0) | In(Net_21)
     |   5 |     * |      NONE |         CMOS_OUT |  mosi(0) | In(Net_20)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  miso(0) | FB(Net_14)
     |   7 |     * |      NONE |         CMOS_OUT |  sclk(0) | In(Net_19)
-----+-----+-------+-----------+------------------+----------+------------
  12 |   6 |     * |      NONE |         CMOS_OUT |    ss(0) | In(Net_17)
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.377ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.540ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 2s.268ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Inputs_outputs_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.825ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.341ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.724ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.796ms
API generation phase: Elapsed time ==> 3s.146ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.001ms
