INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/project_7/project_7.srcs/sources_1/new/mealy_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/project_7/project_7.srcs/sources_1/new/moore_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/project_7/project_7.srcs/sim_1/new/mealy_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_fsm_test
