<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>The NEORV32 Processor - Software Framework: sw/lib/include/neorv32.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">The NEORV32 Processor - Software Framework
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">neorv32.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Main NEORV32 core library file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;string.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;inttypes.h&gt;</code><br />
<code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;<a class="el" href="neorv32__cpu_8h_source.html">neorv32_cpu.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__rte_8h_source.html">neorv32_rte.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__clic_8h_source.html">neorv32_clic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__gpio_8h_source.html">neorv32_gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__mtime_8h_source.html">neorv32_mtime.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__pwm_8h_source.html">neorv32_pwm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__spi_8h_source.html">neorv32_spi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__trng_8h_source.html">neorv32_trng.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__twi_8h_source.html">neorv32_twi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__uart_8h_source.html">neorv32_uart.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="neorv32__wdt_8h_source.html">neorv32_wdt.h</a>&quot;</code><br />
</div>
<p><a href="neorv32_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Helper macros for easy memory-mapped register access</div></td></tr>
<tr class="memitem:a7fcef196d78f61a00482cb2be6a54c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7fcef196d78f61a00482cb2be6a54c63">IO_REG8</a>&#160;&#160;&#160;(volatile uint8_t*)</td></tr>
<tr class="separator:a7fcef196d78f61a00482cb2be6a54c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60c37065aa8fe3bcda20ea3482373d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ab60c37065aa8fe3bcda20ea3482373d6">IO_REG16</a>&#160;&#160;&#160;(volatile uint16_t*)</td></tr>
<tr class="separator:ab60c37065aa8fe3bcda20ea3482373d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b61ddcb0ba2be60072440c54570e1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a>&#160;&#160;&#160;(volatile uint32_t*)</td></tr>
<tr class="separator:a3b61ddcb0ba2be60072440c54570e1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a030e9cb11740f78d45254e1a012f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a>&#160;&#160;&#160;(volatile uint64_t*)</td></tr>
<tr class="separator:a24a030e9cb11740f78d45254e1a012f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11907779ee01abacd8fc3b81a162fe7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a11907779ee01abacd8fc3b81a162fe7b">IO_ROM8</a>&#160;&#160;&#160;(const volatile uint8_t*)</td></tr>
<tr class="separator:a11907779ee01abacd8fc3b81a162fe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75ea3c0585b8b16d43dcf36f89eae3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac75ea3c0585b8b16d43dcf36f89eae3f">IO_ROM16</a>&#160;&#160;&#160;(const volatile uint16_t*)</td></tr>
<tr class="separator:ac75ea3c0585b8b16d43dcf36f89eae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309a383492733f09f05ad9b0e00efd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a>&#160;&#160;&#160;(const volatile uint32_t*)</td></tr>
<tr class="separator:a309a383492733f09f05ad9b0e00efd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4828185f3c9c9454587fbe1447ae846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4828185f3c9c9454587fbe1447ae846c">IO_ROM64</a>&#160;&#160;&#160;(const volatile uint64_t*)</td></tr>
<tr class="separator:a4828185f3c9c9454587fbe1447ae846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Address space sections</div></td></tr>
<tr class="memitem:abd8c9b7d79f49de1722611b2835cde58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abd8c9b7d79f49de1722611b2835cde58">BOOTLOADER_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFF0000UL)</td></tr>
<tr class="separator:abd8c9b7d79f49de1722611b2835cde58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb0cb7fed7e154e15cb4009880a879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1eb0cb7fed7e154e15cb4009880a879c">IO_BASE_ADDRESS</a>&#160;&#160;&#160;(0xFFFFFF80UL)</td></tr>
<tr class="separator:a1eb0cb7fed7e154e15cb4009880a879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: General Purpose Input/Output Port Unit (GPIO)</div></td></tr>
<tr class="memitem:a7be6a0cc9aa65da1d4ee5751b4085853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7be6a0cc9aa65da1d4ee5751b4085853">GPIO_INPUT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> 0xFFFFFF80UL))</td></tr>
<tr class="separator:a7be6a0cc9aa65da1d4ee5751b4085853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db9fe8a278e6ab7c5c6f14fe58e5eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a0db9fe8a278e6ab7c5c6f14fe58e5eb1">GPIO_OUTPUT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF84UL))</td></tr>
<tr class="separator:a0db9fe8a278e6ab7c5c6f14fe58e5eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: Machine System Timer (MTIME)</div></td></tr>
<tr class="memitem:a029adc8acca68afa831839f5f6f3677c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a029adc8acca68afa831839f5f6f3677c">MTIME_LO</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF90UL))</td></tr>
<tr class="separator:a029adc8acca68afa831839f5f6f3677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55716ae75c8f96deba44560f582939e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a55716ae75c8f96deba44560f582939e1">MTIME_HI</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF94UL))</td></tr>
<tr class="separator:a55716ae75c8f96deba44560f582939e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9b4246b066febfbbfc5d10c6c615b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9a9b4246b066febfbbfc5d10c6c615b6">MTIMECMP_LO</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF98UL))</td></tr>
<tr class="separator:a9a9b4246b066febfbbfc5d10c6c615b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03028fc249ae6f2fc18f1a4c4dab8741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a03028fc249ae6f2fc18f1a4c4dab8741">MTIMECMP_HI</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF9CUL))</td></tr>
<tr class="separator:a03028fc249ae6f2fc18f1a4c4dab8741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dbc666da56fe7a39ea928f97c79299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a86dbc666da56fe7a39ea928f97c79299">MTIME</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a029adc8acca68afa831839f5f6f3677c">MTIME_LO</a>)))</td></tr>
<tr class="separator:a86dbc666da56fe7a39ea928f97c79299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfc9a5f5652e45370287e73011ad03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4bfc9a5f5652e45370287e73011ad03c">MTIMECMP</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a9a9b4246b066febfbbfc5d10c6c615b6">MTIMECMP_LO</a>)))</td></tr>
<tr class="separator:a4bfc9a5f5652e45370287e73011ad03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IO Device: Dummy Device (DEVNULL)</div></td></tr>
<tr class="memitem:a38e437c48527231b3565428d55dd7211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a38e437c48527231b3565428d55dd7211">DEVNULL_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFFCUL))</td></tr>
<tr class="separator:a38e437c48527231b3565428d55dd7211"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ac2a3808c3ec5cf3f96a3e7f199bf602e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602e">NEORV32_CPU_CSRS_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ead0e5de789d6390f750b8af03cdd15450">CSR_MSTATUS</a> = 0x300, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eade079242596ce14ce1ba9842ed29b84c">CSR_MISA</a> = 0x301, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eacc0f9f5f3b5702f1b57f2ba3b6b62610">CSR_MIE</a> = 0x304, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eaa632d218400268df6dc6b289ff088d21">CSR_MTVEC</a> = 0x305, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eae29976bb072639975ad0cdb985c7f004">CSR_MSCRATCH</a> = 0x340, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea5d60a25a66754066589e8facb7d41153">CSR_MEPC</a> = 0x341, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea2e14b57fee5376741634db7980a5005b">CSR_MCAUSE</a> = 0x342, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea76d30359e3b54197fb53f9939734cf1e">CSR_MTVAL</a> = 0x343, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eaddb485275c954d1181d5bd4e4609082c">CSR_MIP</a> = 0x344, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea32c22641ed66c6d20902306a2b1fad77">CSR_MCYCLE</a> = 0xb00, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea98f5e2cf2d5dbb0125a222b0065c86eb">CSR_MINSTRET</a> = 0xb02, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea28fcfd06ca1012c19cf053e57689687b">CSR_MCYCLEH</a> = 0xb80, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eafffb28b62b9baa127ae3bad919208988">CSR_MINSTRETH</a> = 0xb82, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eaaaf0f6b17a06d5922bcfdb47b382137e">CSR_CYCLE</a> = 0xc00, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eaab7c4abcc9a7d6c55c0f28dded7f8b59">CSR_TIME</a> = 0xc01, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea8144da8cd8691ac54aa0712685865b66">CSR_INSTRET</a> = 0xc02, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eaa276bedb7dab28935163397b4879f6db">CSR_CYCLEH</a> = 0xc80, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eac5e2ba343def2324fe674bff159e0b07">CSR_TIMEH</a> = 0xc81, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea9b66978d76260283007d399fc735d153">CSR_INSTRETH</a> = 0xc82, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eaf5c5a21909aaca2b57f9a15f4bac246b">CSR_MVENDORID</a> = 0xf11, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ead95cb95266533123447ff0e917f890e4">CSR_MARCHID</a> = 0xf12, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea06d39cf0f13d6401dcf426d56149c8cd">CSR_MIMPID</a> = 0xf13, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea6ba48e2306ae92f498552e1ea04d6790">CSR_MHARTID</a> = 0xf14, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eac7d34d8c70c2fd95c036e27cb04bed98">CSR_MFEATURES</a> = 0xfc0, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eae3120500698fcc212994db3d98b1a698">CSR_MCLOCK</a> = 0xfc1, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eaad567d64c69bbe23b6b9b2b20ebce9e8">CSR_MISPACEBASE</a> = 0xfc4, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea85d23e74057f4133b8cb8b653046d6eb">CSR_MDSPACEBASE</a> = 0xfc5, 
<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602eac769a7fa0ae4dc4801c991b731383010">CSR_MISPACESIZE</a> = 0xfc6, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602ea498854029a8d33e2c2e96f0b85f12193">CSR_MDSPACESIZE</a> = 0xfc7
<br />
 }</td></tr>
<tr class="separator:ac2a3808c3ec5cf3f96a3e7f199bf602e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262637e6d1232e03edcf13d7e2d84dec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a262637e6d1232e03edcf13d7e2d84dec">NEORV32_CPU_MSTATUS_enum</a> { <a class="el" href="neorv32_8h.html#a262637e6d1232e03edcf13d7e2d84decaf86b892918cc92d248dae0998452ed40">CPU_MSTATUS_MIE</a> = 3, 
<a class="el" href="neorv32_8h.html#a262637e6d1232e03edcf13d7e2d84decab673951f6a0f94c24cccf97265c80dea">CPU_MSTATUS_MPIE</a> = 7
 }</td></tr>
<tr class="separator:a262637e6d1232e03edcf13d7e2d84dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabb51410fa0d751f6f70b1c12cbc8e2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#adabb51410fa0d751f6f70b1c12cbc8e2">NEORV32_CPU_MIE_enum</a> { <a class="el" href="neorv32_8h.html#adabb51410fa0d751f6f70b1c12cbc8e2ac714f720b9839456ae24d43ac987f67a">CPU_MIE_MSIE</a> = 3, 
<a class="el" href="neorv32_8h.html#adabb51410fa0d751f6f70b1c12cbc8e2ab4fb479e17376adb1928fa4fbd76cb1a">CPU_MIE_MTIE</a> = 7, 
<a class="el" href="neorv32_8h.html#adabb51410fa0d751f6f70b1c12cbc8e2aae7c4311766871a43b025ea36553d8a6">CPU_MIE_MEIE</a> = 11
 }</td></tr>
<tr class="separator:adabb51410fa0d751f6f70b1c12cbc8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b83e5a9c203cf14ff66d1cdf081b4d6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a7b83e5a9c203cf14ff66d1cdf081b4d6">NEORV32_CPU_MIP_enum</a> { <a class="el" href="neorv32_8h.html#a7b83e5a9c203cf14ff66d1cdf081b4d6a0904a31f703dd2453eaeb962e3cff308">CPU_MIP_MSIP</a> = 3, 
<a class="el" href="neorv32_8h.html#a7b83e5a9c203cf14ff66d1cdf081b4d6a6c265d5a4960d67210a9c31d047ca324">CPU_MIP_MTIP</a> = 7, 
<a class="el" href="neorv32_8h.html#a7b83e5a9c203cf14ff66d1cdf081b4d6a7b9366261c91a442c61cb86ac5468aab">CPU_MIP_MEIP</a> = 11
 }</td></tr>
<tr class="separator:a7b83e5a9c203cf14ff66d1cdf081b4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4802b2d62a26ed64540d1457d05cd8e0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0">NEORV32_CPU_MISA_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a5be62f531fefd689486d54327874011a">CPU_MISA_C_EXT</a> = 2, 
<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a087cdc7522073a9970b8d4b7c0e62f8d">CPU_MISA_E_EXT</a> = 4, 
<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a122443654290a75160d91206d0b117ee">CPU_MISA_I_EXT</a> = 8, 
<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a68e1e237f6018f978711187766643a77">CPU_MISA_M_EXT</a> = 12, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a932bae4e5f120026db19062993595347">CPU_MISA_X_EXT</a> = 23, 
<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a8c19a634b03404809a08424063643026">CPU_MISA_Z_EXT</a> = 25, 
<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a80e132d1a444e7719feaa18431a5886b">CPU_MISA_MXL_LO_EXT</a> = 30, 
<a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0a277f27cb70d11a8c0e15d7f3bec986f8">CPU_MISA_MXL_HI_EXT</a> = 31
<br />
 }</td></tr>
<tr class="separator:a4802b2d62a26ed64540d1457d05cd8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c04ad6108b48e55632420b4cd11f6d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6d">NEORV32_CPU_MFEATURES_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6dae5a6c739159cde73c474e398576cdf26">CPU_MFEATURES_BOOTLOADER</a> = 0, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da2bea05012dde2a29c7e2ead003a8101d">CPU_MFEATURES_MEM_EXT</a> = 1, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6dabdbb7e4b6f225a5af42c8e53c4051ff7">CPU_MFEATURES_MEM_INT_IMEM</a> = 2, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da2794f7e7e8903d42d401500a879c68c5">CPU_MFEATURES_MEM_INT_IMEM_ROM</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6daa249ea6c3dfb7e9970a4523f0822d0a9">CPU_MFEATURES_MEM_INT_DMEM</a> = 4, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da73367c30cfc45c4ebc5b9c30f74422d3">CPU_MFEATURES_CSR_COUNTERS</a> = 5, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6daf7c39d93f47b1d3981d0d287369c9c19">CPU_MFEATURES_IO_GPIO</a> = 16, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da57c4563ce722eec82bafc7d40a47519c">CPU_MFEATURES_IO_MTIME</a> = 17, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da0357eb0e0460219293c2a75c28f42244">CPU_MFEATURES_IO_UART</a> = 18, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da04773f0a2eecaf46acfbd2c916a67a49">CPU_MFEATURES_IO_SPI</a> = 19, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da92559c95dbf474d19f2922641fc84810">CPU_MFEATURES_IO_TWI</a> = 20, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6dabe209485f6b3a1d946fff42c09503b6a">CPU_MFEATURES_IO_PWM</a> = 21, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6da32b8642dcc1288fd9b16a5f221d809be">CPU_MFEATURES_IO_WDT</a> = 22, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6daf3b8f522e3e590f0599ee42c857a45bd">CPU_MFEATURES_IO_CLIC</a> = 23, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6dac3dfab239beb9525eeea2fe497028647">CPU_MFEATURES_IO_TRNG</a> = 24, 
<a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6dacd3de64c010de86f3eaa1c2a53b54cca">CPU_MFEATURES_IO_DEVNULL</a> = 25
<br />
 }</td></tr>
<tr class="separator:af8c04ad6108b48e55632420b4cd11f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bccd9810bdcc43a4a243c852882aed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aed">NEORV32_EXCEPTION_IDS_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aedaee0d598faef6be3b2f0dfd10e119eb3b">EXCID_I_MISALIGNED</a> = 0, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aedafa11cade8c3cb39e20e54c83c334948f">EXCID_I_ACCESS</a> = 1, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aeda9d6b841af2dc14c9590afbbe7fb7be0f">EXCID_I_ILLEGAL</a> = 2, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aeda041ffe6f7254a3a1113eea21bf7dcb79">EXCID_BREAKPOINT</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aedad3dfee004632d930feb98c0e875ccbee">EXCID_L_MISALIGNED</a> = 4, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aedaf191d1a4a7c72ba843b4c93366886b27">EXCID_L_ACCESS</a> = 5, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aeda4549635f2df7e1c4e6bb9072fab83dc9">EXCID_S_MISALIGNED</a> = 6, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aedadc8a49e3e434c5e9ed9cb4898e2dc42e">EXCID_S_ACCESS</a> = 7, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aedaa2da24dec46d9226fbd466b373d32f18">EXCID_MENV_CALL</a> = 11, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aedae2cda03fa218d63d1ab83e40ac304be3">EXCID_MSI</a> = 19, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aeda7a6f325c5dd227085b8293ccc1aeaed8">EXCID_MTI</a> = 23, 
<a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aeda5a878195fa64e0387d0868bc431c1951">EXCID_MEI</a> = 27
<br />
 }</td></tr>
<tr class="separator:a78bccd9810bdcc43a4a243c852882aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10022df4c223533b04d5aebe222e8b73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05">CLK_PRSC_2</a> = 0, 
<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1">CLK_PRSC_4</a> = 1, 
<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9">CLK_PRSC_8</a> = 2, 
<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da">CLK_PRSC_64</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e">CLK_PRSC_128</a> = 4, 
<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17">CLK_PRSC_1024</a> = 5, 
<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79">CLK_PRSC_2048</a> = 6, 
<a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee">CLK_PRSC_4096</a> = 7
<br />
 }</td></tr>
<tr class="separator:a10022df4c223533b04d5aebe222e8b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6811219de33a3a80e7af16eb53b2008"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008">NEORV32_CLIC_CHANNELS_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008a1630088b93d75f0bbcff6ca7a36880b8">CLIC_CH_WDT</a> = 0, 
<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008a8ac12d8d35bb1ec616bb3b469d515f8f">CLIC_CH_RES</a> = 1, 
<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008a4ce01ddcd79b142b75014f3bb2718ab7">CLIC_CH_GPIO</a> = 2, 
<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008adcc613b9b8ccfecfb67cff1fdfdc2ac8">CLIC_CH_UART</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008aefd680dde653068fdcc1865a5047cd25">CLIC_CH_SPI</a> = 4, 
<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008ae2572ec6ffa8b600518357c0f6a35fcf">CLIC_CH_TWI</a> = 5, 
<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008a6526065db74e5bcddcb375076576d333">CLIC_CH_EXT0</a> = 6, 
<a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008adcdfa9c64be11bad64cd7bd930e9e9ae">CLIC_CH_EXT1</a> = 7
<br />
 }</td></tr>
<tr class="separator:ae6811219de33a3a80e7af16eb53b2008"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IO Device: Core Local Interrupts Controller (CLIC)</h2></td></tr>
<tr class="memitem:a426b9dad1b07c893b8eb45cd81134548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a426b9dad1b07c893b8eb45cd81134548">CLIC_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF88UL))</td></tr>
<tr class="separator:a426b9dad1b07c893b8eb45cd81134548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1703f1f5b88bff673bd89880dc190889"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889">NEORV32_CLIC_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a59181dd5c2496922f31e2b5cf063ff72">CLIC_CT_SRC0</a> = 0, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a5868cc91a6db8701876149b027df49b4">CLIC_CT_SRC1</a> = 1, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a2062ce070d970a01e927f59e2a38bd19">CLIC_CT_SRC2</a> = 2, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a6f9fe362c1cc7eda325ed4b826fad6fe">CLIC_CT_ACK</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889af4c7bddfb5b35b0ec5f37eb32083ee3d">CLIC_CT_EN</a> = 4, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889aa7fba604d2e6bdf2fc6ee69b028ef34a">CLIC_CT_IRQ0_EN</a> = 8, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a2f7c259c70d3d7df962fb75256e2413a">CLIC_CT_IRQ1_EN</a> = 9, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a4cbf16ba97c7cd6090aef1c379df99ef">CLIC_CT_IRQ2_EN</a> = 10, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889af707e7d193b6f366ef055153ecda89cd">CLIC_CT_IRQ3_EN</a> = 11, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889ac30dac1ed7b887b3e59075d2d7f343c1">CLIC_CT_IRQ4_EN</a> = 12, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a039a95d88bea60ae7c50c4373df2cde0">CLIC_CT_IRQ5_EN</a> = 13, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a352e472c979fba1be68aabf07fa7ebd8">CLIC_CT_IRQ6_EN</a> = 14, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a77a6c18da9e4c6bd3e5748c2ee7cc460">CLIC_CT_IRQ7_EN</a> = 15, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a9229af614b8c492975e90df8efa21795">CLIC_CT_SW_IRQ_SRC0</a> = 16, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a8a865965b13552702dfd64ac934dcd67">CLIC_CT_SW_IRQ_SRC1</a> = 17, 
<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889ae64b8d3574901a60d02638ef4ad8de65">CLIC_CT_SW_IRQ_SRC2</a> = 18, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889a74fd8a77b07c22eb944d90a66b078bc6">CLIC_CT_SW_IRQ_EN</a> = 19
<br />
 }</td></tr>
<tr class="separator:a1703f1f5b88bff673bd89880dc190889"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IO Device: Watchdog Timer (WDT)</h2></td></tr>
<tr class="memitem:a650754ede53fd1367f9f40ce9870a2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a650754ede53fd1367f9f40ce9870a2d3">WDT_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF8CUL))</td></tr>
<tr class="separator:a650754ede53fd1367f9f40ce9870a2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a2bd9c74bdba1b46bd92025bd00ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af2a2bd9c74bdba1b46bd92025bd00ab6">WDT_PASSWORD</a>&#160;&#160;&#160;0x47</td></tr>
<tr class="separator:af2a2bd9c74bdba1b46bd92025bd00ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc01fe45ebae4939dd49aead845a5322"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322">NEORV32_WDT_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a1c931a5c3d4baae95a42060bf2fca64b">WDT_CT_CLK_SEL0</a> = 0, 
<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322ada1988eb2c079c854a263d5b378c2b54">WDT_CT_CLK_SEL1</a> = 1, 
<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a73cde2a27626044b7eed954ab12c1d17">WDT_CT_CLK_SEL2</a> = 2, 
<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a38c8053d262b4e1a897c352a60f373da">WDT_CT_EN</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322abeddc4c699b2eb7a94a1312b43a3178d">WDT_CT_MODE</a> = 4, 
<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322adcdd01ae9a2a79727fa55c007d28b2ac">WDT_CT_CAUSE</a> = 5, 
<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322abd79301483aa332fa977cb6ce4ecba1c">WDT_CT_PWFAIL</a> = 6, 
<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322ac40c79b36e069ce2ff1dbb9dfc34fa89">WDT_CT_PASSWORD_LSB</a> = 8, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322a0b978175ff59ce1c7dc099464c6f6c67">WDT_CT_PASSWORD_MSB</a> = 15
<br />
 }</td></tr>
<tr class="separator:afc01fe45ebae4939dd49aead845a5322"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IO Device: Universal Asynchronous Receiver and Transmitter (UART)</h2></td></tr>
<tr class="memitem:add80bf63566866d28e6bed5190a841b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#add80bf63566866d28e6bed5190a841b5">UART_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFA0UL))</td></tr>
<tr class="separator:add80bf63566866d28e6bed5190a841b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8063fe1a693e0f849bd626b28a5447c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ae8063fe1a693e0f849bd626b28a5447c">UART_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFA4UL))</td></tr>
<tr class="separator:ae8063fe1a693e0f849bd626b28a5447c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646d58f8525325a98fbcdd022983bdc4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4">NEORV32_UART_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a9190a609ce1fc6bff32dc46584f6aa35">UART_CT_BAUD00</a> = 0, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4acefea03af032f2fc95a9acfc4085d48c">UART_CT_BAUD01</a> = 1, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a2f90c0d908fc539f57378edb63f155d7">UART_CT_BAUD02</a> = 2, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a758d7b58d0cb5e1bb4fe017d0c0fc29d">UART_CT_BAUD03</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4af2b7ae3bcc92ee1adba386b9ad029e79">UART_CT_BAUD04</a> = 4, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a5010e889a2abdc7186ad7655f7f73fd0">UART_CT_BAUD05</a> = 5, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a63a0f3a4cedf8ee308bc9595745ede10">UART_CT_BAUD06</a> = 6, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4ac62e8cad071ff1044cf773e289ba0e8d">UART_CT_BAUD07</a> = 7, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a11b911f6ac55b43efb7e85cb84b33b14">UART_CT_BAUD08</a> = 8, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a000eb0c0811ffb698016137ce582c3fb">UART_CT_BAUD09</a> = 9, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4ada001b26ff4bdeb7bbaab413db998ce7">UART_CT_BAUD10</a> = 10, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a44ab7374b6fe5da4fb30b9e7f9ff41d5">UART_CT_BAUD11</a> = 11, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a8eeca8c4c767a8ca05af9a7beeb3df71">UART_CT_PRSC0</a> = 24, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a60b84e262d70991657471a892da724c6">UART_CT_PRSC1</a> = 25, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a1e67a00f4c5d2ca6d90cf3fed69c8da8">UART_CT_PRSC2</a> = 26, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4ae7bdec4ee71b994aa7e4f7f67c8fd7be">UART_CT_RXOR</a> = 27, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a3bb99d47ccad5242d9ee57c1ca553c1e">UART_CT_EN</a> = 28, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4a5f7c4cfa186f214285ca0c0f075d27bf">UART_CT_RX_IRQ</a> = 29, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4abbbd25af5662989c0502b2241399b36d">UART_CT_TX_IRQ</a> = 30, 
<a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4aaa4c6f38b72f15b9ebcb1222720112a4">UART_CT_TX_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:a646d58f8525325a98fbcdd022983bdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf35350a9ea18a59c32c35f528643f2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2">NEORV32_UART_DATA_enum</a> { <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2ab58c4f78a8089cb8092f8e5a3b3297a4">UART_DATA_LSB</a> = 0, 
<a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2a57af69d69524945df3181580f67f96b3">UART_DATA_MSB</a> = 7, 
<a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2adf1e4d52a39e7bb5fa7b81f780b712f6">UART_DATA_AVAIL</a> = 31
 }</td></tr>
<tr class="separator:adcf35350a9ea18a59c32c35f528643f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IO Device: Serial Peripheral Interface Controller (SPI)</h2></td></tr>
<tr class="memitem:a9423bba209e39592d23113e19a7ea50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a9423bba209e39592d23113e19a7ea50f">SPI_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFA8UL))</td></tr>
<tr class="separator:a9423bba209e39592d23113e19a7ea50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79aac51310b95b0cea54f2b44550f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aa79aac51310b95b0cea54f2b44550f2a">SPI_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFACUL))</td></tr>
<tr class="separator:aa79aac51310b95b0cea54f2b44550f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a9bde96196332e244f5b38578d41f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9">NEORV32_SPI_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a08d0e2e94e6f740f7648365197f15f34">SPI_CT_CS0</a> = 0, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a54f192cf23834e0cbced8bcb7280dfee">SPI_CT_CS1</a> = 1, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9aaa0ae5862a2410d05931baeb3bee82c1">SPI_CT_CS2</a> = 2, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a5bb09da12966cfe1f7ca22ec6576ee1e">SPI_CT_CS3</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9ae6f11619dcf16761e952443f16b6426d">SPI_CT_CS4</a> = 4, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9aef45829289f7586cb53c47f645e35111">SPI_CT_CS5</a> = 5, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a37f962ff590d1794480ad403f1ab2e1f">SPI_CT_CS6</a> = 6, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a6e1a7f6da9ed31abd714d4a42e718dce">SPI_CT_CS7</a> = 7, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9af198144b18c5711b8018f546b29b9457">SPI_CT_EN</a> = 8, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a27634f7e305bc00298969a19e4e53aa7">SPI_CT_CPHA</a> = 9, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a8d51f2fb04f963796bea8b80bbb5a60c">SPI_CT_PRSC0</a> = 10, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a32351fc64908c1c6760e336e1c7c4bd3">SPI_CT_PRSC1</a> = 11, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a38aa768a476bbf0123197292fda0dbf3">SPI_CT_PRSC2</a> = 12, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9ae731384856b0de6d4d8ebf6981dadfc5">SPI_CT_DIR</a> = 13, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a6c019caaa22cd5c364458be27c21810a">SPI_CT_SIZE0</a> = 14, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9a390ba614e73f39b910be40ac9f66aef9">SPI_CT_SIZE1</a> = 15, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9aed3249c976f88bcae77d94b84d3d6d60">SPI_CT_IRQ_EN</a> = 16, 
<a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9abfb655bc03db895d9a451d16450df6ef">SPI_CT_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:a59a9bde96196332e244f5b38578d41f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IO Device: Two-Wire Interface Controller (TWI)</h2></td></tr>
<tr class="memitem:a89965ec91a0788976fb79821991f1fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a89965ec91a0788976fb79821991f1fc3">TWI_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFB0UL))</td></tr>
<tr class="separator:a89965ec91a0788976fb79821991f1fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad9f06d6da950b43cc158cf2d28c92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#aaad9f06d6da950b43cc158cf2d28c92d">TWI_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFB4UL))</td></tr>
<tr class="separator:aaad9f06d6da950b43cc158cf2d28c92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3877eaa2c9fc158421118ffc0dfbd4e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4e">NEORV32_TWI_CT_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea118a0c0159aacdf5eacfe5d96789ef89">TWI_CT_EN</a> = 0, 
<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea99e224748e8496b7fcb74161bab14c2e">TWI_CT_START</a> = 1, 
<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4eafe388c0778698bec86bc3c17c49c0823">TWI_CT_STOP</a> = 2, 
<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea9a8ab38da4d8fd42f1a061b0529f0d50">TWI_CT_IRQ_EN</a> = 3, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea5eef084c4b2c671fa4c6782d52089661">TWI_CT_PRSC0</a> = 4, 
<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea6c7baf22d7c24d3644239d492b3c4bff">TWI_CT_PRSC1</a> = 5, 
<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4eac69ca6fb13716dec79a00ddd13208b7b">TWI_CT_PRSC2</a> = 6, 
<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea9bb6ae1a7f743d313ca25f90e350dac6">TWI_CT_MACK</a> = 7, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4ea110849140206c70d901840977ebdfaca">TWI_CT_ACK</a> = 30, 
<a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4eabe4f1547e27d390bd639ae609b5bec04">TWI_CT_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:ac3877eaa2c9fc158421118ffc0dfbd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02eb82a951d467a4b142efc1ba7a88ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88ed">NEORV32_TWI_DATA_enum</a> { <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88edadec86bfa3d76a96fb35435c8081172e2">TWI_DATA_LSB</a> = 0, 
<a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88eda3c407415ad156f134f3869216dc82482">TWI_DATA_MSB</a> = 7
 }</td></tr>
<tr class="separator:a02eb82a951d467a4b142efc1ba7a88ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IO Device: Pulse Width Modulation Controller (PWM)</h2></td></tr>
<tr class="memitem:ad937102f49858b3909e82f14ee2754bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad937102f49858b3909e82f14ee2754bd">PWM_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFB8UL))</td></tr>
<tr class="separator:ad937102f49858b3909e82f14ee2754bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9536546116a9251e04cdd4f2c494bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#af9536546116a9251e04cdd4f2c494bba">PWM_DUTY</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFBCUL))</td></tr>
<tr class="separator:af9536546116a9251e04cdd4f2c494bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3f718bd93cb201c5cead84bc00e5d0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0">NEORV32_PWM_CT_enum</a> { <a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0a644af7f23e5b9d5485ee2f2538bc0ae6">PWM_CT_EN</a> = 0, 
<a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0a4dba83da97008a4525dd63b2f070494b">PWM_CT_PRSC0</a> = 1, 
<a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0a238ae092326f83752ae4dd25d3337497">PWM_CT_PRSC1</a> = 2, 
<a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0ad8c6d3a96f0d386f78edd2455c275b81">PWM_CT_PRSC2</a> = 3
 }</td></tr>
<tr class="separator:a1f3f718bd93cb201c5cead84bc00e5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963c140e7b919b6dc7ec6158ee7bb30a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30a">NEORV32_PWM_DUTY_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aa710563698d25247ad1e0e3ffb2923518">PWM_DUTY_CH0_LSB</a> = 0, 
<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aaecc1c56cf4d48a6b97208ab637ceb0b8">PWM_DUTY_CH0_MSB</a> = 7, 
<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aaa4d1b0c4ea482c913334f77007c2bb79">PWM_DUTY_CH1_LSB</a> = 8, 
<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aae4b8e407cf164252158df86e2f8d5936">PWM_DUTY_CH1_MSB</a> = 15, 
<br />
&#160;&#160;<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aaa5990f6039016a8c044c809e21fbb39b">PWM_DUTY_CH2_LSB</a> = 16, 
<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aa85966189b00647b33ae1e3fe63e4343c">PWM_DUTY_CH2_MSB</a> = 23, 
<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aa86566cbe2699b9e8e97dc36828814098">PWM_DUTY_CH3_LSB</a> = 24, 
<a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30aaef2d9294e065b5a22c6e774e4004f32c">PWM_DUTY_CH3_MSB</a> = 31
<br />
 }</td></tr>
<tr class="separator:a963c140e7b919b6dc7ec6158ee7bb30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IO Device: True Random Number Generator (TRNG)</h2></td></tr>
<tr class="memitem:abfd8dc1811ee923d8d7ca2672304dcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#abfd8dc1811ee923d8d7ca2672304dcc4">TRNG_CT</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFC0UL))</td></tr>
<tr class="separator:abfd8dc1811ee923d8d7ca2672304dcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0f1a96b67174ac7914ac439dbcd659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#afa0f1a96b67174ac7914ac439dbcd659">TRNG_DATA</a>&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> 0xFFFFFFC4UL))</td></tr>
<tr class="separator:afa0f1a96b67174ac7914ac439dbcd659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e9fd8a23a0c690c12357bd517c0e0d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0d">NEORV32_TRNG_CT_enum</a> { <a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0da6a11016b567862d28e40a63ba322b009">TRNG_CT_TAP_LSB</a> = 0, 
<a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0da874f4899d6132f8670df968a07b6c1e0">TRNG_CT_TAP_MSB</a> = 15, 
<a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0dab4cdfe80936f283c8e7a2449431891eb">TRNG_CT_EN</a> = 31
 }</td></tr>
<tr class="separator:ad0e9fd8a23a0c690c12357bd517c0e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2957a5ea1e77b86ddd12d8a55f580ae2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32_8h.html#a2957a5ea1e77b86ddd12d8a55f580ae2">NEORV32_TRNG_DUTY_enum</a> { <a class="el" href="neorv32_8h.html#a2957a5ea1e77b86ddd12d8a55f580ae2ac2a7a79da7010342366ea97a2af2ebe6">TRNG_DATA_LSB</a> = 0, 
<a class="el" href="neorv32_8h.html#a2957a5ea1e77b86ddd12d8a55f580ae2ac73221cb67facda1db8fc9591e2f6364">TRNG_DATA_MSB</a> = 15, 
<a class="el" href="neorv32_8h.html#a2957a5ea1e77b86ddd12d8a55f580ae2a3c433d1342e372326c7fd7a44e576323">TRNG_DATA_VALID</a> = 31
 }</td></tr>
<tr class="separator:a2957a5ea1e77b86ddd12d8a55f580ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Main NEORV32 core library file. </p>
<dl class="section author"><dt>Author</dt><dd>Stephan Nolting </dd></dl>
<dl class="section date"><dt>Date</dt><dd>30 May 2020</dd></dl>
<p>This file defines the addresses of the IO devices and their according registers and register bits as well as the available CPU CSRs and flags. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abd8c9b7d79f49de1722611b2835cde58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8c9b7d79f49de1722611b2835cde58">&#9670;&nbsp;</a></span>BOOTLOADER_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BOOTLOADER_BASE_ADDRESS&#160;&#160;&#160;(0xFFFF0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>instruction memory base address (r/w/x) data memory base address (r/w/x) bootloader memory base address (r/-/x) </p>

</div>
</div>
<a id="a426b9dad1b07c893b8eb45cd81134548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426b9dad1b07c893b8eb45cd81134548">&#9670;&nbsp;</a></span>CLIC_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLIC_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF88UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLIC control register (r/w) </p>

</div>
</div>
<a id="a38e437c48527231b3565428d55dd7211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e437c48527231b3565428d55dd7211">&#9670;&nbsp;</a></span>DEVNULL_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVNULL_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFFCUL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DEVNULL data register (r/w) </p>

</div>
</div>
<a id="a7be6a0cc9aa65da1d4ee5751b4085853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be6a0cc9aa65da1d4ee5751b4085853">&#9670;&nbsp;</a></span>GPIO_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INPUT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> 0xFFFFFF80UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO parallel input port (r/-) </p>

</div>
</div>
<a id="a0db9fe8a278e6ab7c5c6f14fe58e5eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db9fe8a278e6ab7c5c6f14fe58e5eb1">&#9670;&nbsp;</a></span>GPIO_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_OUTPUT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF84UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPIO parallel output port (r/w) </p>

</div>
</div>
<a id="a1eb0cb7fed7e154e15cb4009880a879c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb0cb7fed7e154e15cb4009880a879c">&#9670;&nbsp;</a></span>IO_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_BASE_ADDRESS&#160;&#160;&#160;(0xFFFFFF80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>peripheral/IO devices memory base address (r/w/x) </p>

</div>
</div>
<a id="ab60c37065aa8fe3bcda20ea3482373d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60c37065aa8fe3bcda20ea3482373d6">&#9670;&nbsp;</a></span>IO_REG16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG16&#160;&#160;&#160;(volatile uint16_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped half-word (16-bit) read/write register </p>

</div>
</div>
<a id="a3b61ddcb0ba2be60072440c54570e1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b61ddcb0ba2be60072440c54570e1f3">&#9670;&nbsp;</a></span>IO_REG32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG32&#160;&#160;&#160;(volatile uint32_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped word (32-bit) read/write register </p>

</div>
</div>
<a id="a24a030e9cb11740f78d45254e1a012f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a030e9cb11740f78d45254e1a012f5">&#9670;&nbsp;</a></span>IO_REG64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG64&#160;&#160;&#160;(volatile uint64_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped double-word (64-bit) read/write register </p>

</div>
</div>
<a id="a7fcef196d78f61a00482cb2be6a54c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcef196d78f61a00482cb2be6a54c63">&#9670;&nbsp;</a></span>IO_REG8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_REG8&#160;&#160;&#160;(volatile uint8_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped byte (8-bit) read/write register </p>

</div>
</div>
<a id="ac75ea3c0585b8b16d43dcf36f89eae3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75ea3c0585b8b16d43dcf36f89eae3f">&#9670;&nbsp;</a></span>IO_ROM16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM16&#160;&#160;&#160;(const volatile uint16_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped half-word (16-bit) read-only register </p>

</div>
</div>
<a id="a309a383492733f09f05ad9b0e00efd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309a383492733f09f05ad9b0e00efd26">&#9670;&nbsp;</a></span>IO_ROM32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM32&#160;&#160;&#160;(const volatile uint32_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped word (32-bit) read-only register </p>

</div>
</div>
<a id="a4828185f3c9c9454587fbe1447ae846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4828185f3c9c9454587fbe1447ae846c">&#9670;&nbsp;</a></span>IO_ROM64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM64&#160;&#160;&#160;(const volatile uint64_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped double-word (64-bit) read-only register </p>

</div>
</div>
<a id="a11907779ee01abacd8fc3b81a162fe7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11907779ee01abacd8fc3b81a162fe7b">&#9670;&nbsp;</a></span>IO_ROM8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO_ROM8&#160;&#160;&#160;(const volatile uint8_t*)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>memory-mapped byte (8-bit) read-only register </p>

</div>
</div>
<a id="a86dbc666da56fe7a39ea928f97c79299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86dbc666da56fe7a39ea928f97c79299">&#9670;&nbsp;</a></span>MTIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a029adc8acca68afa831839f5f6f3677c">MTIME_LO</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME (time register) 64-bit access (r/w) </p>

</div>
</div>
<a id="a55716ae75c8f96deba44560f582939e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55716ae75c8f96deba44560f582939e1">&#9670;&nbsp;</a></span>MTIME_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME_HI&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF94UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME (time register) high word (r/w) </p>

</div>
</div>
<a id="a029adc8acca68afa831839f5f6f3677c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a029adc8acca68afa831839f5f6f3677c">&#9670;&nbsp;</a></span>MTIME_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIME_LO&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF90UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIME (time register) low word (r/w) </p>

</div>
</div>
<a id="a4bfc9a5f5652e45370287e73011ad03c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfc9a5f5652e45370287e73011ad03c">&#9670;&nbsp;</a></span>MTIMECMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIMECMP&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a24a030e9cb11740f78d45254e1a012f5">IO_REG64</a> (&amp;<a class="el" href="neorv32_8h.html#a9a9b4246b066febfbbfc5d10c6c615b6">MTIMECMP_LO</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIMECMP (time compare register) low word (r/w) </p>

</div>
</div>
<a id="a03028fc249ae6f2fc18f1a4c4dab8741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03028fc249ae6f2fc18f1a4c4dab8741">&#9670;&nbsp;</a></span>MTIMECMP_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIMECMP_HI&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF9CUL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIMECMP (time register) high word (r/w) </p>

</div>
</div>
<a id="a9a9b4246b066febfbbfc5d10c6c615b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9b4246b066febfbbfc5d10c6c615b6">&#9670;&nbsp;</a></span>MTIMECMP_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MTIMECMP_LO&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF98UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTIMECMP (time compare register) low word (r/w) </p>

</div>
</div>
<a id="ad937102f49858b3909e82f14ee2754bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad937102f49858b3909e82f14ee2754bd">&#9670;&nbsp;</a></span>PWM_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFB8UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM control register (r/w) </p>

</div>
</div>
<a id="af9536546116a9251e04cdd4f2c494bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9536546116a9251e04cdd4f2c494bba">&#9670;&nbsp;</a></span>PWM_DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_DUTY&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFBCUL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register (4-channels) (r/w) </p>

</div>
</div>
<a id="a9423bba209e39592d23113e19a7ea50f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9423bba209e39592d23113e19a7ea50f">&#9670;&nbsp;</a></span>SPI_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFA8UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register (r/w) </p>

</div>
</div>
<a id="aa79aac51310b95b0cea54f2b44550f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79aac51310b95b0cea54f2b44550f2a">&#9670;&nbsp;</a></span>SPI_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFACUL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI receive/transmit data register (r/w) </p>

</div>
</div>
<a id="abfd8dc1811ee923d8d7ca2672304dcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd8dc1811ee923d8d7ca2672304dcc4">&#9670;&nbsp;</a></span>TRNG_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFC0UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG control register (r/w) </p>

</div>
</div>
<a id="afa0f1a96b67174ac7914ac439dbcd659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0f1a96b67174ac7914ac439dbcd659">&#9670;&nbsp;</a></span>TRNG_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRNG_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a309a383492733f09f05ad9b0e00efd26">IO_ROM32</a> 0xFFFFFFC4UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG data register (r/-) </p>

</div>
</div>
<a id="a89965ec91a0788976fb79821991f1fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89965ec91a0788976fb79821991f1fc3">&#9670;&nbsp;</a></span>TWI_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFB0UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI control register (r/w) </p>

</div>
</div>
<a id="aaad9f06d6da950b43cc158cf2d28c92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad9f06d6da950b43cc158cf2d28c92d">&#9670;&nbsp;</a></span>TWI_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWI_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFB4UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI receive/transmit data register (r/w) </p>

</div>
</div>
<a id="add80bf63566866d28e6bed5190a841b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add80bf63566866d28e6bed5190a841b5">&#9670;&nbsp;</a></span>UART_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFA0UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART control register (r/w) </p>

</div>
</div>
<a id="ae8063fe1a693e0f849bd626b28a5447c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8063fe1a693e0f849bd626b28a5447c">&#9670;&nbsp;</a></span>UART_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DATA&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFFA4UL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART receive/transmit data register (r/w) </p>

</div>
</div>
<a id="a650754ede53fd1367f9f40ce9870a2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650754ede53fd1367f9f40ce9870a2d3">&#9670;&nbsp;</a></span>WDT_CT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_CT&#160;&#160;&#160;(*(<a class="el" href="neorv32_8h.html#a3b61ddcb0ba2be60072440c54570e1f3">IO_REG32</a> 0xFFFFFF8CUL))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog control register (r/w) </p>

</div>
</div>
<a id="af2a2bd9c74bdba1b46bd92025bd00ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a2bd9c74bdba1b46bd92025bd00ab6">&#9670;&nbsp;</a></span>WDT_PASSWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_PASSWORD&#160;&#160;&#160;0x47</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Watchdog access passwort, must be set in WDT_CT bits 15:8 for every control register access </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ae6811219de33a3a80e7af16eb53b2008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6811219de33a3a80e7af16eb53b2008">&#9670;&nbsp;</a></span>NEORV32_CLIC_CHANNELS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ae6811219de33a3a80e7af16eb53b2008">NEORV32_CLIC_CHANNELS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Core-local interrupt controller IRQ channel </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008a1630088b93d75f0bbcff6ca7a36880b8"></a>CLIC_CH_WDT&#160;</td><td class="fielddoc"><p>CLIC channel 0: Watchdog timer overflow interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008a8ac12d8d35bb1ec616bb3b469d515f8f"></a>CLIC_CH_RES&#160;</td><td class="fielddoc"><p>CLIC channel 1: reserved </p>
</td></tr>
<tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008a4ce01ddcd79b142b75014f3bb2718ab7"></a>CLIC_CH_GPIO&#160;</td><td class="fielddoc"><p>CLIC channel 2: GPIO pin-change interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008adcc613b9b8ccfecfb67cff1fdfdc2ac8"></a>CLIC_CH_UART&#160;</td><td class="fielddoc"><p>CLIC channel 3: UART RX available or TX done interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008aefd680dde653068fdcc1865a5047cd25"></a>CLIC_CH_SPI&#160;</td><td class="fielddoc"><p>CLIC channel 4: SPI transmission done interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008ae2572ec6ffa8b600518357c0f6a35fcf"></a>CLIC_CH_TWI&#160;</td><td class="fielddoc"><p>CLIC channel 5: TWI transmission done interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008a6526065db74e5bcddcb375076576d333"></a>CLIC_CH_EXT0&#160;</td><td class="fielddoc"><p>CLIC channel 6: Processor-external interrupt request 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae6811219de33a3a80e7af16eb53b2008adcdfa9c64be11bad64cd7bd930e9e9ae"></a>CLIC_CH_EXT1&#160;</td><td class="fielddoc"><p>CLIC channel 7: Processor-external interrupt request 1 </p>
</td></tr>
</table>

</div>
</div>
<a id="a1703f1f5b88bff673bd89880dc190889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1703f1f5b88bff673bd89880dc190889">&#9670;&nbsp;</a></span>NEORV32_CLIC_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a1703f1f5b88bff673bd89880dc190889">NEORV32_CLIC_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLIC control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a59181dd5c2496922f31e2b5cf063ff72"></a>CLIC_CT_SRC0&#160;</td><td class="fielddoc"><p>CLIC control register(0) (r/-): IRQ source bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a5868cc91a6db8701876149b027df49b4"></a>CLIC_CT_SRC1&#160;</td><td class="fielddoc"><p>CLIC control register(1) (r/-): IRQ source bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a2062ce070d970a01e927f59e2a38bd19"></a>CLIC_CT_SRC2&#160;</td><td class="fielddoc"><p>CLIC control register(2) (r/-): IRQ source bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a6f9fe362c1cc7eda325ed4b826fad6fe"></a>CLIC_CT_ACK&#160;</td><td class="fielddoc"><p>CLIC control register(3) (-/w): Acknowledge current IRQ when set, auto-clears when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889af4c7bddfb5b35b0ec5f37eb32083ee3d"></a>CLIC_CT_EN&#160;</td><td class="fielddoc"><p>CLIC control register(4) (r/w): Unit enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889aa7fba604d2e6bdf2fc6ee69b028ef34a"></a>CLIC_CT_IRQ0_EN&#160;</td><td class="fielddoc"><p>CLIC control register(8) (r/w): Enable IRQ channel 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a2f7c259c70d3d7df962fb75256e2413a"></a>CLIC_CT_IRQ1_EN&#160;</td><td class="fielddoc"><p>CLIC control register(9) (r/w): Enable IRQ channel 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a4cbf16ba97c7cd6090aef1c379df99ef"></a>CLIC_CT_IRQ2_EN&#160;</td><td class="fielddoc"><p>CLIC control register(10) (r/w): Enable IRQ channel 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889af707e7d193b6f366ef055153ecda89cd"></a>CLIC_CT_IRQ3_EN&#160;</td><td class="fielddoc"><p>CLIC control register(11) (r/w): Enable IRQ channel 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889ac30dac1ed7b887b3e59075d2d7f343c1"></a>CLIC_CT_IRQ4_EN&#160;</td><td class="fielddoc"><p>CLIC control register(12) (r/w): Enable IRQ channel 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a039a95d88bea60ae7c50c4373df2cde0"></a>CLIC_CT_IRQ5_EN&#160;</td><td class="fielddoc"><p>CLIC control register(13) (r/w): Enable IRQ channel 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a352e472c979fba1be68aabf07fa7ebd8"></a>CLIC_CT_IRQ6_EN&#160;</td><td class="fielddoc"><p>CLIC control register(14) (r/w): Enable IRQ channel 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a77a6c18da9e4c6bd3e5748c2ee7cc460"></a>CLIC_CT_IRQ7_EN&#160;</td><td class="fielddoc"><p>CLIC control register(15) (r/w): Enable IRQ channel 7 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a9229af614b8c492975e90df8efa21795"></a>CLIC_CT_SW_IRQ_SRC0&#160;</td><td class="fielddoc"><p>CLIC control register(16) (-/w): SW IRQ trigger, IRQ select bit 0, auto-clears when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a8a865965b13552702dfd64ac934dcd67"></a>CLIC_CT_SW_IRQ_SRC1&#160;</td><td class="fielddoc"><p>CLIC control register(17) (-/w): SW IRQ trigger, IRQ select bit 1, auto-clears when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889ae64b8d3574901a60d02638ef4ad8de65"></a>CLIC_CT_SW_IRQ_SRC2&#160;</td><td class="fielddoc"><p>CLIC control register(18) (-/w): SW IRQ trigger, IRQ select bit 2, auto-clears when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a1703f1f5b88bff673bd89880dc190889a74fd8a77b07c22eb944d90a66b078bc6"></a>CLIC_CT_SW_IRQ_EN&#160;</td><td class="fielddoc"><p>CLIC control register(19) (-/w): SW IRQ trigger enable, auto-clears when set </p>
</td></tr>
</table>

</div>
</div>
<a id="a10022df4c223533b04d5aebe222e8b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10022df4c223533b04d5aebe222e8b73">&#9670;&nbsp;</a></span>NEORV32_CLOCK_PRSC_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Processor clock prescalers </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73ad63d40139c50d76618cf1258cbdc0d05"></a>CLK_PRSC_2&#160;</td><td class="fielddoc"><p>CPU_CLK / 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a648249b3ab8c2500880c1e68b98f81d1"></a>CLK_PRSC_4&#160;</td><td class="fielddoc"><p>CPU_CLK / 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa4e3a6a5b3cd895f63b4544f63ce22c9"></a>CLK_PRSC_8&#160;</td><td class="fielddoc"><p>CPU_CLK / 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a5990532893f2d9606e3c02aff60ca5da"></a>CLK_PRSC_64&#160;</td><td class="fielddoc"><p>CPU_CLK / 64 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a933045a5405de55781d687315f42054e"></a>CLK_PRSC_128&#160;</td><td class="fielddoc"><p>CPU_CLK / 128 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a18aac15afd5ebd8d3a00dd6e513daf17"></a>CLK_PRSC_1024&#160;</td><td class="fielddoc"><p>CPU_CLK / 1024 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73aa138f0cad547028d5124f89d6dcc8c79"></a>CLK_PRSC_2048&#160;</td><td class="fielddoc"><p>CPU_CLK / 2048 </p>
</td></tr>
<tr><td class="fieldname"><a id="a10022df4c223533b04d5aebe222e8b73a0f20c29722bf9afc478b1a286a6b7eee"></a>CLK_PRSC_4096&#160;</td><td class="fielddoc"><p>CPU_CLK / 4096 </p>
</td></tr>
</table>

</div>
</div>
<a id="ac2a3808c3ec5cf3f96a3e7f199bf602e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a3808c3ec5cf3f96a3e7f199bf602e">&#9670;&nbsp;</a></span>NEORV32_CPU_CSRS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac2a3808c3ec5cf3f96a3e7f199bf602e">NEORV32_CPU_CSRS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Available CPU Control and Status Registers (CSRs) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ead0e5de789d6390f750b8af03cdd15450"></a>CSR_MSTATUS&#160;</td><td class="fielddoc"><p>0x300 - mstatus (r/w): Machine status register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eade079242596ce14ce1ba9842ed29b84c"></a>CSR_MISA&#160;</td><td class="fielddoc"><p>0x301 - misa (r/-): CPU ISA and extensions (read-only in NEORV32) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eacc0f9f5f3b5702f1b57f2ba3b6b62610"></a>CSR_MIE&#160;</td><td class="fielddoc"><p>0x304 - mie (r/w): Machine interrupt-enable register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eaa632d218400268df6dc6b289ff088d21"></a>CSR_MTVEC&#160;</td><td class="fielddoc"><p>0x305 - mtvec (r/w): Machine trap-handler base address (for ALL traps) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eae29976bb072639975ad0cdb985c7f004"></a>CSR_MSCRATCH&#160;</td><td class="fielddoc"><p>0x340 - mscratch (r/w): Machine scratch register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea5d60a25a66754066589e8facb7d41153"></a>CSR_MEPC&#160;</td><td class="fielddoc"><p>0x341 - mepc (r/w): Machine exception program counter </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea2e14b57fee5376741634db7980a5005b"></a>CSR_MCAUSE&#160;</td><td class="fielddoc"><p>0x342 - mcause (r/w): Machine trap cause </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea76d30359e3b54197fb53f9939734cf1e"></a>CSR_MTVAL&#160;</td><td class="fielddoc"><p>0x343 - mtval (r/w): Machine bad address or instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eaddb485275c954d1181d5bd4e4609082c"></a>CSR_MIP&#160;</td><td class="fielddoc"><p>0x344 - mip (r/w): Machine interrupt pending register </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea32c22641ed66c6d20902306a2b1fad77"></a>CSR_MCYCLE&#160;</td><td class="fielddoc"><p>0xb00 - mcycle (r/w): Machine cycle counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea98f5e2cf2d5dbb0125a222b0065c86eb"></a>CSR_MINSTRET&#160;</td><td class="fielddoc"><p>0xb02 - minstret (r/w): Machine instructions-retired counter low word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea28fcfd06ca1012c19cf053e57689687b"></a>CSR_MCYCLEH&#160;</td><td class="fielddoc"><p>0xb80 - mcycleh (r/w): Machine cycle counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eafffb28b62b9baa127ae3bad919208988"></a>CSR_MINSTRETH&#160;</td><td class="fielddoc"><p>0xb82 - minstreth (r/w): Machine instructions-retired counter high word </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eaaaf0f6b17a06d5922bcfdb47b382137e"></a>CSR_CYCLE&#160;</td><td class="fielddoc"><p>0xc00 - cycle (r/-): Cycle counter low word (from MCYCLE) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eaab7c4abcc9a7d6c55c0f28dded7f8b59"></a>CSR_TIME&#160;</td><td class="fielddoc"><p>0xc01 - time (r/-): Timer low word (from MTIME.TIME_LO) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea8144da8cd8691ac54aa0712685865b66"></a>CSR_INSTRET&#160;</td><td class="fielddoc"><p>0xc02 - instret (r/-): Instructions-retired counter low word (from MINSTRET) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eaa276bedb7dab28935163397b4879f6db"></a>CSR_CYCLEH&#160;</td><td class="fielddoc"><p>0xc80 - cycleh (r/-): Cycle counter high word (from MCYCLEH) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eac5e2ba343def2324fe674bff159e0b07"></a>CSR_TIMEH&#160;</td><td class="fielddoc"><p>0xc81 - timeh (r/-): Timer high word (from MTIME.TIME_HI) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea9b66978d76260283007d399fc735d153"></a>CSR_INSTRETH&#160;</td><td class="fielddoc"><p>0xc82 - instreth (r/-): Instructions-retired counter high word (from MINSTRETH) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eaf5c5a21909aaca2b57f9a15f4bac246b"></a>CSR_MVENDORID&#160;</td><td class="fielddoc"><p>0xf11 - mvendorid (r/-): Vendor ID </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ead95cb95266533123447ff0e917f890e4"></a>CSR_MARCHID&#160;</td><td class="fielddoc"><p>0xf12 - marchid (r/-): Architecture ID </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea06d39cf0f13d6401dcf426d56149c8cd"></a>CSR_MIMPID&#160;</td><td class="fielddoc"><p>0xf13 - mimpid (r/-): Implementation ID/version </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea6ba48e2306ae92f498552e1ea04d6790"></a>CSR_MHARTID&#160;</td><td class="fielddoc"><p>0xf14 - mhartid (r/-): Hardware thread ID (always 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eac7d34d8c70c2fd95c036e27cb04bed98"></a>CSR_MFEATURES&#160;</td><td class="fielddoc"><p>0xfc0 - CUSTOM (r/-): Implemented processor devices/features (via IO_x_USE generics) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eae3120500698fcc212994db3d98b1a698"></a>CSR_MCLOCK&#160;</td><td class="fielddoc"><p>0xfc1 - CUSTOM (r/-): Processor primary clock spedd in Hz (via CLOCK_FREQUENCY generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eaad567d64c69bbe23b6b9b2b20ebce9e8"></a>CSR_MISPACEBASE&#160;</td><td class="fielddoc"><p>0xfc4 - CUSTOM (r/-): Base address of instruction memory space (via MEM_ISPACE_BASE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea85d23e74057f4133b8cb8b653046d6eb"></a>CSR_MDSPACEBASE&#160;</td><td class="fielddoc"><p>0xfc5 - CUSTOM (r/-): Base address of data memory space (via MEM_DSPACE_BASE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602eac769a7fa0ae4dc4801c991b731383010"></a>CSR_MISPACESIZE&#160;</td><td class="fielddoc"><p>0xfc6 - CUSTOM (r/-): Total size of instruction memory space in byte (via MEM_ISPACE_SIZE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ac2a3808c3ec5cf3f96a3e7f199bf602ea498854029a8d33e2c2e96f0b85f12193"></a>CSR_MDSPACESIZE&#160;</td><td class="fielddoc"><p>0xfc7 - CUSTOM (r/-): Total size of data memory space in byte (via MEM_DSPACE_SIZE generic) </p>
</td></tr>
</table>

</div>
</div>
<a id="af8c04ad6108b48e55632420b4cd11f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c04ad6108b48e55632420b4cd11f6d">&#9670;&nbsp;</a></span>NEORV32_CPU_MFEATURES_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#af8c04ad6108b48e55632420b4cd11f6d">NEORV32_CPU_MFEATURES_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mfeatures</b> CSR (r/-): Implemented processor devices/features (CUSTOM) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6dae5a6c739159cde73c474e398576cdf26"></a>CPU_MFEATURES_BOOTLOADER&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (0) (r/-): Bootloader implemented when 1 (via BOOTLOADER_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da2bea05012dde2a29c7e2ead003a8101d"></a>CPU_MFEATURES_MEM_EXT&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (1) (r/-): External bus interface implemented when 1 (via MEM_EXT_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6dabdbb7e4b6f225a5af42c8e53c4051ff7"></a>CPU_MFEATURES_MEM_INT_IMEM&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (2) (r/-): Processor-internal instruction memory implemented when 1 (via MEM_INT_IMEM_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da2794f7e7e8903d42d401500a879c68c5"></a>CPU_MFEATURES_MEM_INT_IMEM_ROM&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (3) (r/-): Processor-internal instruction memory implemented as ROM when 1 (via MEM_INT_IMEM_ROM generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6daa249ea6c3dfb7e9970a4523f0822d0a9"></a>CPU_MFEATURES_MEM_INT_DMEM&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (4) (r/-): Processor-internal data memory implemented when 1 (via MEM_INT_DMEM_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da73367c30cfc45c4ebc5b9c30f74422d3"></a>CPU_MFEATURES_CSR_COUNTERS&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (5) (r/-): RISC-V performance counters implemented when 1 (via CSR_COUNTERS_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6daf7c39d93f47b1d3981d0d287369c9c19"></a>CPU_MFEATURES_IO_GPIO&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (16) (r/-): General purpose input/output port unit implemented when 1 (via IO_GPIO_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da57c4563ce722eec82bafc7d40a47519c"></a>CPU_MFEATURES_IO_MTIME&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (17) (r/-): Machine system timer implemented when 1 (via IO_MTIME_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da0357eb0e0460219293c2a75c28f42244"></a>CPU_MFEATURES_IO_UART&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (18) (r/-): Universal asynchronous receiver/transmitter implemented when 1 (via IO_UART_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da04773f0a2eecaf46acfbd2c916a67a49"></a>CPU_MFEATURES_IO_SPI&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (19) (r/-): Serial peripheral interface implemented when 1 (via IO_SPI_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da92559c95dbf474d19f2922641fc84810"></a>CPU_MFEATURES_IO_TWI&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (20) (r/-): Two-wire interface implemented when 1 (via IO_TWI_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6dabe209485f6b3a1d946fff42c09503b6a"></a>CPU_MFEATURES_IO_PWM&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (21) (r/-): Pulse-width modulation unit implemented when 1 (via IO_PWM_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6da32b8642dcc1288fd9b16a5f221d809be"></a>CPU_MFEATURES_IO_WDT&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (22) (r/-): Watchdog timer implemented when 1 (via IO_WDT_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6daf3b8f522e3e590f0599ee42c857a45bd"></a>CPU_MFEATURES_IO_CLIC&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (23) (r/-): Core-local interrupt controller implemented when 1 (via IO_CLIC_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6dac3dfab239beb9525eeea2fe497028647"></a>CPU_MFEATURES_IO_TRNG&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (24) (r/-): True random number generator implemented when 1 (via IO_TRNG_USE generic) </p>
</td></tr>
<tr><td class="fieldname"><a id="af8c04ad6108b48e55632420b4cd11f6dacd3de64c010de86f3eaa1c2a53b54cca"></a>CPU_MFEATURES_IO_DEVNULL&#160;</td><td class="fielddoc"><p>CPU mfeatures CSR (24) (r/-): Dummy device implemented when 1 (via IO_DEVNULL_USE generic) </p>
</td></tr>
</table>

</div>
</div>
<a id="adabb51410fa0d751f6f70b1c12cbc8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabb51410fa0d751f6f70b1c12cbc8e2">&#9670;&nbsp;</a></span>NEORV32_CPU_MIE_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#adabb51410fa0d751f6f70b1c12cbc8e2">NEORV32_CPU_MIE_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mie</b> CSR (r/w): Machine interrupt enable (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adabb51410fa0d751f6f70b1c12cbc8e2ac714f720b9839456ae24d43ac987f67a"></a>CPU_MIE_MSIE&#160;</td><td class="fielddoc"><p>CPU mie CSR (3): Machine software interrupt enable (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="adabb51410fa0d751f6f70b1c12cbc8e2ab4fb479e17376adb1928fa4fbd76cb1a"></a>CPU_MIE_MTIE&#160;</td><td class="fielddoc"><p>CPU mie CSR (7): Machine timer interrupt (MTIME) enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="adabb51410fa0d751f6f70b1c12cbc8e2aae7c4311766871a43b025ea36553d8a6"></a>CPU_MIE_MEIE&#160;</td><td class="fielddoc"><p>CPU mie CSR (11): Machine external interrupt (via CLIC) enable bit (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="a7b83e5a9c203cf14ff66d1cdf081b4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b83e5a9c203cf14ff66d1cdf081b4d6">&#9670;&nbsp;</a></span>NEORV32_CPU_MIP_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a7b83e5a9c203cf14ff66d1cdf081b4d6">NEORV32_CPU_MIP_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mip</b> CSR (r/-): Machine interrupt pending (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7b83e5a9c203cf14ff66d1cdf081b4d6a0904a31f703dd2453eaeb962e3cff308"></a>CPU_MIP_MSIP&#160;</td><td class="fielddoc"><p>CPU mip CSR (3): Machine software interrupt pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7b83e5a9c203cf14ff66d1cdf081b4d6a6c265d5a4960d67210a9c31d047ca324"></a>CPU_MIP_MTIP&#160;</td><td class="fielddoc"><p>CPU mip CSR (7): Machine timer interrupt (MTIME) pending (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a7b83e5a9c203cf14ff66d1cdf081b4d6a7b9366261c91a442c61cb86ac5468aab"></a>CPU_MIP_MEIP&#160;</td><td class="fielddoc"><p>CPU mip CSR (11): Machine external interrupt (via CLIC) pending (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="a4802b2d62a26ed64540d1457d05cd8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4802b2d62a26ed64540d1457d05cd8e0">&#9670;&nbsp;</a></span>NEORV32_CPU_MISA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a4802b2d62a26ed64540d1457d05cd8e0">NEORV32_CPU_MISA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>misa</b> CSR (r/w): Machine instruction set extensions (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a5be62f531fefd689486d54327874011a"></a>CPU_MISA_C_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (2): C: Compressed instructions CPU extension available (r/-), can be switched on/off </p>
</td></tr>
<tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a087cdc7522073a9970b8d4b7c0e62f8d"></a>CPU_MISA_E_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (3): E: Embedded CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a122443654290a75160d91206d0b117ee"></a>CPU_MISA_I_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (8): I: Base integer ISA CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a68e1e237f6018f978711187766643a77"></a>CPU_MISA_M_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (12): M: Multiplier/divider CPU extension available (r/-), can be switched on/off </p>
</td></tr>
<tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a932bae4e5f120026db19062993595347"></a>CPU_MISA_X_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (23): X: Non-standard CPU extension available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a8c19a634b03404809a08424063643026"></a>CPU_MISA_Z_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (25): Z: Privileged architecture CPU extension(s) available (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a80e132d1a444e7719feaa18431a5886b"></a>CPU_MISA_MXL_LO_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (30): MXL.lo: CPU data width (r/-) </p>
</td></tr>
<tr><td class="fieldname"><a id="a4802b2d62a26ed64540d1457d05cd8e0a277f27cb70d11a8c0e15d7f3bec986f8"></a>CPU_MISA_MXL_HI_EXT&#160;</td><td class="fielddoc"><p>CPU misa CSR (31): MXL.Hi: CPU data width (r/-) </p>
</td></tr>
</table>

</div>
</div>
<a id="a262637e6d1232e03edcf13d7e2d84dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262637e6d1232e03edcf13d7e2d84dec">&#9670;&nbsp;</a></span>NEORV32_CPU_MSTATUS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a262637e6d1232e03edcf13d7e2d84dec">NEORV32_CPU_MSTATUS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU <b>mstatus</b> CSR (r/w): Machine status (RISC-V spec.) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a262637e6d1232e03edcf13d7e2d84decaf86b892918cc92d248dae0998452ed40"></a>CPU_MSTATUS_MIE&#160;</td><td class="fielddoc"><p>CPU mstatus CSR (3): Machine interrupt enable bit (r/w) </p>
</td></tr>
<tr><td class="fieldname"><a id="a262637e6d1232e03edcf13d7e2d84decab673951f6a0f94c24cccf97265c80dea"></a>CPU_MSTATUS_MPIE&#160;</td><td class="fielddoc"><p>CPU mstatus CSR (7): Machine previous interrupt enable bit (r/w) </p>
</td></tr>
</table>

</div>
</div>
<a id="a78bccd9810bdcc43a4a243c852882aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bccd9810bdcc43a4a243c852882aed">&#9670;&nbsp;</a></span>NEORV32_EXCEPTION_IDS_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a78bccd9810bdcc43a4a243c852882aed">NEORV32_EXCEPTION_IDS_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Exception IDs. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aedaee0d598faef6be3b2f0dfd10e119eb3b"></a>EXCID_I_MISALIGNED&#160;</td><td class="fielddoc"><p>0: Instruction address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aedafa11cade8c3cb39e20e54c83c334948f"></a>EXCID_I_ACCESS&#160;</td><td class="fielddoc"><p>1: Instruction (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aeda9d6b841af2dc14c9590afbbe7fb7be0f"></a>EXCID_I_ILLEGAL&#160;</td><td class="fielddoc"><p>2: Illegal instruction </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aeda041ffe6f7254a3a1113eea21bf7dcb79"></a>EXCID_BREAKPOINT&#160;</td><td class="fielddoc"><p>3: Breakpoint (EBREAK instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aedad3dfee004632d930feb98c0e875ccbee"></a>EXCID_L_MISALIGNED&#160;</td><td class="fielddoc"><p>4: Load address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aedaf191d1a4a7c72ba843b4c93366886b27"></a>EXCID_L_ACCESS&#160;</td><td class="fielddoc"><p>5: Load (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aeda4549635f2df7e1c4e6bb9072fab83dc9"></a>EXCID_S_MISALIGNED&#160;</td><td class="fielddoc"><p>6: Store address misaligned </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aedadc8a49e3e434c5e9ed9cb4898e2dc42e"></a>EXCID_S_ACCESS&#160;</td><td class="fielddoc"><p>7: Store (bus) access fault </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aedaa2da24dec46d9226fbd466b373d32f18"></a>EXCID_MENV_CALL&#160;</td><td class="fielddoc"><p>11: Environment call from machine mode (ECALL instruction) </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aedae2cda03fa218d63d1ab83e40ac304be3"></a>EXCID_MSI&#160;</td><td class="fielddoc"><p>16 + 3: Machine software interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aeda7a6f325c5dd227085b8293ccc1aeaed8"></a>EXCID_MTI&#160;</td><td class="fielddoc"><p>16 + 7: Machine timer interrupt (via MTIME) </p>
</td></tr>
<tr><td class="fieldname"><a id="a78bccd9810bdcc43a4a243c852882aeda5a878195fa64e0387d0868bc431c1951"></a>EXCID_MEI&#160;</td><td class="fielddoc"><p>16 + 11: Machine external interrupt (via CLIC) </p>
</td></tr>
</table>

</div>
</div>
<a id="a1f3f718bd93cb201c5cead84bc00e5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3f718bd93cb201c5cead84bc00e5d0">&#9670;&nbsp;</a></span>NEORV32_PWM_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a1f3f718bd93cb201c5cead84bc00e5d0">NEORV32_PWM_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0a644af7f23e5b9d5485ee2f2538bc0ae6"></a>PWM_CT_EN&#160;</td><td class="fielddoc"><p>PWM control register(0) (r/w): PWM controller enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0a4dba83da97008a4525dd63b2f070494b"></a>PWM_CT_PRSC0&#160;</td><td class="fielddoc"><p>PWM control register(1) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0a238ae092326f83752ae4dd25d3337497"></a>PWM_CT_PRSC1&#160;</td><td class="fielddoc"><p>PWM control register(2) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a1f3f718bd93cb201c5cead84bc00e5d0ad8c6d3a96f0d386f78edd2455c275b81"></a>PWM_CT_PRSC2&#160;</td><td class="fielddoc"><p>PWM control register(3) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
</table>

</div>
</div>
<a id="a963c140e7b919b6dc7ec6158ee7bb30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963c140e7b919b6dc7ec6158ee7bb30a">&#9670;&nbsp;</a></span>NEORV32_PWM_DUTY_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a963c140e7b919b6dc7ec6158ee7bb30a">NEORV32_PWM_DUTY_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM duty cycle register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aa710563698d25247ad1e0e3ffb2923518"></a>PWM_DUTY_CH0_LSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(0) (r/w): Channel 0 duty cycle (8-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aaecc1c56cf4d48a6b97208ab637ceb0b8"></a>PWM_DUTY_CH0_MSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(7) (r/w): Channel 0 duty cycle (8-bit) MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aaa4d1b0c4ea482c913334f77007c2bb79"></a>PWM_DUTY_CH1_LSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(8) (r/w): Channel 1 duty cycle (8-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aae4b8e407cf164252158df86e2f8d5936"></a>PWM_DUTY_CH1_MSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(15) (r/w): Channel 1 duty cycle (8-bit) MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aaa5990f6039016a8c044c809e21fbb39b"></a>PWM_DUTY_CH2_LSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(16) (r/w): Channel 2 duty cycle (8-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aa85966189b00647b33ae1e3fe63e4343c"></a>PWM_DUTY_CH2_MSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(23) (r/w): Channel 2 duty cycle (8-bit) MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aa86566cbe2699b9e8e97dc36828814098"></a>PWM_DUTY_CH3_LSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(24) (r/w): Channel 3 duty cycle (8-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a963c140e7b919b6dc7ec6158ee7bb30aaef2d9294e065b5a22c6e774e4004f32c"></a>PWM_DUTY_CH3_MSB&#160;</td><td class="fielddoc"><p>PWM duty cycle register(31) (r/w): Channel 3 duty cycle (8-bit) MSB </p>
</td></tr>
</table>

</div>
</div>
<a id="a59a9bde96196332e244f5b38578d41f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a9bde96196332e244f5b38578d41f9">&#9670;&nbsp;</a></span>NEORV32_SPI_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a59a9bde96196332e244f5b38578d41f9">NEORV32_SPI_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a08d0e2e94e6f740f7648365197f15f34"></a>SPI_CT_CS0&#160;</td><td class="fielddoc"><p>UART control register(0) (r/w): Direct chip select line 0 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a54f192cf23834e0cbced8bcb7280dfee"></a>SPI_CT_CS1&#160;</td><td class="fielddoc"><p>UART control register(1) (r/w): Direct chip select line 1 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9aaa0ae5862a2410d05931baeb3bee82c1"></a>SPI_CT_CS2&#160;</td><td class="fielddoc"><p>UART control register(2) (r/w): Direct chip select line 2 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a5bb09da12966cfe1f7ca22ec6576ee1e"></a>SPI_CT_CS3&#160;</td><td class="fielddoc"><p>UART control register(3) (r/w): Direct chip select line 3 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9ae6f11619dcf16761e952443f16b6426d"></a>SPI_CT_CS4&#160;</td><td class="fielddoc"><p>UART control register(4) (r/w): Direct chip select line 4 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9aef45829289f7586cb53c47f645e35111"></a>SPI_CT_CS5&#160;</td><td class="fielddoc"><p>UART control register(5) (r/w): Direct chip select line 5 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a37f962ff590d1794480ad403f1ab2e1f"></a>SPI_CT_CS6&#160;</td><td class="fielddoc"><p>UART control register(6) (r/w): Direct chip select line 6 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a6e1a7f6da9ed31abd714d4a42e718dce"></a>SPI_CT_CS7&#160;</td><td class="fielddoc"><p>UART control register(7) (r/w): Direct chip select line 7 (output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9af198144b18c5711b8018f546b29b9457"></a>SPI_CT_EN&#160;</td><td class="fielddoc"><p>UART control register(8) (r/w): SPI unit enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a27634f7e305bc00298969a19e4e53aa7"></a>SPI_CT_CPHA&#160;</td><td class="fielddoc"><p>UART control register(9) (r/w): Clock polarity (idle polarity) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a8d51f2fb04f963796bea8b80bbb5a60c"></a>SPI_CT_PRSC0&#160;</td><td class="fielddoc"><p>UART control register(10) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a32351fc64908c1c6760e336e1c7c4bd3"></a>SPI_CT_PRSC1&#160;</td><td class="fielddoc"><p>UART control register(11) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a38aa768a476bbf0123197292fda0dbf3"></a>SPI_CT_PRSC2&#160;</td><td class="fielddoc"><p>UART control register(12) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9ae731384856b0de6d4d8ebf6981dadfc5"></a>SPI_CT_DIR&#160;</td><td class="fielddoc"><p>UART control register(13) (r/w): Shift direction (0: MSB first, 1: LSB first) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a6c019caaa22cd5c364458be27c21810a"></a>SPI_CT_SIZE0&#160;</td><td class="fielddoc"><p>UART control register(14) (r/w): Transfer data size lsb (00: 8-bit, 01: 16-bit, 10: 24-bit, 11: 32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9a390ba614e73f39b910be40ac9f66aef9"></a>SPI_CT_SIZE1&#160;</td><td class="fielddoc"><p>UART control register(15) (r/w): Transfer data size lsb (00: 8-bit, 01: 16-bit, 10: 24-bit, 11: 32-bit) </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9aed3249c976f88bcae77d94b84d3d6d60"></a>SPI_CT_IRQ_EN&#160;</td><td class="fielddoc"><p>UART control register(16) (r/w): Transfer done interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a59a9bde96196332e244f5b38578d41f9abfb655bc03db895d9a451d16450df6ef"></a>SPI_CT_BUSY&#160;</td><td class="fielddoc"><p>UART control register(31) (r/-): SPI busy flag </p>
</td></tr>
</table>

</div>
</div>
<a id="ad0e9fd8a23a0c690c12357bd517c0e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e9fd8a23a0c690c12357bd517c0e0d">&#9670;&nbsp;</a></span>NEORV32_TRNG_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ad0e9fd8a23a0c690c12357bd517c0e0d">NEORV32_TRNG_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRNG control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad0e9fd8a23a0c690c12357bd517c0e0da6a11016b567862d28e40a63ba322b009"></a>TRNG_CT_TAP_LSB&#160;</td><td class="fielddoc"><p>TRNG control register(0) (r/w): TAP mask (16-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e9fd8a23a0c690c12357bd517c0e0da874f4899d6132f8670df968a07b6c1e0"></a>TRNG_CT_TAP_MSB&#160;</td><td class="fielddoc"><p>TRNG control register(15) (r/w): TAP mask (16-bit) MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="ad0e9fd8a23a0c690c12357bd517c0e0dab4cdfe80936f283c8e7a2449431891eb"></a>TRNG_CT_EN&#160;</td><td class="fielddoc"><p>TRNG control register(31) (r/w): TRNG enable </p>
</td></tr>
</table>

</div>
</div>
<a id="a2957a5ea1e77b86ddd12d8a55f580ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2957a5ea1e77b86ddd12d8a55f580ae2">&#9670;&nbsp;</a></span>NEORV32_TRNG_DUTY_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a2957a5ea1e77b86ddd12d8a55f580ae2">NEORV32_TRNG_DUTY_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WTD data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2957a5ea1e77b86ddd12d8a55f580ae2ac2a7a79da7010342366ea97a2af2ebe6"></a>TRNG_DATA_LSB&#160;</td><td class="fielddoc"><p>TRNG data register(0) (r/-): Random data (16-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a2957a5ea1e77b86ddd12d8a55f580ae2ac73221cb67facda1db8fc9591e2f6364"></a>TRNG_DATA_MSB&#160;</td><td class="fielddoc"><p>TRNG data register(15) (r/-): Random data (16-bit) MSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a2957a5ea1e77b86ddd12d8a55f580ae2a3c433d1342e372326c7fd7a44e576323"></a>TRNG_DATA_VALID&#160;</td><td class="fielddoc"><p>TRNG data register(31) (r/-): Random data output valid </p>
</td></tr>
</table>

</div>
</div>
<a id="ac3877eaa2c9fc158421118ffc0dfbd4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3877eaa2c9fc158421118ffc0dfbd4e">&#9670;&nbsp;</a></span>NEORV32_TWI_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#ac3877eaa2c9fc158421118ffc0dfbd4e">NEORV32_TWI_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWI control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea118a0c0159aacdf5eacfe5d96789ef89"></a>TWI_CT_EN&#160;</td><td class="fielddoc"><p>TWI control register(0) (r/w): TWI enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea99e224748e8496b7fcb74161bab14c2e"></a>TWI_CT_START&#160;</td><td class="fielddoc"><p>TWI control register(1) (-/w): Generate START condition, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4eafe388c0778698bec86bc3c17c49c0823"></a>TWI_CT_STOP&#160;</td><td class="fielddoc"><p>TWI control register(2) (-/w): Generate STOP condition, auto-clears </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea9a8ab38da4d8fd42f1a061b0529f0d50"></a>TWI_CT_IRQ_EN&#160;</td><td class="fielddoc"><p>TWI control register(3) (r/w): Enable transmission done interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea5eef084c4b2c671fa4c6782d52089661"></a>TWI_CT_PRSC0&#160;</td><td class="fielddoc"><p>TWI control register(4) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea6c7baf22d7c24d3644239d492b3c4bff"></a>TWI_CT_PRSC1&#160;</td><td class="fielddoc"><p>TWI control register(5) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4eac69ca6fb13716dec79a00ddd13208b7b"></a>TWI_CT_PRSC2&#160;</td><td class="fielddoc"><p>TWI control register(6) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea9bb6ae1a7f743d313ca25f90e350dac6"></a>TWI_CT_MACK&#160;</td><td class="fielddoc"><p>TWI control register(7) (r/w): Generate controller ACK for each transmission </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4ea110849140206c70d901840977ebdfaca"></a>TWI_CT_ACK&#160;</td><td class="fielddoc"><p>TWI control register(30) (r/-): ACK received when set </p>
</td></tr>
<tr><td class="fieldname"><a id="ac3877eaa2c9fc158421118ffc0dfbd4eabe4f1547e27d390bd639ae609b5bec04"></a>TWI_CT_BUSY&#160;</td><td class="fielddoc"><p>TWI control register(31) (r/-): Transfer in progress, busy flag </p>
</td></tr>
</table>

</div>
</div>
<a id="a02eb82a951d467a4b142efc1ba7a88ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02eb82a951d467a4b142efc1ba7a88ed">&#9670;&nbsp;</a></span>NEORV32_TWI_DATA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a02eb82a951d467a4b142efc1ba7a88ed">NEORV32_TWI_DATA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WTD receive/transmit data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a02eb82a951d467a4b142efc1ba7a88edadec86bfa3d76a96fb35435c8081172e2"></a>TWI_DATA_LSB&#160;</td><td class="fielddoc"><p>TWI data register(0) (r/w): Receive/transmit data (8-bit) LSB </p>
</td></tr>
<tr><td class="fieldname"><a id="a02eb82a951d467a4b142efc1ba7a88eda3c407415ad156f134f3869216dc82482"></a>TWI_DATA_MSB&#160;</td><td class="fielddoc"><p>TWI data register(7) (r/w): Receive/transmit data (8-bit) MSB </p>
</td></tr>
</table>

</div>
</div>
<a id="a646d58f8525325a98fbcdd022983bdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646d58f8525325a98fbcdd022983bdc4">&#9670;&nbsp;</a></span>NEORV32_UART_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#a646d58f8525325a98fbcdd022983bdc4">NEORV32_UART_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a9190a609ce1fc6bff32dc46584f6aa35"></a>UART_CT_BAUD00&#160;</td><td class="fielddoc"><p>UART control register(0) (r/w): BAUD rate config value lsb (12-bi, bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4acefea03af032f2fc95a9acfc4085d48c"></a>UART_CT_BAUD01&#160;</td><td class="fielddoc"><p>UART control register(1) (r/w): BAUD rate config value (12-bi, bit 1) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a2f90c0d908fc539f57378edb63f155d7"></a>UART_CT_BAUD02&#160;</td><td class="fielddoc"><p>UART control register(2) (r/w): BAUD rate config value (12-bi, bit 2) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a758d7b58d0cb5e1bb4fe017d0c0fc29d"></a>UART_CT_BAUD03&#160;</td><td class="fielddoc"><p>UART control register(3) (r/w): BAUD rate config value (12-bi, bit 3) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4af2b7ae3bcc92ee1adba386b9ad029e79"></a>UART_CT_BAUD04&#160;</td><td class="fielddoc"><p>UART control register(4) (r/w): BAUD rate config value (12-bi, bit 4) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a5010e889a2abdc7186ad7655f7f73fd0"></a>UART_CT_BAUD05&#160;</td><td class="fielddoc"><p>UART control register(5) (r/w): BAUD rate config value (12-bi, bit 4) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a63a0f3a4cedf8ee308bc9595745ede10"></a>UART_CT_BAUD06&#160;</td><td class="fielddoc"><p>UART control register(6) (r/w): BAUD rate config value (12-bi, bit 5) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4ac62e8cad071ff1044cf773e289ba0e8d"></a>UART_CT_BAUD07&#160;</td><td class="fielddoc"><p>UART control register(7) (r/w): BAUD rate config value (12-bi, bit 6) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a11b911f6ac55b43efb7e85cb84b33b14"></a>UART_CT_BAUD08&#160;</td><td class="fielddoc"><p>UART control register(8) (r/w): BAUD rate config value (12-bi, bit 7) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a000eb0c0811ffb698016137ce582c3fb"></a>UART_CT_BAUD09&#160;</td><td class="fielddoc"><p>UART control register(9) (r/w): BAUD rate config value (12-bi, bit 8) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4ada001b26ff4bdeb7bbaab413db998ce7"></a>UART_CT_BAUD10&#160;</td><td class="fielddoc"><p>UART control register(10) (r/w): BAUD rate config value (12-bi, bit 9) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a44ab7374b6fe5da4fb30b9e7f9ff41d5"></a>UART_CT_BAUD11&#160;</td><td class="fielddoc"><p>UART control register(11) (r/w): BAUD rate config value msb (12-bi, bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a8eeca8c4c767a8ca05af9a7beeb3df71"></a>UART_CT_PRSC0&#160;</td><td class="fielddoc"><p>UART control register(24) (r/w): BAUD rate clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a60b84e262d70991657471a892da724c6"></a>UART_CT_PRSC1&#160;</td><td class="fielddoc"><p>UART control register(25) (r/w): BAUD rate clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a1e67a00f4c5d2ca6d90cf3fed69c8da8"></a>UART_CT_PRSC2&#160;</td><td class="fielddoc"><p>UART control register(26) (r/w): BAUD rate clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4ae7bdec4ee71b994aa7e4f7f67c8fd7be"></a>UART_CT_RXOR&#160;</td><td class="fielddoc"><p>UART control register(27) (r/-): RX data overrun when set </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a3bb99d47ccad5242d9ee57c1ca553c1e"></a>UART_CT_EN&#160;</td><td class="fielddoc"><p>UART control register(28) (r/w): UART global enable </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4a5f7c4cfa186f214285ca0c0f075d27bf"></a>UART_CT_RX_IRQ&#160;</td><td class="fielddoc"><p>UART control register(29) (r/w): Activate interrupt on RX done </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4abbbd25af5662989c0502b2241399b36d"></a>UART_CT_TX_IRQ&#160;</td><td class="fielddoc"><p>UART control register(30) (r/w): Activate interrupt on TX done </p>
</td></tr>
<tr><td class="fieldname"><a id="a646d58f8525325a98fbcdd022983bdc4aaa4c6f38b72f15b9ebcb1222720112a4"></a>UART_CT_TX_BUSY&#160;</td><td class="fielddoc"><p>UART control register(31) (r/-): Transmitter is busy when set </p>
</td></tr>
</table>

</div>
</div>
<a id="adcf35350a9ea18a59c32c35f528643f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf35350a9ea18a59c32c35f528643f2">&#9670;&nbsp;</a></span>NEORV32_UART_DATA_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#adcf35350a9ea18a59c32c35f528643f2">NEORV32_UART_DATA_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART receive/transmit data register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2ab58c4f78a8089cb8092f8e5a3b3297a4"></a>UART_DATA_LSB&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(0) (r/w): Receive/transmit data LSB (bit 0) </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2a57af69d69524945df3181580f67f96b3"></a>UART_DATA_MSB&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(7) (r/w): Receive/transmit data MSB (bit 7) </p>
</td></tr>
<tr><td class="fieldname"><a id="adcf35350a9ea18a59c32c35f528643f2adf1e4d52a39e7bb5fa7b81f780b712f6"></a>UART_DATA_AVAIL&#160;</td><td class="fielddoc"><p>UART receive/transmit data register(31) (r/-): RX data available when set </p>
</td></tr>
</table>

</div>
</div>
<a id="afc01fe45ebae4939dd49aead845a5322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc01fe45ebae4939dd49aead845a5322">&#9670;&nbsp;</a></span>NEORV32_WDT_CT_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32_8h.html#afc01fe45ebae4939dd49aead845a5322">NEORV32_WDT_CT_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WTD control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a1c931a5c3d4baae95a42060bf2fca64b"></a>WDT_CT_CLK_SEL0&#160;</td><td class="fielddoc"><p>WDT control register(0) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322ada1988eb2c079c854a263d5b378c2b54"></a>WDT_CT_CLK_SEL1&#160;</td><td class="fielddoc"><p>WDT control register(1) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a73cde2a27626044b7eed954ab12c1d17"></a>WDT_CT_CLK_SEL2&#160;</td><td class="fielddoc"><p>WDT control register(2) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a38c8053d262b4e1a897c352a60f373da"></a>WDT_CT_EN&#160;</td><td class="fielddoc"><p>WDT control register(3) (r/w): Watchdog enable </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322abeddc4c699b2eb7a94a1312b43a3178d"></a>WDT_CT_MODE&#160;</td><td class="fielddoc"><p>WDT control register(4) (r/w): Watchdog mode; when 0: timeout causes interrupt; when 1: timeout causes processor reset </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322adcdd01ae9a2a79727fa55c007d28b2ac"></a>WDT_CT_CAUSE&#160;</td><td class="fielddoc"><p>WDT control register(5) (r/-): Last action (reset/IRQ) cause (0: external reset, 1: watchdog timeout) </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322abd79301483aa332fa977cb6ce4ecba1c"></a>WDT_CT_PWFAIL&#160;</td><td class="fielddoc"><p>WDT control register(6) (r/-): Last Watchdog action (reset/IRQ) caused by wrong password when 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322ac40c79b36e069ce2ff1dbb9dfc34fa89"></a>WDT_CT_PASSWORD_LSB&#160;</td><td class="fielddoc"><p>WDT control register(8) (-/w): First bit / position begin for watchdog access password </p>
</td></tr>
<tr><td class="fieldname"><a id="afc01fe45ebae4939dd49aead845a5322a0b978175ff59ce1c7dc099464c6f6c67"></a>WDT_CT_PASSWORD_MSB&#160;</td><td class="fielddoc"><p>WDT control register(15) (-/w): Last bit / position end for watchdog access password </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
