\hypertarget{structhal__spi__master__mode__config__t}{}\section{Referencia de la Estructura hal\+\_\+spi\+\_\+master\+\_\+mode\+\_\+config\+\_\+t}
\label{structhal__spi__master__mode__config__t}\index{hal\+\_\+spi\+\_\+master\+\_\+mode\+\_\+config\+\_\+t@{hal\+\_\+spi\+\_\+master\+\_\+mode\+\_\+config\+\_\+t}}
\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a4fc55a90db87cc859597fc736d158b9f}\label{structhal__spi__master__mode__config__t_a4fc55a90db87cc859597fc736d158b9f}} 
hal\+\_\+syscon\+\_\+peripheral\+\_\+clock\+\_\+sel\+\_\+en {\bfseries clock\+\_\+source}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_aec7c815b4d7ce53450de2f56fed9b77f}\label{structhal__spi__master__mode__config__t_aec7c815b4d7ce53450de2f56fed9b77f}} 
uint8\+\_\+t {\bfseries pre\+\_\+delay}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a159df2e75061017f3b5c2b0367a43989}\label{structhal__spi__master__mode__config__t_a159df2e75061017f3b5c2b0367a43989}} 
uint8\+\_\+t {\bfseries post\+\_\+delay}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a0748a3120ed57c454b3cf71bd24ed287}\label{structhal__spi__master__mode__config__t_a0748a3120ed57c454b3cf71bd24ed287}} 
uint8\+\_\+t {\bfseries frame\+\_\+delay}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a251892b4bc0035fa156f7fb2003e4715}\label{structhal__spi__master__mode__config__t_a251892b4bc0035fa156f7fb2003e4715}} 
uint8\+\_\+t {\bfseries transfer\+\_\+delay}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a42a0f8ba9d8f636fd0fbcd4f28cc92d9}\label{structhal__spi__master__mode__config__t_a42a0f8ba9d8f636fd0fbcd4f28cc92d9}} 
hal\+\_\+gpio\+\_\+portpin\+\_\+en {\bfseries sck\+\_\+portpin}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a8851ce5bd49f91f8316b945f321a5c5e}\label{structhal__spi__master__mode__config__t_a8851ce5bd49f91f8316b945f321a5c5e}} 
hal\+\_\+gpio\+\_\+portpin\+\_\+en {\bfseries miso\+\_\+portpin}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a4fb47c8a6ad9526ebda336dd0f6791c4}\label{structhal__spi__master__mode__config__t_a4fb47c8a6ad9526ebda336dd0f6791c4}} 
hal\+\_\+gpio\+\_\+portpin\+\_\+en {\bfseries mosi\+\_\+portpin}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a2f25d59ce0a44f5c3396a3d4e0af285e}\label{structhal__spi__master__mode__config__t_a2f25d59ce0a44f5c3396a3d4e0af285e}} 
hal\+\_\+gpio\+\_\+portpin\+\_\+en {\bfseries ssel\+\_\+portpin} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a1eefe5f46467025030c1122e6a734658}\label{structhal__spi__master__mode__config__t_a1eefe5f46467025030c1122e6a734658}} 
hal\+\_\+spi\+\_\+ssel\+\_\+polarity\+\_\+en {\bfseries ssel\+\_\+polarity} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a37ad5450ef4aaa67a00a2b97b1c43416}\label{structhal__spi__master__mode__config__t_a37ad5450ef4aaa67a00a2b97b1c43416}} 
void($\ast$ {\bfseries tx\+\_\+free\+\_\+callback} )(void)
\item 
\mbox{\Hypertarget{structhal__spi__master__mode__config__t_a0adbbda899ec9ccbe80c88bfecf520ee}\label{structhal__spi__master__mode__config__t_a0adbbda899ec9ccbe80c88bfecf520ee}} 
void($\ast$ {\bfseries rx\+\_\+ready\+\_\+callback} )(void)
\end{DoxyCompactItemize}


La documentaci√≥n para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
includes/hal/\hyperlink{HAL__SPI_8h}{H\+A\+L\+\_\+\+S\+P\+I.\+h}\end{DoxyCompactItemize}
