{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "execution_count": 7,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "aKq8iuAoHh_2",
        "outputId": "7b6643a6-7d17-4d20-f5ab-7723ae2c65f6"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: requests in /usr/local/lib/python3.11/dist-packages (2.32.3)\n",
            "Requirement already satisfied: datasets in /usr/local/lib/python3.11/dist-packages (2.14.4)\n",
            "Requirement already satisfied: groq in /usr/local/lib/python3.11/dist-packages (0.25.0)\n",
            "Requirement already satisfied: openai in /usr/local/lib/python3.11/dist-packages (1.78.1)\n",
            "Requirement already satisfied: charset-normalizer<4,>=2 in /usr/local/lib/python3.11/dist-packages (from requests) (3.4.2)\n",
            "Requirement already satisfied: idna<4,>=2.5 in /usr/local/lib/python3.11/dist-packages (from requests) (3.10)\n",
            "Requirement already satisfied: urllib3<3,>=1.21.1 in /usr/local/lib/python3.11/dist-packages (from requests) (2.4.0)\n",
            "Requirement already satisfied: certifi>=2017.4.17 in /usr/local/lib/python3.11/dist-packages (from requests) (2025.4.26)\n",
            "Requirement already satisfied: numpy>=1.17 in /usr/local/lib/python3.11/dist-packages (from datasets) (2.0.2)\n",
            "Requirement already satisfied: pyarrow>=8.0.0 in /usr/local/lib/python3.11/dist-packages (from datasets) (18.1.0)\n",
            "Requirement already satisfied: dill<0.3.8,>=0.3.0 in /usr/local/lib/python3.11/dist-packages (from datasets) (0.3.7)\n",
            "Requirement already satisfied: pandas in /usr/local/lib/python3.11/dist-packages (from datasets) (2.2.2)\n",
            "Requirement already satisfied: tqdm>=4.62.1 in /usr/local/lib/python3.11/dist-packages (from datasets) (4.67.1)\n",
            "Requirement already satisfied: xxhash in /usr/local/lib/python3.11/dist-packages (from datasets) (3.5.0)\n",
            "Requirement already satisfied: multiprocess in /usr/local/lib/python3.11/dist-packages (from datasets) (0.70.15)\n",
            "Requirement already satisfied: fsspec>=2021.11.1 in /usr/local/lib/python3.11/dist-packages (from fsspec[http]>=2021.11.1->datasets) (2025.3.2)\n",
            "Requirement already satisfied: aiohttp in /usr/local/lib/python3.11/dist-packages (from datasets) (3.11.15)\n",
            "Requirement already satisfied: huggingface-hub<1.0.0,>=0.14.0 in /usr/local/lib/python3.11/dist-packages (from datasets) (0.31.2)\n",
            "Requirement already satisfied: packaging in /usr/local/lib/python3.11/dist-packages (from datasets) (24.2)\n",
            "Requirement already satisfied: pyyaml>=5.1 in /usr/local/lib/python3.11/dist-packages (from datasets) (6.0.2)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.11/dist-packages (from groq) (4.9.0)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/local/lib/python3.11/dist-packages (from groq) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.11/dist-packages (from groq) (0.28.1)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.11/dist-packages (from groq) (2.11.4)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.11/dist-packages (from groq) (1.3.1)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.10 in /usr/local/lib/python3.11/dist-packages (from groq) (4.13.2)\n",
            "Requirement already satisfied: jiter<1,>=0.4.0 in /usr/local/lib/python3.11/dist-packages (from openai) (0.9.0)\n",
            "Requirement already satisfied: aiohappyeyeballs>=2.3.0 in /usr/local/lib/python3.11/dist-packages (from aiohttp->datasets) (2.6.1)\n",
            "Requirement already satisfied: aiosignal>=1.1.2 in /usr/local/lib/python3.11/dist-packages (from aiohttp->datasets) (1.3.2)\n",
            "Requirement already satisfied: attrs>=17.3.0 in /usr/local/lib/python3.11/dist-packages (from aiohttp->datasets) (25.3.0)\n",
            "Requirement already satisfied: frozenlist>=1.1.1 in /usr/local/lib/python3.11/dist-packages (from aiohttp->datasets) (1.6.0)\n",
            "Requirement already satisfied: multidict<7.0,>=4.5 in /usr/local/lib/python3.11/dist-packages (from aiohttp->datasets) (6.4.3)\n",
            "Requirement already satisfied: propcache>=0.2.0 in /usr/local/lib/python3.11/dist-packages (from aiohttp->datasets) (0.3.1)\n",
            "Requirement already satisfied: yarl<2.0,>=1.17.0 in /usr/local/lib/python3.11/dist-packages (from aiohttp->datasets) (1.20.0)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.11/dist-packages (from httpx<1,>=0.23.0->groq) (1.0.9)\n",
            "Requirement already satisfied: h11>=0.16 in /usr/local/lib/python3.11/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->groq) (0.16.0)\n",
            "Requirement already satisfied: filelock in /usr/local/lib/python3.11/dist-packages (from huggingface-hub<1.0.0,>=0.14.0->datasets) (3.18.0)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.11/dist-packages (from pydantic<3,>=1.9.0->groq) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.33.2 in /usr/local/lib/python3.11/dist-packages (from pydantic<3,>=1.9.0->groq) (2.33.2)\n",
            "Requirement already satisfied: typing-inspection>=0.4.0 in /usr/local/lib/python3.11/dist-packages (from pydantic<3,>=1.9.0->groq) (0.4.0)\n",
            "Requirement already satisfied: python-dateutil>=2.8.2 in /usr/local/lib/python3.11/dist-packages (from pandas->datasets) (2.9.0.post0)\n",
            "Requirement already satisfied: pytz>=2020.1 in /usr/local/lib/python3.11/dist-packages (from pandas->datasets) (2025.2)\n",
            "Requirement already satisfied: tzdata>=2022.7 in /usr/local/lib/python3.11/dist-packages (from pandas->datasets) (2025.2)\n",
            "Requirement already satisfied: six>=1.5 in /usr/local/lib/python3.11/dist-packages (from python-dateutil>=2.8.2->pandas->datasets) (1.17.0)\n",
            "Učitavam dataset...\n",
            "Dataset učitan: 78 redova\n",
            "\n",
            "Primer postojeće strukture:\n",
            "Input: This entity measures the frequency of a clock under the assumption that the frequency of the main-clock is exactly correct. Generally the system clock comes from PS, the block is useful to verify if o...\n",
            "Output: \n",
            "\n",
            "library ieee;\n",
            "    use ieee.std_logic_1164.all;\n",
            "    use ieee.numeric_std.all;\n",
            "\n",
            "library work;\n",
            "    use work.olo_base_pkg_math.all;\n",
            "\n",
            "entity olo_intf_clk_meas is\n",
            "    generic (\n",
            "        ClkFrequency_g     ...\n",
            "=== VHDL Dataset Input Generator ===\n",
            "Konfigurisano za: Groq\n",
            "Počinjem procesiranje od reda 0...\n",
            "\n",
            "Procesuiram red 1/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_intf_clk_meas` component measures the frequency of an input cloc...\n",
            "\n",
            "Procesuiram red 2/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Debouncer Interface (olo_intf_debounce)**\n",
            "\n",
            "**Component Description:**\n",
            "The...\n",
            "\n",
            "Procesuiram red 3/78\n",
            "✓ Uspešno generisan opis: **Component Specification: I2C Master Interface**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The I2C Master Interface is a digit...\n",
            "\n",
            "Procesuiram red 4/78\n",
            "✓ Uspešno generisan opis: **Component Specification: SPI Master Interface**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The SPI Master Interface (OLO_INTFS...\n",
            "\n",
            "Procesuiram red 5/78\n",
            "✓ Uspešno generisan opis: **Component Specification: SPI Slave Interface**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The SPI Slave Interface (OLO_INTFSPI...\n",
            "\n",
            "Procesuiram red 6/78\n",
            "✓ Uspešno generisan opis: **Component Specification: olo_intf_sync**\n",
            "\n",
            "**Component Description:**\n",
            "The olo_intf_sync component i...\n",
            "\n",
            "Procesuiram red 7/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Universal Asynchronous Receiver-Transmitter (UART) Interface**\n",
            "\n",
            "**Overvie...\n",
            "\n",
            "Procesuiram red 8/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_arb_prio` component is a priority-based arbiter that resolv...\n",
            "\n",
            "Procesuiram red 9/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_arb_rr` component is a Round-Robin (RR) arbiter that resolv...\n",
            "\n",
            "Procesuiram red 10/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Content-Addressable Memory (CAM)**\n",
            "\n",
            "### Overview\n",
            "\n",
            "The `olo_base_cam` comp...\n",
            "\n",
            "Procesuiram red 11/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_cc_bits` component is a clock domain crossing (CDC) synchro...\n",
            "\n",
            "Procesuiram red 12/78\n",
            "✓ Uspešno generisan opis: **Component Description:**\n",
            "The `olo_base_cc_handshake` component is a clock-domain crossing (CDC) ha...\n",
            "\n",
            "Procesuiram red 13/78\n",
            "✓ Uspešno generisan opis: **Component Description:**\n",
            "The `olo_base_cc_n2xn` component is a clock-domain crossing (CDC) bridge ...\n",
            "\n",
            "Procesuiram red 14/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_cc_pulse` component is a clock domain crossing (CDC) pulse ...\n",
            "\n",
            "Procesuiram red 15/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Cross-Clock Domain Reset Synchronizer**\n",
            "\n",
            "**Component Name:** OLO Base Cro...\n",
            "\n",
            "Procesuiram red 16/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_cc_simple` component is a clock-domain crossing (CDC) synch...\n",
            "\n",
            "Procesuiram red 17/78\n",
            "✓ Uspešno generisan opis: **Component Description:**\n",
            "The `olo_base_cc_status` component is a clock domain crossing (CDC) statu...\n",
            "\n",
            "Procesuiram red 18/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_cc_xn2n` component is a clock-domain crossing (CDC) FIFO bu...\n",
            "\n",
            "Procesuiram red 19/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_crc` component is a configurable Cyclic Redundancy Check (C...\n",
            "\n",
            "Procesuiram red 20/78\n",
            "✓ Uspešno generisan opis: **Component Specification: First Bit Decoder**\n",
            "\n",
            "**Component Name:** olo_base_decode_firstbit\n",
            "\n",
            "**Func...\n",
            "\n",
            "Procesuiram red 21/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Generic Delay Component**\n",
            "\n",
            "**Component Name:** Generic Delay Component (`...\n",
            "\n",
            "Procesuiram red 22/78\n",
            "✓ Uspešno generisan opis: **Component Description:**\n",
            "The `olo_base_delay_cfg` component is a configurable delay element that i...\n",
            "\n",
            "Procesuiram red 23/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Dynamic Shift Operator**\n",
            "\n",
            "**Component Name:** olo_base_dyn_sft\n",
            "\n",
            "**Functio...\n",
            "\n",
            "Procesuiram red 24/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Asynchronous FIFO**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The `olo_base_fifo_async` component is...\n",
            "\n",
            "Procesuiram red 25/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Packet FIFO**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The `olo_base_fifo_packet` component is a pa...\n",
            "\n",
            "Procesuiram red 26/78\n",
            "✓ Uspešno generisan opis: **Component Description:**\n",
            "The `olo_base_fifo_sync` component is a synchronous First-In-First-Out (F...\n",
            "\n",
            "Procesuiram red 27/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_flowctrl_handler` component is a flow control handler that ...\n",
            "\n",
            "Procesuiram red 28/78\n",
            "✓ Uspešno generisan opis: **Component Functionality Description**\n",
            "\n",
            "The provided VHDL code defines a package named `olo_base_pk...\n",
            "\n",
            "Procesuiram red 29/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "This VHDL package, `olo_base_pkg_attribute`, defines a set of attributes ...\n",
            "\n",
            "Procesuiram red 30/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Logic Utilities Package**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The Logic Utilities Package is a...\n",
            "\n",
            "Procesuiram red 31/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Mathematical Utilities Package**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The `olo_base_pkg_math` p...\n",
            "\n",
            "Procesuiram red 32/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The VHDL code provided defines a package named `olo_base_pkg_string` whic...\n",
            "\n",
            "Procesuiram red 33/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Pipelined Data Stage (olo_base_pl_stage)**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The olo_base_pl...\n",
            "\n",
            "Procesuiram red 34/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Pseudo-Random Bit Sequence (PRBS) Generator**\n",
            "\n",
            "**Component Description:**...\n",
            "\n",
            "Procesuiram red 35/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Single-Port RAM with Optional Byte Enables**\n",
            "\n",
            "**Component Name:** olo_bas...\n",
            "\n",
            "Procesuiram red 36/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Single-Port RAM with Optional Byte Enables**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The `olo_base...\n",
            "\n",
            "Procesuiram red 37/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Dual-Port RAM with Optional Byte Enables**\n",
            "\n",
            "**Component Name:** olo_base_...\n",
            "\n",
            "Procesuiram red 38/78\n",
            "✓ Uspešno generisan opis: **Technical Description:**\n",
            "The `olo_base_reset_gen` component is a reset generator that produces a s...\n",
            "\n",
            "Procesuiram red 39/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_strobe_div` component is a digital circuit that generates a...\n",
            "\n",
            "Procesuiram red 40/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_strobe_gen` component is a clocked strobe generator that pr...\n",
            "\n",
            "Procesuiram red 41/78\n",
            "✓ Uspešno generisan opis: **Component Description:**\n",
            "The `olo_base_tdm_mux` component is a Time Division Multiplexer (TDM) tha...\n",
            "\n",
            "Procesuiram red 42/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Width Conversion Module (`olo_base_wconv_n2m`)**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The `olo_...\n",
            "\n",
            "Procesuiram red 43/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Word Converter (olo_base_wconv_n2xn)**\n",
            "\n",
            "**Functionality:**\n",
            "The olo_base_w...\n",
            "\n",
            "Procesuiram red 44/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `olo_base_wconv_xn2n` component is a digital circuit that performs a ...\n",
            "\n",
            "Procesuiram red 45/78\n",
            "✓ Uspešno generisan opis: **Component Specification: OLO AXI Lite Slave**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The OLO AXI Lite Slave is a digital c...\n",
            "\n",
            "Procesuiram red 46/78\n",
            "✓ Uspešno generisan opis: **Component Specification: AXI Master Full**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The `olo_axi_master_full` component is a...\n",
            "\n",
            "Procesuiram red 47/78\n",
            "✓ Uspešno generisan opis: **Component Specification: AXI Master Simple (olo_axi_master_simple)**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The olo_axi_ma...\n",
            "\n",
            "Procesuiram red 48/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "This VHDL package, `olo_axi_pkg_protocol`, defines a set of constants and...\n",
            "\n",
            "Procesuiram red 49/78\n",
            "✓ Uspešno generisan opis: **Component Specification: AXI Pipeline Stage**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The `olo_axi_pl_stage` component is a...\n",
            "\n",
            "Procesuiram red 50/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Coprocessor**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The Coprocessor is a digital component desig...\n",
            "\n",
            "Procesuiram red 51/78\n",
            "✓ Uspešno generisan opis: **Component Specification: DBUS Monitor**\n",
            "\n",
            "### Overview\n",
            "\n",
            "The DBUS Monitor is a digital component des...\n",
            "\n",
            "Procesuiram red 52/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Generic Dual-Port RAM (DPRAM)**\n",
            "\n",
            "### Overview\n",
            "\n",
            "The Generic DPRAM is a con...\n",
            "\n",
            "Procesuiram red 53/78\n",
            "✓ Uspešno generisan opis: **Component Specification: IBUS Adapter**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The IBUS Adapter is a digital component des...\n",
            "\n",
            "Procesuiram red 54/78\n",
            "✓ Uspešno generisan opis: **Component Specification: WISHBONE Interconnect**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The WISHBONE Interconnect is a dig...\n",
            "\n",
            "Procesuiram red 55/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Platform**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Platform is a System-on-Chip (S...\n",
            "\n",
            "Procesuiram red 56/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Program RAM**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The Program RAM component is a dual-interfac...\n",
            "\n",
            "Procesuiram red 57/78\n",
            "✓ Uspešno generisan opis: **Technical Description:**\n",
            "The scrambler component generates a pseudo-random binary sequence using a...\n",
            "\n",
            "Procesuiram red 58/78\n",
            "✓ Uspešno generisan opis: **Component Technical Description**\n",
            "The VHDL component described here is a simple programmable inter...\n",
            "\n",
            "Procesuiram red 59/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Arithmetic Logic Unit (ALU)**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 ALU is a dig...\n",
            "\n",
            "Procesuiram red 60/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `lxp32_compl` component computes the two's complement of its 32-bit i...\n",
            "\n",
            "Procesuiram red 61/78\n",
            "✓ Uspešno generisan opis: **Component Name:** LXP32 CPU Core\n",
            "\n",
            "**Functionality:** The LXP32 CPU Core is a 32-bit RISC processor...\n",
            "\n",
            "Procesuiram red 62/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Data Bus (DBUS) Master**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Data Bus (DBUS) M...\n",
            "\n",
            "Procesuiram red 63/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Instruction Decoder**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Instruction Decoder ...\n",
            "\n",
            "Procesuiram red 64/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Divider**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Divider is a digital component d...\n",
            "\n",
            "Procesuiram red 65/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Execute Unit**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Execute Unit is a digital c...\n",
            "\n",
            "Procesuiram red 66/78\n",
            "✓ Uspešno generisan opis: **Component Specification: Instruction Fetch Unit (IFU) for LXP32 CPU**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The Instructi...\n",
            "\n",
            "Procesuiram red 67/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Instruction Cache (lxp32_icache)**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Instruc...\n",
            "\n",
            "Procesuiram red 68/78\n",
            "✓ Uspešno generisan opis: **Component Name:** LXP32 Interrupt Multiplexer\n",
            "\n",
            "**Description:** The LXP32 Interrupt Multiplexer is...\n",
            "\n",
            "Procesuiram red 69/78\n",
            "✓ Uspešno generisan opis: Here is a concise technical description of the VHDL component:\n",
            "\n",
            "The `lxp32_mul16x16` component is a ...\n",
            "\n",
            "Procesuiram red 70/78\n",
            "✓ Uspešno generisan opis: ### Technical Description\n",
            "\n",
            "The `lxp32_mul_dsp` component is a 32-bit digital multiplier designed for...\n",
            "\n",
            "Procesuiram red 71/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Optimized Multiplier**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Optimized Multiplie...\n",
            "\n",
            "Procesuiram red 72/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `lxp32_mul_seq` component is a sequential multiplier designed for the...\n",
            "\n",
            "Procesuiram red 73/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `lxp32_ram256x32` component is a generic dual-port memory block with ...\n",
            "\n",
            "Procesuiram red 74/78\n",
            "✓ Uspešno generisan opis: **Component Specification: LXP32 Scratchpad**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The LXP32 Scratchpad is a dual-port reg...\n",
            "\n",
            "Procesuiram red 75/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The `lxp32_shifter` component is a barrel shifter designed for the LXP32 ...\n",
            "\n",
            "Procesuiram red 76/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "The `lxp32_ubuf` component is a small, 2-element buffer with a FIFO-like i...\n",
            "\n",
            "Procesuiram red 77/78\n",
            "✓ Uspešno generisan opis: **Component Description**\n",
            "\n",
            "The LXP32C CPU top-level module is a 32-bit processor core designed for h...\n",
            "\n",
            "Procesuiram red 78/78\n",
            "✓ Uspešno generisan opis: **Component Description:**\n",
            "The LXP32U CPU top-level module is a 32-bit processor core designed for l...\n",
            "\n",
            "=== REZULTATI ===\n",
            "Uspešno procesiran 78 redova\n",
            "\n",
            "--- Primer 1 ---\n",
            "Originalni input: This entity measures the frequency of a clock under the assumption that the frequency of the main-clock is exactly correct. Generally the system clock...\n",
            "Novi input: **Component Description**\n",
            "\n",
            "The `olo_intf_clk_meas` component measures the frequency of an input clock signal (`ClkTest`) and outputs the measured freq...\n",
            "VHDL kod: \n",
            "\n",
            "library ieee;\n",
            "    use ieee.std_logic_1164.all;\n",
            "    use ieee.numeric_std.all;\n",
            "\n",
            "library work;\n",
            "    us...\n",
            "\n",
            "--- Primer 2 ---\n",
            "Originalni input: This component synchronizes external signals and debounces them. The debouncing is implemented efficiently with a prescaler divider shared between all...\n",
            "Novi input: **Component Specification: Debouncer Interface (olo_intf_debounce)**\n",
            "\n",
            "**Component Description:**\n",
            "The olo_intf_debounce component is a digital debounce...\n",
            "VHDL kod: \n",
            "\n",
            "library ieee;\n",
            "    use ieee.std_logic_1164.all;\n",
            "    use ieee.numeric_std.all;\n",
            "    use ieee.math_rea...\n",
            "\n",
            "--- Primer 3 ---\n",
            "Originalni input: This entity implements an I2C master that is multi-master capable (i.e. supports arbitration). The _olo_intf_i2c_master_ allows generating start, stop...\n",
            "Novi input: **Component Specification: I2C Master Interface**\n",
            "\n",
            "**Overview**\n",
            "\n",
            "The I2C Master Interface is a digital component designed to implement the I2C (Inter-...\n",
            "VHDL kod: \n",
            "\n",
            "library ieee;\n",
            "    use ieee.std_logic_1164.all;\n",
            "    use ieee.numeric_std.all;\n",
            "    use ieee.math_rea...\n",
            "\n",
            "Rezultati sačuvani u 'vhdl_new_inputs.csv'\n",
            "Novi dataset sačuvan u 'vhdl_dataset_regenerated.csv'\n",
            "\n",
            "=== INSTRUKCIJE ZA DALJU UPOTREBU ===\n",
            "\n",
            "1. GROQ SETUP (PREPORUČENO - BESPLATNO):\n",
            "   - Idi na https://console.groq.com/\n",
            "   - Napravi nalog i dobij API ključ\n",
            "   - Zameniti 'your_groq_api_key_here' sa pravim ključem\n",
            "   - Postavi USE_GROQ = True\n",
            "\n",
            "3. BATCH PROCESIRANJE:\n",
            "   - Povećaj BATCH_SIZE na veći broj (npr. 50, 100)\n",
            "   - Pokreći u manjim batch-ovima da izbegnuš rate limiting\n",
            "   - Koristi START_INDEX da nastavis odakle si stao\n",
            "\n",
            "4. POBOLJŠANJA:\n",
            "   - Možeš modifikovati prompt za drugačiji stil opisa\n",
            "   - Dodaj filtriranje za određene tipove VHDL komponenti\n",
            "   - Implementiraj retry logiku za neuspešne zahteve\n",
            "\n"
          ]
        }
      ],
      "source": [
        "# VHDL Dataset Input Generator - Google Colab\n",
        "# Generiše nove input opise za postojeći VHDL kod iz dataseta\n",
        "\n",
        "# Instalacija potrebnih paketa\n",
        "!pip install requests datasets groq openai\n",
        "\n",
        "import requests\n",
        "import json\n",
        "import pandas as pd\n",
        "from datasets import load_dataset\n",
        "import time\n",
        "import random\n",
        "from groq import Groq\n",
        "import os\n",
        "\n",
        "# =============================================================================\n",
        "# KONFIGURACIJA - Odaberi koji API želiš da koristiš\n",
        "# =============================================================================\n",
        "\n",
        "# Opcija 1: Groq (BESPLATNO - preporučeno)\n",
        "USE_GROQ = True\n",
        "GROQ_API_KEY = \"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\"  # Dobij na https://console.groq.com/\n",
        "\n",
        "\n",
        "# Opcija 3: OpenAI-kompatibilni API\n",
        "USE_OPENAI_COMPATIBLE = False\n",
        "OPENAI_API_KEY = \"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\"\n",
        "OPENAI_BASE_URL = \"https://api.openai.com/v1\"\n",
        "\n",
        "# =============================================================================\n",
        "# UČITAJ DATASET\n",
        "# =============================================================================\n",
        "\n",
        "print(\"Učitavam dataset...\")\n",
        "df = pd.read_csv(\"hf://datasets/amujalo1/vhdl-ETF/vhdl_etf.csv\")\n",
        "print(f\"Dataset učitan: {len(df)} redova\")\n",
        "print(\"\\nPrimer postojeće strukture:\")\n",
        "print(f\"Input: {df['input'].iloc[0][:200]}...\")\n",
        "print(f\"Output: {df['output'].iloc[0][:200]}...\")\n",
        "\n",
        "# =============================================================================\n",
        "# AI MODEL FUNKCIJE\n",
        "# =============================================================================\n",
        "\n",
        "def generate_with_groq(vhdl_code, api_key):\n",
        "    \"\"\"Generiše opis koristeći Groq API\"\"\"\n",
        "    client = Groq(api_key=api_key)\n",
        "\n",
        "    prompt = f\"\"\"Analyze this VHDL code and provide a concise technical description (2-3 sentences) of what this component does. Focus on its functionality, inputs, outputs, and purpose. Be specific but not overly verbose.\n",
        "\n",
        "VHDL Code:\n",
        "{vhdl_code}\n",
        "\n",
        "Provide a detailed component specification that would result in this file:\"\"\"\n",
        "\n",
        "    try:\n",
        "        chat_completion = client.chat.completions.create(\n",
        "            messages=[\n",
        "                {\"role\": \"user\", \"content\": prompt}\n",
        "            ],\n",
        "            model=\"meta-llama/llama-4-scout-17b-16e-instruct\",  #\n",
        "            temperature=0.7,\n",
        "            max_tokens=300\n",
        "        )\n",
        "        return chat_completion.choices[0].message.content.strip()\n",
        "    except Exception as e:\n",
        "        print(f\"Greška sa Groq: {e}\")\n",
        "        return None\n",
        "\n",
        "\n",
        "def generate_with_openai_compatible(vhdl_code, api_key, base_url):\n",
        "    \"\"\"Generiše opis koristeći OpenAI-kompatibilni API\"\"\"\n",
        "    headers = {\n",
        "        \"Authorization\": f\"Bearer {api_key}\",\n",
        "        \"Content-Type\": \"application/json\"\n",
        "    }\n",
        "\n",
        "    prompt = f\"\"\"Analyze this VHDL code and provide a concise technical description (2-3 sentences) of what this component does. Focus on its functionality, inputs, outputs, and purpose. Be specific but not overly verbose.\n",
        "\n",
        "VHDL Code:\n",
        "{vhdl_code}\n",
        "\n",
        "Provide a detailed component specification that would result in this file:\"\"\"\n",
        "\n",
        "    payload = {\n",
        "        \"model\": \"gpt-3.5-turbo\",  # ili drugi model\n",
        "        \"messages\": [\n",
        "            {\"role\": \"user\", \"content\": prompt}\n",
        "        ],\n",
        "        \"temperature\": 0.7,\n",
        "        \"max_tokens\": 300\n",
        "    }\n",
        "\n",
        "    try:\n",
        "        response = requests.post(f\"{base_url}/chat/completions\",\n",
        "                               headers=headers, json=payload, timeout=120)\n",
        "        if response.status_code == 200:\n",
        "            return response.json()[\"choices\"][0][\"message\"][\"content\"].strip()\n",
        "        else:\n",
        "            print(f\"OpenAI API greška: {response.status_code}\")\n",
        "            return None\n",
        "    except Exception as e:\n",
        "        print(f\"Greška sa OpenAI API: {e}\")\n",
        "        return None\n",
        "\n",
        "# =============================================================================\n",
        "# GLAVNA FUNKCIJA ZA GENERISANJE\n",
        "# =============================================================================\n",
        "\n",
        "def generate_input_description(vhdl_code):\n",
        "    \"\"\"Generiše novi input opis za dati VHDL kod\"\"\"\n",
        "\n",
        "    if USE_GROQ and GROQ_API_KEY != \"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\":\n",
        "        return generate_with_groq(vhdl_code, GROQ_API_KEY)\n",
        "\n",
        "\n",
        "    elif USE_OPENAI_COMPATIBLE and OPENAI_API_KEY != \"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\":\n",
        "        return generate_with_openai_compatible(vhdl_code, OPENAI_API_KEY, OPENAI_BASE_URL)\n",
        "\n",
        "    else:\n",
        "        print(\"Molim te konfiguriši API ključeve!\")\n",
        "        return None\n",
        "\n",
        "# =============================================================================\n",
        "# PROCESIRANJE DATASETA\n",
        "# =============================================================================\n",
        "\n",
        "def process_dataset(df, start_idx=0, batch_size=10):\n",
        "    \"\"\"Procesira dataset i generiše nove input opise\"\"\"\n",
        "\n",
        "    results = []\n",
        "    total = len(df)\n",
        "\n",
        "    print(f\"Počinjem procesiranje od reda {start_idx}...\")\n",
        "\n",
        "    for i in range(start_idx, min(start_idx + batch_size, total)):\n",
        "        print(f\"\\nProcesuiram red {i+1}/{total}\")\n",
        "\n",
        "        vhdl_code = df['output'].iloc[i]  # VHDL kod je u 'output' koloni\n",
        "        original_input = df['input'].iloc[i]\n",
        "\n",
        "        # Generiši novi opis\n",
        "        new_description = generate_input_description(vhdl_code)\n",
        "\n",
        "        if new_description:\n",
        "            results.append({\n",
        "                'original_input': original_input,\n",
        "                'new_input': new_description,\n",
        "                'output': vhdl_code,\n",
        "                'index': i\n",
        "            })\n",
        "            print(f\"✓ Uspešno generisan opis: {new_description[:100]}...\")\n",
        "        else:\n",
        "            print(f\"✗ Greška kod reda {i+1}\")\n",
        "\n",
        "        # Pauza između zahteva da izbegnemo rate limiting\n",
        "        time.sleep(random.uniform(1, 3))\n",
        "\n",
        "    return results\n",
        "\n",
        "# =============================================================================\n",
        "# POKRETANJE\n",
        "# =============================================================================\n",
        "\n",
        "# NAPOMENA: Počni sa malim batch-om da testiram\n",
        "START_INDEX = 0\n",
        "BATCH_SIZE = 78  # Počni sa 5 redova za test\n",
        "\n",
        "print(\"=== VHDL Dataset Input Generator ===\")\n",
        "print(f\"Konfigurisano za: {'Groq' if USE_GROQ else 'OpenAI-compatible'}\")\n",
        "\n",
        "# Proces batch-a\n",
        "results = process_dataset(df, START_INDEX, BATCH_SIZE)\n",
        "\n",
        "# Sačuvaj rezultate\n",
        "if results:\n",
        "    results_df = pd.DataFrame(results)\n",
        "\n",
        "    print(f\"\\n=== REZULTATI ===\")\n",
        "    print(f\"Uspešno procesiran {len(results)} redova\")\n",
        "\n",
        "    # Prikaži primere\n",
        "    for i, result in enumerate(results[:3]):\n",
        "        print(f\"\\n--- Primer {i+1} ---\")\n",
        "        print(f\"Originalni input: {result['original_input'][:150]}...\")\n",
        "        print(f\"Novi input: {result['new_input'][:150]}...\")\n",
        "        print(f\"VHDL kod: {result['output'][:100]}...\")\n",
        "\n",
        "    # Sačuvaj u CSV\n",
        "    results_df.to_csv('vhdl_new_inputs.csv', index=False)\n",
        "    print(f\"\\nRezultati sačuvani u 'vhdl_new_inputs.csv'\")\n",
        "\n",
        "    # Kreiraj novi dataset sa novim input opisima\n",
        "    new_dataset_df = pd.DataFrame({\n",
        "        'input': results_df['new_input'],\n",
        "        'output': results_df['output']\n",
        "    })\n",
        "\n",
        "    new_dataset_df.to_csv('vhdl_dataset_regenerated.csv', index=False)\n",
        "    print(\"Novi dataset sačuvan u 'vhdl_dataset_regenerated.csv'\")\n",
        "\n",
        "else:\n",
        "    print(\"Nema rezultata. Proveri konfiguraciju API-ja.\")\n",
        "\n",
        "# =============================================================================\n",
        "# INSTRUKCIJE ZA UPOTREBU\n",
        "# =============================================================================\n",
        "\n",
        "print(\"\"\"\n",
        "=== INSTRUKCIJE ZA DALJU UPOTREBU ===\n",
        "\n",
        "1. GROQ SETUP (PREPORUČENO - BESPLATNO):\n",
        "   - Idi na https://console.groq.com/\n",
        "   - Napravi nalog i dobij API ključ\n",
        "   - Zameniti 'your_groq_api_key_here' sa pravim ključem\n",
        "   - Postavi USE_GROQ = True\n",
        "\n",
        "3. BATCH PROCESIRANJE:\n",
        "   - Povećaj BATCH_SIZE na veći broj (npr. 50, 100)\n",
        "   - Pokreći u manjim batch-ovima da izbegnuš rate limiting\n",
        "   - Koristi START_INDEX da nastavis odakle si stao\n",
        "\n",
        "4. POBOLJŠANJA:\n",
        "   - Možeš modifikovati prompt za drugačiji stil opisa\n",
        "   - Dodaj filtriranje za određene tipove VHDL komponenti\n",
        "   - Implementiraj retry logiku za neuspešne zahteve\n",
        "\"\"\")"
      ]
    }
  ]
}