add r0, r0, r1, lsl 8
and r2, r0, r2
mvn r3, r2
