============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Sat Nov 15 12:58:15 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "open_project FPGA.al"
HDL-1007 : analyze verilog file zaklad.v
RUN-1002 : start command "import_device al3_10.db -package LQFP144"
HDL-1007 : analyze verilog file zaklad.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-5007 WARNING: instantiate unknown module pll in zaklad.v(207)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-5007 WARNING: instantiate unknown module sample_memory in zaklad.v(297)
HDL-8007 ERROR: pll is a black box
HDL-8007 ERROR: sample_memory is a black box
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
HDL-1007 : analyze verilog file C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-8007 ERROR: cannot find port 'ceb' on this module in zaklad.v(296)
HDL-1007 : 'sample_memory' is declared here in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: port connections cannot be mixed ordered and named in zaklad.v(297)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(800)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1533/7 useful/useless nets, 1304/0 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 166 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1066 better
SYN-1014 : Optimize round 2
SYN-1032 : 1155/430 useful/useless nets, 926/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    61
  #input               36
  #output              16
  #inout                9

Gate Statistics
#Basic gates          801
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                371
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              51
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |371    |75     |
+-----------------------------------------------+

RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1202/1 useful/useless nets, 981/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 237 instances.
SYN-2501 : Optimize round 1, 573 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 2 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 20 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1893/1 useful/useless nets, 1672/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (4.00), #lev = 9 (2.93)
SYN-3001 : Mapper mapped 961 instances into 302 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 289 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (289 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1404 nodes)...
SYN-4004 : #2: Packed 275 SEQ (1253 nodes)...
SYN-4004 : #3: Packed 276 SEQ (736 nodes)...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/490 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    61
  #input               36
  #output              16
  #inout                9

Utilization Statistics
#lut                  540   out of   8640    6.25%
#reg                  358   out of   8640    4.14%
#le                   545
  #lut only           187   out of    545   34.31%
  #reg only             5   out of    545    0.92%
  #lut&reg            353   out of    545   64.77%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   61   out of     93   65.59%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |545   |540   |358   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.040319s wall, 3.796875s user + 0.375000s system = 4.171875s CPU (103.3%)

RUN-1004 : used memory is 226 MB, reserved memory is 161 MB, peak memory is 249 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 356 instances
RUN-1001 : 137 mslices, 137 lslices, 61 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 354 instances, 274 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 4035, tnet num: 987, tinst num: 354, tnode num: 4965, tedge num: 6757.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 538 clock pins, and constraint 912 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179976s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (121.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161080
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 115201, overlap = 36
PHY-3002 : Step(2): len = 87607.3, overlap = 33.75
PHY-3002 : Step(3): len = 74166, overlap = 31.5
PHY-3002 : Step(4): len = 65290.4, overlap = 34
PHY-3002 : Step(5): len = 58535.2, overlap = 37.25
PHY-3002 : Step(6): len = 52306.4, overlap = 42.75
PHY-3002 : Step(7): len = 46628.2, overlap = 42.25
PHY-3002 : Step(8): len = 41010.2, overlap = 42.75
PHY-3002 : Step(9): len = 37704.1, overlap = 42.5
PHY-3002 : Step(10): len = 34603.4, overlap = 48.75
PHY-3002 : Step(11): len = 32504.2, overlap = 47.75
PHY-3002 : Step(12): len = 30158.5, overlap = 49.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.50696e-06
PHY-3002 : Step(13): len = 32499.9, overlap = 45.75
PHY-3002 : Step(14): len = 33976.9, overlap = 44
PHY-3002 : Step(15): len = 32744.5, overlap = 44.5
PHY-3002 : Step(16): len = 31734.8, overlap = 46.75
PHY-3002 : Step(17): len = 31143.4, overlap = 45.25
PHY-3002 : Step(18): len = 30770.2, overlap = 45.75
PHY-3002 : Step(19): len = 30578.6, overlap = 46.25
PHY-3002 : Step(20): len = 30281, overlap = 49.5
PHY-3002 : Step(21): len = 29957.1, overlap = 50
PHY-3002 : Step(22): len = 29895.8, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10139e-05
PHY-3002 : Step(23): len = 30471.8, overlap = 49.75
PHY-3002 : Step(24): len = 30902.5, overlap = 47.25
PHY-3002 : Step(25): len = 31036.5, overlap = 47.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.20279e-05
PHY-3002 : Step(26): len = 31567.3, overlap = 44.75
PHY-3002 : Step(27): len = 31947.2, overlap = 44.25
PHY-3002 : Step(28): len = 32196.2, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020923s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6581e-06
PHY-3002 : Step(29): len = 36265.2, overlap = 23.75
PHY-3002 : Step(30): len = 36227.5, overlap = 23.75
PHY-3002 : Step(31): len = 36151.8, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.3162e-06
PHY-3002 : Step(32): len = 36052.5, overlap = 24
PHY-3002 : Step(33): len = 36065.1, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.6324e-06
PHY-3002 : Step(34): len = 36110.9, overlap = 23.5
PHY-3002 : Step(35): len = 36176.2, overlap = 23.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.43894e-06
PHY-3002 : Step(36): len = 36158.9, overlap = 34.25
PHY-3002 : Step(37): len = 36219, overlap = 34
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.28779e-05
PHY-3002 : Step(38): len = 36468.1, overlap = 33.75
PHY-3002 : Step(39): len = 36657.5, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.57558e-05
PHY-3002 : Step(40): len = 36824.7, overlap = 31
PHY-3002 : Step(41): len = 37452.9, overlap = 30.25
PHY-3002 : Step(42): len = 37928.4, overlap = 29
PHY-3002 : Step(43): len = 38069.2, overlap = 29.25
PHY-3002 : Step(44): len = 38158.2, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.15115e-05
PHY-3002 : Step(45): len = 38381.7, overlap = 29.5
PHY-3002 : Step(46): len = 38756, overlap = 28
PHY-3002 : Step(47): len = 39004.3, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000103023
PHY-3002 : Step(48): len = 39452.6, overlap = 27.25
PHY-3002 : Step(49): len = 39752.4, overlap = 27
PHY-3002 : Step(50): len = 40085.6, overlap = 26
PHY-3002 : Step(51): len = 40342.2, overlap = 25.25
PHY-3002 : Step(52): len = 40342.2, overlap = 25.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000206046
PHY-3002 : Step(53): len = 40809.5, overlap = 23.5
PHY-3002 : Step(54): len = 41218.2, overlap = 22.5
PHY-3002 : Step(55): len = 41474.2, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.177660s wall, 0.171875s user + 0.156250s system = 0.328125s CPU (184.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000744698
PHY-3002 : Step(56): len = 43780.5, overlap = 12.5
PHY-3002 : Step(57): len = 43537.5, overlap = 15
PHY-3002 : Step(58): len = 43269.9, overlap = 15.25
PHY-3002 : Step(59): len = 43162.7, overlap = 16.25
PHY-3002 : Step(60): len = 43088.7, overlap = 16.25
PHY-3002 : Step(61): len = 43032.1, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0014894
PHY-3002 : Step(62): len = 43308.7, overlap = 16.5
PHY-3002 : Step(63): len = 43517.1, overlap = 17.5
PHY-3002 : Step(64): len = 43674.1, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00297879
PHY-3002 : Step(65): len = 43798.4, overlap = 17
PHY-3002 : Step(66): len = 43977.3, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010761s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.2%)

PHY-3001 : Legalized: Len = 45009.2, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 45211.2, Over = 0
RUN-1003 : finish command "place" in  5.340415s wall, 5.062500s user + 5.343750s system = 10.406250s CPU (194.9%)

RUN-1004 : used memory is 242 MB, reserved memory is 176 MB, peak memory is 259 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 395 to 282
PHY-1001 : Pin misalignment score is improved from 282 to 279
PHY-1001 : Pin misalignment score is improved from 279 to 279
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 356 instances
RUN-1001 : 137 mslices, 137 lslices, 61 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 101232, over cnt = 42(0%), over = 47, worst = 2
PHY-1002 : len = 101312, over cnt = 35(0%), over = 38, worst = 2
PHY-1002 : len = 101608, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 101600, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 100720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114849s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (149.7%)

PHY-1001 : End global routing;  0.189878s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (139.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net i_mcu_clk_pad will be routed on clock mesh
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.155439s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 162832, over cnt = 79(0%), over = 80, worst = 2
PHY-1001 : End Routed; 5.168079s wall, 4.578125s user + 1.390625s system = 5.968750s CPU (115.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 161808, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 1; 0.076506s wall, 0.031250s user + 0.093750s system = 0.125000s CPU (163.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 161912, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.023352s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (200.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 161968, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 161968
PHY-1001 : End DR Iter 3; 0.016182s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (96.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net i_mcu_clk_pad will be routed on clock mesh
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.106418s wall, 10.281250s user + 1.796875s system = 12.078125s CPU (108.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.518109s wall, 10.687500s user + 1.921875s system = 12.609375s CPU (109.5%)

RUN-1004 : used memory is 301 MB, reserved memory is 243 MB, peak memory is 474 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    61
  #input               36
  #output              16
  #inout                9

Utilization Statistics
#lut                  540   out of   8640    6.25%
#reg                  358   out of   8640    4.14%
#le                   545
  #lut only           187   out of    545   34.31%
  #reg only             5   out of    545    0.92%
  #lut&reg            353   out of    545   64.77%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   61   out of     93   65.59%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   2   out of     16   12.50%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 356
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 989, pip num: 10374
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1147 valid insts, and 27603 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000" in  3.323548s wall, 22.500000s user + 0.562500s system = 23.062500s CPU (693.9%)

RUN-1004 : used memory is 296 MB, reserved memory is 240 MB, peak memory is 474 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
USR-6010 WARNING: ADC constraints: pin io_i2c_sda has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1533/7 useful/useless nets, 1304/0 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 166 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1066 better
SYN-1014 : Optimize round 2
SYN-1032 : 1155/430 useful/useless nets, 926/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.019568s wall, 1.140625s user + 0.140625s system = 1.281250s CPU (125.7%)

RUN-1004 : used memory is 284 MB, reserved memory is 223 MB, peak memory is 474 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    61
  #input               36
  #output              16
  #inout                9

Gate Statistics
#Basic gates          801
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                371
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              51
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |371    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 61 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1203/1 useful/useless nets, 982/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 237 instances.
SYN-2501 : Optimize round 1, 573 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1894/1 useful/useless nets, 1673/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (4.00), #lev = 9 (2.93)
SYN-3001 : Mapper mapped 961 instances into 302 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 289 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (289 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1404 nodes)...
SYN-4004 : #2: Packed 275 SEQ (1253 nodes)...
SYN-4004 : #3: Packed 276 SEQ (736 nodes)...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/491 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    61
  #input               36
  #output              16
  #inout                9

Utilization Statistics
#lut                  540   out of   8640    6.25%
#reg                  358   out of   8640    4.14%
#le                   545
  #lut only           187   out of    545   34.31%
  #reg only             5   out of    545    0.92%
  #lut&reg            353   out of    545   64.77%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   61   out of     93   65.59%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |545   |540   |358   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.484446s wall, 3.234375s user + 0.468750s system = 3.703125s CPU (106.3%)

RUN-1004 : used memory is 302 MB, reserved memory is 242 MB, peak memory is 474 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 357 instances
RUN-1001 : 137 mslices, 137 lslices, 61 pads, 16 brams, 0 dsps
RUN-1001 : There are total 990 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 355 instances, 274 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 4037, tnet num: 988, tinst num: 355, tnode num: 4967, tedge num: 6759.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161395s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161411
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(67): len = 150886, overlap = 36
PHY-3002 : Step(68): len = 117694, overlap = 36
PHY-3002 : Step(69): len = 107458, overlap = 36
PHY-3002 : Step(70): len = 99168.1, overlap = 31.5
PHY-3002 : Step(71): len = 93430.1, overlap = 33.75
PHY-3002 : Step(72): len = 86151.9, overlap = 33.75
PHY-3002 : Step(73): len = 81072.2, overlap = 31.5
PHY-3002 : Step(74): len = 75315.6, overlap = 31.5
PHY-3002 : Step(75): len = 71221.5, overlap = 31.5
PHY-3002 : Step(76): len = 65983.5, overlap = 31.5
PHY-3002 : Step(77): len = 62591.7, overlap = 29.25
PHY-3002 : Step(78): len = 58125.6, overlap = 33.75
PHY-3002 : Step(79): len = 55327, overlap = 36
PHY-3002 : Step(80): len = 51896.9, overlap = 36.5
PHY-3002 : Step(81): len = 49558.7, overlap = 36.75
PHY-3002 : Step(82): len = 46731.4, overlap = 37.75
PHY-3002 : Step(83): len = 44790.5, overlap = 38
PHY-3002 : Step(84): len = 42467.7, overlap = 38.75
PHY-3002 : Step(85): len = 40855.1, overlap = 39
PHY-3002 : Step(86): len = 38982.4, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.73041e-06
PHY-3002 : Step(87): len = 40307.1, overlap = 38.75
PHY-3002 : Step(88): len = 39865.6, overlap = 34.25
PHY-3002 : Step(89): len = 39389.8, overlap = 29.75
PHY-3002 : Step(90): len = 38694.7, overlap = 30
PHY-3002 : Step(91): len = 37672.8, overlap = 30.25
PHY-3002 : Step(92): len = 36336.5, overlap = 31.25
PHY-3002 : Step(93): len = 35196.1, overlap = 32.25
PHY-3002 : Step(94): len = 34015.7, overlap = 32.25
PHY-3002 : Step(95): len = 33116.6, overlap = 34
PHY-3002 : Step(96): len = 31591.9, overlap = 39.75
PHY-3002 : Step(97): len = 31019, overlap = 38.5
PHY-3002 : Step(98): len = 30626.5, overlap = 40.75
PHY-3002 : Step(99): len = 30152.4, overlap = 37.75
PHY-3002 : Step(100): len = 30065.2, overlap = 34.75
PHY-3002 : Step(101): len = 30130.1, overlap = 33.75
PHY-3002 : Step(102): len = 29951.2, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.46082e-06
PHY-3002 : Step(103): len = 30446.7, overlap = 35.75
PHY-3002 : Step(104): len = 30707.2, overlap = 33.25
PHY-3002 : Step(105): len = 30777.3, overlap = 33.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.89216e-05
PHY-3002 : Step(106): len = 31550.5, overlap = 28.25
PHY-3002 : Step(107): len = 31874.7, overlap = 25.75
PHY-3002 : Step(108): len = 32149.5, overlap = 29.75
PHY-3002 : Step(109): len = 32189.7, overlap = 27.25
PHY-3002 : Step(110): len = 32211.6, overlap = 27.5
PHY-3002 : Step(111): len = 32422.8, overlap = 25
PHY-3002 : Step(112): len = 32573.8, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038017s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (164.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.91768e-07
PHY-3002 : Step(113): len = 35204.7, overlap = 16.75
PHY-3002 : Step(114): len = 34701.1, overlap = 17.75
PHY-3002 : Step(115): len = 34600.6, overlap = 17.75
PHY-3002 : Step(116): len = 34447.4, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.58354e-06
PHY-3002 : Step(117): len = 34457.7, overlap = 18.25
PHY-3002 : Step(118): len = 34320.7, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.16707e-06
PHY-3002 : Step(119): len = 34301.2, overlap = 18.5
PHY-3002 : Step(120): len = 34301.2, overlap = 18.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.50992e-06
PHY-3002 : Step(121): len = 34320.2, overlap = 30.75
PHY-3002 : Step(122): len = 34320.2, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033900s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (276.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280372
PHY-3002 : Step(123): len = 45180.3, overlap = 14.75
PHY-3002 : Step(124): len = 42906.5, overlap = 18.25
PHY-3002 : Step(125): len = 42873.9, overlap = 17.75
PHY-3002 : Step(126): len = 42482.8, overlap = 18.5
PHY-3002 : Step(127): len = 42243.3, overlap = 18.25
PHY-3002 : Step(128): len = 41704.3, overlap = 19.75
PHY-3002 : Step(129): len = 41381.7, overlap = 19.25
PHY-3002 : Step(130): len = 41295.3, overlap = 18.75
PHY-3002 : Step(131): len = 41182.3, overlap = 17
PHY-3002 : Step(132): len = 41101.8, overlap = 15.75
PHY-3002 : Step(133): len = 40889.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000534024
PHY-3002 : Step(134): len = 41227.4, overlap = 16.75
PHY-3002 : Step(135): len = 41493, overlap = 16.5
PHY-3002 : Step(136): len = 41605.9, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106805
PHY-3002 : Step(137): len = 41778.7, overlap = 16.25
PHY-3002 : Step(138): len = 42025.4, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010642s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.8%)

PHY-3001 : Legalized: Len = 42531.7, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 1.
PHY-3001 : Final: Len = 42743.7, Over = 0
RUN-1003 : finish command "place" in  4.966394s wall, 6.031250s user + 5.156250s system = 11.187500s CPU (225.3%)

RUN-1004 : used memory is 304 MB, reserved memory is 240 MB, peak memory is 474 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 392 to 302
PHY-1001 : Pin misalignment score is improved from 302 to 294
PHY-1001 : Pin misalignment score is improved from 294 to 293
PHY-1001 : Pin misalignment score is improved from 293 to 293
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 357 instances
RUN-1001 : 137 mslices, 137 lslices, 61 pads, 16 brams, 0 dsps
RUN-1001 : There are total 990 nets
RUN-1001 : 550 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87736, over cnt = 41(0%), over = 47, worst = 2
PHY-1002 : len = 87992, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 87984, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 86088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.322676s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (101.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 238 to 57
PHY-1001 : End pin swap;  0.052960s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.0%)

PHY-1001 : End global routing;  1.014495s wall, 0.906250s user + 0.140625s system = 1.046875s CPU (103.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.166330s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (122.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 4% nets.
PHY-1002 : len = 14824, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End Routed; 0.181079s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (129.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14784, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.031375s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (99.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 14744, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.023446s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 14744, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.023676s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (66.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 14744, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 4; 0.028605s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (163.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 14744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.013929s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (112.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 14744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.009212s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (339.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 14744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.007727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 14744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.007278s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 14744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.007004s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (223.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 14744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.010168s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 14760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.011669s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (267.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 151984, over cnt = 67(0%), over = 67, worst = 1
PHY-1001 : End Routed; 3.750324s wall, 3.453125s user + 1.359375s system = 4.812500s CPU (128.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 151008, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.088736s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (88.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 150920, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.048836s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (160.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 151032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 151032
PHY-1001 : End DR Iter 3; 0.025347s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.094895s wall, 5.921875s user + 1.671875s system = 7.593750s CPU (124.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  7.348965s wall, 7.109375s user + 1.843750s system = 8.953125s CPU (121.8%)

RUN-1004 : used memory is 320 MB, reserved memory is 258 MB, peak memory is 498 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    61
  #input               36
  #output              16
  #inout                9

Utilization Statistics
#lut                  540   out of   8640    6.25%
#reg                  358   out of   8640    4.14%
#le                   545
  #lut only           187   out of    545   34.31%
  #reg only             5   out of    545    0.92%
  #lut&reg            353   out of    545   64.77%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   61   out of     93   65.59%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 26, tpin num: 4037, tnet num: 988, tinst num: 355, tnode num: 4967, tedge num: 6759.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 2.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 357
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 990, pip num: 10011
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 937 valid insts, and 26785 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  2.848648s wall, 17.312500s user + 0.640625s system = 17.953125s CPU (630.2%)

RUN-1004 : used memory is 500 MB, reserved memory is 437 MB, peak memory is 572 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1532/7 useful/useless nets, 1304/0 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 166 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1066 better
SYN-1014 : Optimize round 2
SYN-1032 : 1154/430 useful/useless nets, 926/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.061990s wall, 1.078125s user + 0.125000s system = 1.203125s CPU (113.3%)

RUN-1004 : used memory is 294 MB, reserved memory is 233 MB, peak memory is 572 MB
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          801
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                371
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              51
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |430    |371    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 237 instances.
SYN-2501 : Optimize round 1, 573 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1893/1 useful/useless nets, 1672/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.13 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 288 (4.00), #lev = 9 (2.93)
SYN-3001 : Mapper mapped 961 instances into 303 LUTs, name keeping = 39%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 299 LUT to BLE ...
SYN-4008 : Packed 299 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 289 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (289 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1404 nodes)...
SYN-4004 : #2: Packed 275 SEQ (1253 nodes)...
SYN-4004 : #3: Packed 276 SEQ (736 nodes)...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 117 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 312/491 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  541   out of   8640    6.26%
#reg                  358   out of   8640    4.14%
#le                   546
  #lut only           188   out of    546   34.43%
  #reg only             5   out of    546    0.92%
  #lut&reg            353   out of    546   64.65%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |546   |541   |358   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.049122s wall, 4.046875s user + 0.359375s system = 4.406250s CPU (108.8%)

RUN-1004 : used memory is 308 MB, reserved memory is 245 MB, peak memory is 572 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 42 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 356 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 990 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 354 instances, 274 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4040, tnet num: 988, tinst num: 354, tnode num: 4970, tedge num: 6764.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.182158s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (128.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161591
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(139): len = 148014, overlap = 36
PHY-3002 : Step(140): len = 139902, overlap = 36
PHY-3002 : Step(141): len = 130654, overlap = 36
PHY-3002 : Step(142): len = 122855, overlap = 36
PHY-3002 : Step(143): len = 114600, overlap = 36
PHY-3002 : Step(144): len = 107915, overlap = 36
PHY-3002 : Step(145): len = 100606, overlap = 36
PHY-3002 : Step(146): len = 94866.6, overlap = 36
PHY-3002 : Step(147): len = 88491.6, overlap = 31.5
PHY-3002 : Step(148): len = 83601.9, overlap = 33.75
PHY-3002 : Step(149): len = 77671.7, overlap = 31.5
PHY-3002 : Step(150): len = 73549.7, overlap = 31.5
PHY-3002 : Step(151): len = 68602.6, overlap = 31.75
PHY-3002 : Step(152): len = 65117.4, overlap = 32
PHY-3002 : Step(153): len = 61020.1, overlap = 34
PHY-3002 : Step(154): len = 57978.2, overlap = 36.75
PHY-3002 : Step(155): len = 54220.4, overlap = 36.25
PHY-3002 : Step(156): len = 51528, overlap = 36
PHY-3002 : Step(157): len = 48434.3, overlap = 36
PHY-3002 : Step(158): len = 46188.7, overlap = 36
PHY-3002 : Step(159): len = 43599.4, overlap = 36
PHY-3002 : Step(160): len = 41478.4, overlap = 36.25
PHY-3002 : Step(161): len = 39316.3, overlap = 36.5
PHY-3002 : Step(162): len = 37363, overlap = 36.75
PHY-3002 : Step(163): len = 35623.6, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.72622e-06
PHY-3002 : Step(164): len = 37010, overlap = 29.25
PHY-3002 : Step(165): len = 37174.4, overlap = 27.25
PHY-3002 : Step(166): len = 35576.4, overlap = 33.25
PHY-3002 : Step(167): len = 34881.3, overlap = 34
PHY-3002 : Step(168): len = 33957.9, overlap = 37
PHY-3002 : Step(169): len = 32797.7, overlap = 37.5
PHY-3002 : Step(170): len = 32181.8, overlap = 38
PHY-3002 : Step(171): len = 31766.1, overlap = 38.25
PHY-3002 : Step(172): len = 31031.9, overlap = 37.25
PHY-3002 : Step(173): len = 30956.8, overlap = 39.5
PHY-3002 : Step(174): len = 30795.8, overlap = 36.25
PHY-3002 : Step(175): len = 30794.3, overlap = 38.5
PHY-3002 : Step(176): len = 30772.6, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.45244e-06
PHY-3002 : Step(177): len = 31451.2, overlap = 36
PHY-3002 : Step(178): len = 31681.5, overlap = 36.25
PHY-3002 : Step(179): len = 31972.9, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.89049e-05
PHY-3002 : Step(180): len = 32538.2, overlap = 37.5
PHY-3002 : Step(181): len = 32759.3, overlap = 30.75
PHY-3002 : Step(182): len = 33056.9, overlap = 30.25
PHY-3002 : Step(183): len = 33090.7, overlap = 27.5
PHY-3002 : Step(184): len = 33091.7, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033983s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (137.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6126e-07
PHY-3002 : Step(185): len = 36704.8, overlap = 12.5
PHY-3002 : Step(186): len = 36036.3, overlap = 17
PHY-3002 : Step(187): len = 35997.4, overlap = 17
PHY-3002 : Step(188): len = 35869.2, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.32252e-06
PHY-3002 : Step(189): len = 35735.1, overlap = 17.5
PHY-3002 : Step(190): len = 35642, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.64504e-06
PHY-3002 : Step(191): len = 35589.8, overlap = 17
PHY-3002 : Step(192): len = 35589.8, overlap = 17
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88503e-06
PHY-3002 : Step(193): len = 35542.6, overlap = 31.25
PHY-3002 : Step(194): len = 35755.3, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.77006e-06
PHY-3002 : Step(195): len = 35711.6, overlap = 30.75
PHY-3002 : Step(196): len = 35711.6, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.19214e-06
PHY-3002 : Step(197): len = 35823.5, overlap = 30.75
PHY-3002 : Step(198): len = 36469.7, overlap = 27.25
PHY-3002 : Step(199): len = 36721.9, overlap = 26.25
PHY-3002 : Step(200): len = 36779.7, overlap = 25.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43843e-05
PHY-3002 : Step(201): len = 36841.7, overlap = 25.75
PHY-3002 : Step(202): len = 36886.7, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.87685e-05
PHY-3002 : Step(203): len = 37015.5, overlap = 26.25
PHY-3002 : Step(204): len = 37339.3, overlap = 25.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.1526e-05
PHY-3002 : Step(205): len = 37495.9, overlap = 24.25
PHY-3002 : Step(206): len = 38017.8, overlap = 22.25
PHY-3002 : Step(207): len = 38288.2, overlap = 20.5
PHY-3002 : Step(208): len = 38852.4, overlap = 19.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.30519e-05
PHY-3002 : Step(209): len = 39050.3, overlap = 19.25
PHY-3002 : Step(210): len = 39289.5, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.135375s wall, 0.109375s user + 0.234375s system = 0.343750s CPU (253.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961944
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000169065
PHY-3002 : Step(211): len = 41433.7, overlap = 14.5
PHY-3002 : Step(212): len = 40656.3, overlap = 18.5
PHY-3002 : Step(213): len = 40797.8, overlap = 16.5
PHY-3002 : Step(214): len = 40861.7, overlap = 16
PHY-3002 : Step(215): len = 40859.1, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00033813
PHY-3002 : Step(216): len = 41029.9, overlap = 15.25
PHY-3002 : Step(217): len = 41375.6, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000594004
PHY-3002 : Step(218): len = 41513.7, overlap = 13.75
PHY-3002 : Step(219): len = 41787.6, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 42413.6, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 4.
PHY-3001 : Final: Len = 42737.6, Over = 0
RUN-1003 : finish command "place" in  6.411503s wall, 6.062500s user + 6.843750s system = 12.906250s CPU (201.3%)

RUN-1004 : used memory is 325 MB, reserved memory is 261 MB, peak memory is 572 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 398 to 297
PHY-1001 : Pin misalignment score is improved from 297 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 289
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 356 instances
RUN-1001 : 137 mslices, 137 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 990 nets
RUN-1001 : 549 nets have 2 pins
RUN-1001 : 316 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 93544, over cnt = 42(0%), over = 49, worst = 2
PHY-1002 : len = 93744, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 93152, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 90480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.344850s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (117.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 243 to 57
PHY-1001 : End pin swap;  0.056360s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.2%)

PHY-1001 : End global routing;  1.094757s wall, 1.125000s user + 0.109375s system = 1.234375s CPU (112.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.127114s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 4% nets.
PHY-1002 : len = 15864, over cnt = 17(0%), over = 18, worst = 2
PHY-1001 : End Routed; 0.181551s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (111.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15840, over cnt = 11(0%), over = 12, worst = 2
PHY-1001 : End DR Iter 1; 0.032575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15840, over cnt = 11(0%), over = 12, worst = 2
PHY-1001 : End DR Iter 2; 0.029182s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (160.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 15840, over cnt = 11(0%), over = 12, worst = 2
PHY-1001 : End DR Iter 3; 0.028532s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (109.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 15832, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 4; 0.033247s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (94.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 15832, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 5; 0.017368s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (179.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 15832, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 6; 0.008073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 15832, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.008672s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (360.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 15848, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.010142s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 15848, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.008207s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 10; 0.007038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 158392, over cnt = 58(0%), over = 62, worst = 3
PHY-1001 : End Routed; 4.406267s wall, 4.203125s user + 1.468750s system = 5.671875s CPU (128.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 156824, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.088274s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (123.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 156648, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.043086s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (108.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 156760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 156760
PHY-1001 : End DR Iter 3; 0.016797s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (279.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.751003s wall, 6.421875s user + 1.796875s system = 8.218750s CPU (121.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.062460s wall, 7.781250s user + 1.937500s system = 9.718750s CPU (120.5%)

RUN-1004 : used memory is 336 MB, reserved memory is 275 MB, peak memory is 572 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  541   out of   8640    6.26%
#reg                  358   out of   8640    4.14%
#le                   546
  #lut only           188   out of    546   34.43%
  #reg only             5   out of    546    0.92%
  #lut&reg            353   out of    546   64.65%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4040, tnet num: 988, tinst num: 354, tnode num: 4970, tedge num: 6764.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 2.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 356
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 990, pip num: 9964
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 958 valid insts, and 26657 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  3.326406s wall, 19.171875s user + 0.468750s system = 19.640625s CPU (590.4%)

RUN-1004 : used memory is 520 MB, reserved memory is 456 MB, peak memory is 578 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1061 better
SYN-1014 : Optimize round 2
SYN-1032 : 1136/430 useful/useless nets, 908/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          800
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                371
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |429    |371    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1875/1 useful/useless nets, 1654/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 280 (3.97), #lev = 9 (2.84)
SYN-3001 : Mapper mapped 943 instances into 295 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 291 LUT to BLE ...
SYN-4008 : Packed 291 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 289 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (289 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1404 nodes)...
SYN-4004 : #2: Packed 275 SEQ (1253 nodes)...
SYN-4004 : #3: Packed 276 SEQ (736 nodes)...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 304/483 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  358   out of   8640    4.14%
#le                   534
  #lut only           176   out of    534   32.96%
  #reg only             5   out of    534    0.94%
  #lut&reg            353   out of    534   66.10%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |534   |529   |358   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.807639s wall, 1.812500s user + 0.109375s system = 1.921875s CPU (106.3%)

RUN-1004 : used memory is 331 MB, reserved memory is 274 MB, peak memory is 578 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 350 instances
RUN-1001 : 134 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 990 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 348 instances, 268 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3978, tnet num: 988, tinst num: 348, tnode num: 4902, tedge num: 6667.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074302s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 167037
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(220): len = 97221.8, overlap = 31.5
PHY-3002 : Step(221): len = 68969.4, overlap = 36
PHY-3002 : Step(222): len = 46177.9, overlap = 34.75
PHY-3002 : Step(223): len = 42622.9, overlap = 34.75
PHY-3002 : Step(224): len = 41169.5, overlap = 34.75
PHY-3002 : Step(225): len = 38153.3, overlap = 34.5
PHY-3002 : Step(226): len = 36878.8, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.18583e-06
PHY-3002 : Step(227): len = 39045, overlap = 28.25
PHY-3002 : Step(228): len = 38668.4, overlap = 31
PHY-3002 : Step(229): len = 37572.9, overlap = 33.75
PHY-3002 : Step(230): len = 36839.6, overlap = 35.5
PHY-3002 : Step(231): len = 35817.7, overlap = 35.5
PHY-3002 : Step(232): len = 34672.5, overlap = 39.5
PHY-3002 : Step(233): len = 33375, overlap = 38.25
PHY-3002 : Step(234): len = 32253.4, overlap = 40
PHY-3002 : Step(235): len = 31552.6, overlap = 39.75
PHY-3002 : Step(236): len = 31167.6, overlap = 42.25
PHY-3002 : Step(237): len = 31095.4, overlap = 42.25
PHY-3002 : Step(238): len = 30947.5, overlap = 42.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23717e-05
PHY-3002 : Step(239): len = 31577.5, overlap = 42.5
PHY-3002 : Step(240): len = 32023.2, overlap = 42
PHY-3002 : Step(241): len = 32307.6, overlap = 41.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.47433e-05
PHY-3002 : Step(242): len = 32599.9, overlap = 32.25
PHY-3002 : Step(243): len = 32945.6, overlap = 32.25
PHY-3002 : Step(244): len = 33183.3, overlap = 32
PHY-3002 : Step(245): len = 33009.3, overlap = 31
PHY-3002 : Step(246): len = 33175.3, overlap = 31.75
PHY-3002 : Step(247): len = 33283.5, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008114s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (962.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.59662e-07
PHY-3002 : Step(248): len = 34954.8, overlap = 19
PHY-3002 : Step(249): len = 34789.4, overlap = 19.5
PHY-3002 : Step(250): len = 34726.9, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91932e-06
PHY-3002 : Step(251): len = 34666.2, overlap = 19.25
PHY-3002 : Step(252): len = 34637.8, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83865e-06
PHY-3002 : Step(253): len = 34556.9, overlap = 19
PHY-3002 : Step(254): len = 34556.9, overlap = 19
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3977e-06
PHY-3002 : Step(255): len = 34597.4, overlap = 31
PHY-3002 : Step(256): len = 34705.9, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.7954e-06
PHY-3002 : Step(257): len = 34633.7, overlap = 30.25
PHY-3002 : Step(258): len = 34738, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04232e-05
PHY-3002 : Step(259): len = 34711.4, overlap = 31.25
PHY-3002 : Step(260): len = 34827.2, overlap = 30.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.24408e-05
PHY-3002 : Step(261): len = 34854.8, overlap = 29.75
PHY-3002 : Step(262): len = 35032.6, overlap = 29
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.6281e-05
PHY-3002 : Step(263): len = 34999.2, overlap = 28.5
PHY-3002 : Step(264): len = 35812.4, overlap = 25.75
PHY-3002 : Step(265): len = 36149.4, overlap = 23.5
PHY-3002 : Step(266): len = 36338.2, overlap = 21.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.2562e-05
PHY-3002 : Step(267): len = 36339.7, overlap = 21.5
PHY-3002 : Step(268): len = 36441.8, overlap = 22.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.16164e-05
PHY-3002 : Step(269): len = 36614.1, overlap = 21.75
PHY-3002 : Step(270): len = 36978.4, overlap = 21.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.60288e-05
PHY-3002 : Step(271): len = 37218.2, overlap = 21.25
PHY-3002 : Step(272): len = 37581.4, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081020s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (192.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962778
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000195399
PHY-3002 : Step(273): len = 40138.4, overlap = 11.5
PHY-3002 : Step(274): len = 39228.1, overlap = 17.5
PHY-3002 : Step(275): len = 39282.8, overlap = 15.5
PHY-3002 : Step(276): len = 39241.4, overlap = 15.75
PHY-3002 : Step(277): len = 39164.9, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000390798
PHY-3002 : Step(278): len = 39259.1, overlap = 16.5
PHY-3002 : Step(279): len = 39367.3, overlap = 16
PHY-3002 : Step(280): len = 39447.4, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000777618
PHY-3002 : Step(281): len = 39609, overlap = 15.25
PHY-3002 : Step(282): len = 39690, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40590.2, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 1.
PHY-3001 : Final: Len = 40708.2, Over = 0
RUN-1003 : finish command "place" in  2.513374s wall, 3.062500s user + 2.765625s system = 5.828125s CPU (231.9%)

RUN-1004 : used memory is 341 MB, reserved memory is 283 MB, peak memory is 578 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 384 to 292
PHY-1001 : Pin misalignment score is improved from 292 to 283
PHY-1001 : Pin misalignment score is improved from 283 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 281
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 350 instances
RUN-1001 : 134 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 990 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82856, over cnt = 41(0%), over = 46, worst = 2
PHY-1002 : len = 83224, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 83312, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 82168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159570s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (107.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 221 to 53
PHY-1001 : End pin swap;  0.021952s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.4%)

PHY-1001 : End global routing;  0.489783s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (105.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.063988s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 4% nets.
PHY-1002 : len = 15464, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End Routed; 0.097959s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15424, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.015184s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (102.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15384, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.012063s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (129.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 15384, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.012061s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (129.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 15376, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 4; 0.013180s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 15376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.008753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 15376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.006477s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 15376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.006809s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (229.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 15376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.004549s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 15376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.006974s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (448.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 15376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.008096s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 15392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.005096s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (613.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 147912, over cnt = 45(0%), over = 49, worst = 3
PHY-1001 : End Routed; 2.116401s wall, 1.890625s user + 0.890625s system = 2.781250s CPU (131.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147720, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.037426s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (83.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 147632, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.017061s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 147656, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147656
PHY-1001 : End DR Iter 3; 0.012251s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (127.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.243117s wall, 2.890625s user + 1.109375s system = 4.000000s CPU (123.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.838801s wall, 3.531250s user + 1.140625s system = 4.671875s CPU (121.7%)

RUN-1004 : used memory is 352 MB, reserved memory is 292 MB, peak memory is 578 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  358   out of   8640    4.14%
#le                   534
  #lut only           176   out of    534   32.96%
  #reg only             5   out of    534    0.94%
  #lut&reg            353   out of    534   66.10%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3978, tnet num: 988, tinst num: 348, tnode num: 4902, tedge num: 6667.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 988 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 2.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 350
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 990, pip num: 9792
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 993 valid insts, and 26204 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.571547s wall, 9.640625s user + 0.312500s system = 9.953125s CPU (633.3%)

RUN-1004 : used memory is 532 MB, reserved memory is 468 MB, peak memory is 590 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(474)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(484)
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(484)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1061 better
SYN-1014 : Optimize round 2
SYN-1032 : 1144/430 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          800
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                371
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             28

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |429    |371    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1883/1 useful/useless nets, 1662/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (3.94), #lev = 10 (2.86)
SYN-3001 : Mapper mapped 951 instances into 302 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 289 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (289 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1404 nodes)...
SYN-4004 : #2: Packed 275 SEQ (1253 nodes)...
SYN-4004 : #3: Packed 276 SEQ (736 nodes)...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/490 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  358   out of   8640    4.14%
#le                   545
  #lut only           187   out of    545   34.31%
  #reg only            12   out of    545    2.20%
  #lut&reg            346   out of    545   63.49%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |545   |533   |358   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.751403s wall, 1.640625s user + 0.359375s system = 2.000000s CPU (114.2%)

RUN-1004 : used memory is 347 MB, reserved memory is 292 MB, peak memory is 590 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 68 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 355 instances
RUN-1001 : 136 mslices, 137 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 562 nets have 2 pins
RUN-1001 : 298 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 353 instances, 273 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3975, tnet num: 987, tinst num: 353, tnode num: 4888, tedge num: 6645.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072919s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (107.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177435
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962083
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(283): len = 109146, overlap = 31.5
PHY-3002 : Step(284): len = 57248.9, overlap = 36
PHY-3002 : Step(285): len = 53431.2, overlap = 36
PHY-3002 : Step(286): len = 49777.5, overlap = 36
PHY-3002 : Step(287): len = 46779.3, overlap = 36
PHY-3002 : Step(288): len = 44088.3, overlap = 36.5
PHY-3002 : Step(289): len = 42009.6, overlap = 37
PHY-3002 : Step(290): len = 40177, overlap = 37.5
PHY-3002 : Step(291): len = 38515.2, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.51575e-06
PHY-3002 : Step(292): len = 39660.2, overlap = 29
PHY-3002 : Step(293): len = 39209.4, overlap = 26.75
PHY-3002 : Step(294): len = 38705.6, overlap = 29.5
PHY-3002 : Step(295): len = 37982.7, overlap = 32
PHY-3002 : Step(296): len = 36790.2, overlap = 32.25
PHY-3002 : Step(297): len = 35824.8, overlap = 32.75
PHY-3002 : Step(298): len = 34687.3, overlap = 29
PHY-3002 : Step(299): len = 33797.5, overlap = 29
PHY-3002 : Step(300): len = 32738.9, overlap = 31.75
PHY-3002 : Step(301): len = 32098.6, overlap = 31.75
PHY-3002 : Step(302): len = 31040.8, overlap = 35.5
PHY-3002 : Step(303): len = 30740, overlap = 35.75
PHY-3002 : Step(304): len = 30759.5, overlap = 37.25
PHY-3002 : Step(305): len = 30860.4, overlap = 38.5
PHY-3002 : Step(306): len = 30523.2, overlap = 37.75
PHY-3002 : Step(307): len = 30687.1, overlap = 35.5
PHY-3002 : Step(308): len = 30797.2, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30315e-05
PHY-3002 : Step(309): len = 31427.8, overlap = 29.75
PHY-3002 : Step(310): len = 31727.3, overlap = 22.5
PHY-3002 : Step(311): len = 31736.4, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.6063e-05
PHY-3002 : Step(312): len = 32059.2, overlap = 24.75
PHY-3002 : Step(313): len = 32154.6, overlap = 22.5
PHY-3002 : Step(314): len = 32368.5, overlap = 24.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020565s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962083
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.35437e-07
PHY-3002 : Step(315): len = 34765.5, overlap = 15.5
PHY-3002 : Step(316): len = 34517, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67087e-06
PHY-3002 : Step(317): len = 34419.5, overlap = 15.75
PHY-3002 : Step(318): len = 34419.5, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.34175e-06
PHY-3002 : Step(319): len = 34459.2, overlap = 16
PHY-3002 : Step(320): len = 34548.3, overlap = 15.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962083
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.77151e-06
PHY-3002 : Step(321): len = 34438.4, overlap = 28
PHY-3002 : Step(322): len = 34490.6, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23831e-05
PHY-3002 : Step(323): len = 34564, overlap = 27.75
PHY-3002 : Step(324): len = 35071.4, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47662e-05
PHY-3002 : Step(325): len = 35129.7, overlap = 28
PHY-3002 : Step(326): len = 35283.3, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61383e-05
PHY-3002 : Step(327): len = 35396.5, overlap = 27.75
PHY-3002 : Step(328): len = 35967.6, overlap = 24.75
PHY-3002 : Step(329): len = 36591.8, overlap = 23.5
PHY-3002 : Step(330): len = 36763.5, overlap = 23.75
PHY-3002 : Step(331): len = 36683.2, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.102985s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (166.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962083
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244308
PHY-3002 : Step(332): len = 39463.1, overlap = 15
PHY-3002 : Step(333): len = 38850.5, overlap = 16.5
PHY-3002 : Step(334): len = 38880.4, overlap = 18
PHY-3002 : Step(335): len = 38782.9, overlap = 18.25
PHY-3002 : Step(336): len = 38594.6, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000467094
PHY-3002 : Step(337): len = 38755, overlap = 19
PHY-3002 : Step(338): len = 39023.3, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000853857
PHY-3002 : Step(339): len = 39211.1, overlap = 17.75
PHY-3002 : Step(340): len = 39448.9, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40701, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 0.
PHY-3001 : Final: Len = 40845, Over = 0
RUN-1003 : finish command "place" in  2.305633s wall, 2.375000s user + 2.640625s system = 5.015625s CPU (217.5%)

RUN-1004 : used memory is 356 MB, reserved memory is 300 MB, peak memory is 590 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 375 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 283
PHY-1001 : Pin misalignment score is improved from 283 to 283
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 355 instances
RUN-1001 : 136 mslices, 137 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 562 nets have 2 pins
RUN-1001 : 298 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79376, over cnt = 30(0%), over = 32, worst = 2
PHY-1002 : len = 79440, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 79464, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 79112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.153814s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (111.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 228 to 59
PHY-1001 : End pin swap;  0.021878s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.8%)

PHY-1001 : End global routing;  0.475109s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (105.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.102390s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (91.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 6% nets.
PHY-1002 : len = 14976, over cnt = 27(0%), over = 28, worst = 2
PHY-1001 : End Routed; 0.116654s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (120.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 14936, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.027229s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (172.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 14904, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 2; 0.022489s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 14896, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 3; 0.024083s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 14904, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End DR Iter 4; 0.028876s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (216.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 14896, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 5; 0.016872s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (185.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 14896, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 6; 0.016538s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (189.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 14896, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 0.017264s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (90.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 14896, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 0.035342s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (88.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 14912, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 9; 0.014586s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (428.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 14912, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 10; 0.013443s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (348.7%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 14952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.010878s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (430.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 140104, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End Routed; 2.000997s wall, 1.718750s user + 1.171875s system = 2.890625s CPU (144.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139368, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.027254s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (57.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 139240, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.019113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 139264, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139264
PHY-1001 : End DR Iter 3; 0.011319s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.267365s wall, 3.000000s user + 1.437500s system = 4.437500s CPU (135.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.833752s wall, 3.531250s user + 1.500000s system = 5.031250s CPU (131.2%)

RUN-1004 : used memory is 406 MB, reserved memory is 344 MB, peak memory is 590 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  533   out of   8640    6.17%
#reg                  358   out of   8640    4.14%
#le                   545
  #lut only           187   out of    545   34.31%
  #reg only            12   out of    545    2.20%
  #lut&reg            346   out of    545   63.49%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3975, tnet num: 987, tinst num: 353, tnode num: 4888, tedge num: 6645.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 2.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 355
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 989, pip num: 9542
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 924 valid insts, and 25733 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.220650s wall, 7.281250s user + 0.375000s system = 7.656250s CPU (627.2%)

RUN-1004 : used memory is 543 MB, reserved memory is 480 MB, peak memory is 602 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(467)
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(484)
HDL-8007 ERROR: procedural assignment to a non-register 'trigger_data' is not permitted in zaklad.v(463)
HDL-8007 ERROR: procedural assignment to a non-register 'trigger_data' is not permitted in zaklad.v(466)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(807)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(468)
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(485)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(468)
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(485)
HDL-1007 : analyze verilog file zaklad.v
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(468)
HDL-5007 WARNING: empty statement in sequential block in zaklad.v(485)
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(22)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC0_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1061 better
SYN-1014 : Optimize round 2
SYN-1032 : 1152/430 useful/useless nets, 924/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          808
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             28

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |429    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 24 instances into 2 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1891/1 useful/useless nets, 1670/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (3.92), #lev = 10 (2.74)
SYN-3001 : Mapper mapped 951 instances into 302 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 45 SEQ to BLE.
SYN-4003 : Packing 289 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (289 nodes)...
SYN-4004 : #1: Packed 231 SEQ (1404 nodes)...
SYN-4004 : #2: Packed 275 SEQ (1253 nodes)...
SYN-4004 : #3: Packed 276 SEQ (736 nodes)...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 108 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/490 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  366   out of   8640    4.24%
#le                   541
  #lut only           175   out of    541   32.35%
  #reg only            12   out of    541    2.22%
  #lut&reg            354   out of    541   65.43%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |541   |529   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.760712s wall, 1.750000s user + 0.125000s system = 1.875000s CPU (106.5%)

RUN-1004 : used memory is 371 MB, reserved memory is 312 MB, peak memory is 602 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 71 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 353 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 287 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 351 instances, 271 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3955, tnet num: 987, tinst num: 351, tnode num: 4879, tedge num: 6610.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072920s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 180707
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(341): len = 147094, overlap = 36
PHY-3002 : Step(342): len = 131049, overlap = 36
PHY-3002 : Step(343): len = 123282, overlap = 36
PHY-3002 : Step(344): len = 113106, overlap = 36
PHY-3002 : Step(345): len = 106806, overlap = 36
PHY-3002 : Step(346): len = 98197.4, overlap = 29.25
PHY-3002 : Step(347): len = 92647, overlap = 33.75
PHY-3002 : Step(348): len = 84611.1, overlap = 33.75
PHY-3002 : Step(349): len = 79759.4, overlap = 33.75
PHY-3002 : Step(350): len = 72162.2, overlap = 33.75
PHY-3002 : Step(351): len = 68117.8, overlap = 36
PHY-3002 : Step(352): len = 61628.8, overlap = 36
PHY-3002 : Step(353): len = 58131.1, overlap = 36
PHY-3002 : Step(354): len = 53611.2, overlap = 36
PHY-3002 : Step(355): len = 50807.4, overlap = 36.25
PHY-3002 : Step(356): len = 47488, overlap = 36
PHY-3002 : Step(357): len = 45215.4, overlap = 36.5
PHY-3002 : Step(358): len = 42912.7, overlap = 36
PHY-3002 : Step(359): len = 41216.3, overlap = 36.5
PHY-3002 : Step(360): len = 39430, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.52547e-06
PHY-3002 : Step(361): len = 40049.6, overlap = 28.75
PHY-3002 : Step(362): len = 40257.7, overlap = 28.5
PHY-3002 : Step(363): len = 39826.7, overlap = 29.5
PHY-3002 : Step(364): len = 38529, overlap = 33
PHY-3002 : Step(365): len = 37235.7, overlap = 34
PHY-3002 : Step(366): len = 36483.7, overlap = 36.25
PHY-3002 : Step(367): len = 35457.5, overlap = 39.75
PHY-3002 : Step(368): len = 34674.4, overlap = 39.75
PHY-3002 : Step(369): len = 33666.9, overlap = 40.5
PHY-3002 : Step(370): len = 32913, overlap = 37.25
PHY-3002 : Step(371): len = 32391.9, overlap = 39.5
PHY-3002 : Step(372): len = 31932.3, overlap = 37.25
PHY-3002 : Step(373): len = 31571.7, overlap = 37.75
PHY-3002 : Step(374): len = 31013.6, overlap = 39
PHY-3002 : Step(375): len = 30693.2, overlap = 38.75
PHY-3002 : Step(376): len = 30598.4, overlap = 37.5
PHY-3002 : Step(377): len = 30413.3, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30509e-05
PHY-3002 : Step(378): len = 31237.3, overlap = 35.5
PHY-3002 : Step(379): len = 31527.7, overlap = 35.25
PHY-3002 : Step(380): len = 31653, overlap = 35
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.61019e-05
PHY-3002 : Step(381): len = 32160.9, overlap = 35
PHY-3002 : Step(382): len = 32399, overlap = 32.75
PHY-3002 : Step(383): len = 32440.8, overlap = 32.75
PHY-3002 : Step(384): len = 32366.9, overlap = 33.75
PHY-3002 : Step(385): len = 32288.4, overlap = 33.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014960s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (104.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.47226e-07
PHY-3002 : Step(386): len = 34513.3, overlap = 14.5
PHY-3002 : Step(387): len = 34167.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49445e-06
PHY-3002 : Step(388): len = 34148.8, overlap = 14.25
PHY-3002 : Step(389): len = 34148.8, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.9889e-06
PHY-3002 : Step(390): len = 34097, overlap = 14
PHY-3002 : Step(391): len = 34097, overlap = 14
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.82236e-06
PHY-3002 : Step(392): len = 34174.6, overlap = 30.75
PHY-3002 : Step(393): len = 34331.4, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.64473e-06
PHY-3002 : Step(394): len = 34264, overlap = 29.75
PHY-3002 : Step(395): len = 34324.7, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.02836e-05
PHY-3002 : Step(396): len = 34433.4, overlap = 28.75
PHY-3002 : Step(397): len = 35198.2, overlap = 27.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.05671e-05
PHY-3002 : Step(398): len = 35205.5, overlap = 27
PHY-3002 : Step(399): len = 35891.3, overlap = 24.75
PHY-3002 : Step(400): len = 36178, overlap = 23
PHY-3002 : Step(401): len = 36230.5, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.11342e-05
PHY-3002 : Step(402): len = 36441.1, overlap = 21
PHY-3002 : Step(403): len = 36411.1, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.057645s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (162.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962361
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000196904
PHY-3002 : Step(404): len = 39036.3, overlap = 20.5
PHY-3002 : Step(405): len = 39175.2, overlap = 19.5
PHY-3002 : Step(406): len = 39327.6, overlap = 16.75
PHY-3002 : Step(407): len = 39299, overlap = 16.75
PHY-3002 : Step(408): len = 38922.9, overlap = 16.25
PHY-3002 : Step(409): len = 38652.7, overlap = 15.75
PHY-3002 : Step(410): len = 38606.6, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000363794
PHY-3002 : Step(411): len = 38973.9, overlap = 15.25
PHY-3002 : Step(412): len = 39282.7, overlap = 16.25
PHY-3002 : Step(413): len = 39440.4, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000727588
PHY-3002 : Step(414): len = 39584.8, overlap = 16
PHY-3002 : Step(415): len = 39672.7, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004347s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40629.9, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 7, deltaY = 3.
PHY-3001 : Final: Len = 40889.9, Over = 0
RUN-1003 : finish command "place" in  2.877155s wall, 3.203125s user + 2.875000s system = 6.078125s CPU (211.3%)

RUN-1004 : used memory is 379 MB, reserved memory is 320 MB, peak memory is 602 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 374 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 272
PHY-1001 : Pin misalignment score is improved from 272 to 272
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 353 instances
RUN-1001 : 136 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 287 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83136, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 83264, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 83368, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 82960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158289s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (128.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 208 to 55
PHY-1001 : End pin swap;  0.019486s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (160.4%)

PHY-1001 : End global routing;  0.470113s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (113.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.096301s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (113.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 4% nets.
PHY-1002 : len = 15240, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End Routed; 0.103288s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (105.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15200, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.014883s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (419.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15160, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.013136s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (356.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 15160, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.012977s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (361.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 15160, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 4; 0.016923s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (277.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 15160, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.009527s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (328.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 15160, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.008870s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (528.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 15160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.007312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 15160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.005255s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (297.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 15160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.005569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 15160, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.006412s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (487.3%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 15176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.006727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142848, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End Routed; 2.044687s wall, 1.765625s user + 0.906250s system = 2.671875s CPU (130.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 142552, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.031284s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (99.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 142344, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.013780s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (113.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 142360, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.011227s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 142408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 142408
PHY-1001 : End DR Iter 4; 0.010113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.205328s wall, 2.984375s user + 1.109375s system = 4.093750s CPU (127.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.776206s wall, 3.625000s user + 1.156250s system = 4.781250s CPU (126.6%)

RUN-1004 : used memory is 420 MB, reserved memory is 358 MB, peak memory is 602 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  529   out of   8640    6.12%
#reg                  366   out of   8640    4.24%
#le                   541
  #lut only           175   out of    541   32.35%
  #reg only            12   out of    541    2.22%
  #lut&reg            354   out of    541   65.43%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3955, tnet num: 987, tinst num: 351, tnode num: 4879, tedge num: 6610.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 2.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 353
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 989, pip num: 9605
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 987 valid insts, and 25947 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.605486s wall, 10.031250s user + 0.437500s system = 10.468750s CPU (652.1%)

RUN-1004 : used memory is 559 MB, reserved memory is 496 MB, peak memory is 618 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-8007 ERROR: cannot find port 'clk1_out' on this module in zaklad.v(212)
HDL-1007 : 'pll' is declared here in al_ip/pll.v(22)
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1069 better
SYN-1014 : Optimize round 2
SYN-1032 : 1135/447 useful/useless nets, 906/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          799
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                371
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |371    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1840/1 useful/useless nets, 1618/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 278 (3.96), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 910 instances into 293 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 358 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 289 LUT to BLE ...
SYN-4008 : Packed 289 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 289 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (289 nodes)...
SYN-4004 : #1: Packed 229 SEQ (1429 nodes)...
SYN-4004 : #2: Packed 275 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 276 SEQ (736 nodes)...
SYN-4005 : Packed 276 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 302/481 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  358   out of   8640    4.14%
#le                   529
  #lut only           171   out of    529   32.33%
  #reg only             3   out of    529    0.57%
  #lut&reg            355   out of    529   67.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |529   |526   |358   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.727272s wall, 1.718750s user + 0.187500s system = 1.906250s CPU (110.4%)

RUN-1004 : used memory is 379 MB, reserved memory is 322 MB, peak memory is 618 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 71 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 348 instances
RUN-1001 : 133 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 551 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 346 instances, 266 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3977, tnet num: 987, tinst num: 346, tnode num: 4916, tedge num: 6667.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068460s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 162731
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(416): len = 83395.1, overlap = 36
PHY-3002 : Step(417): len = 51471.8, overlap = 29.75
PHY-3002 : Step(418): len = 40744.9, overlap = 31.25
PHY-3002 : Step(419): len = 35383.4, overlap = 34.5
PHY-3002 : Step(420): len = 31619, overlap = 41.25
PHY-3002 : Step(421): len = 30330.3, overlap = 37
PHY-3002 : Step(422): len = 28054.8, overlap = 44.5
PHY-3002 : Step(423): len = 27402.1, overlap = 46
PHY-3002 : Step(424): len = 25910.6, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04118e-06
PHY-3002 : Step(425): len = 28661.1, overlap = 42.25
PHY-3002 : Step(426): len = 29331.1, overlap = 37.5
PHY-3002 : Step(427): len = 28995.6, overlap = 39.5
PHY-3002 : Step(428): len = 28661.2, overlap = 41.5
PHY-3002 : Step(429): len = 28505.5, overlap = 39
PHY-3002 : Step(430): len = 28101, overlap = 41.25
PHY-3002 : Step(431): len = 27917.4, overlap = 41.25
PHY-3002 : Step(432): len = 27919.4, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08235e-06
PHY-3002 : Step(433): len = 28578.7, overlap = 38.75
PHY-3002 : Step(434): len = 28710.9, overlap = 36.75
PHY-3002 : Step(435): len = 28794, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.21647e-05
PHY-3002 : Step(436): len = 29348, overlap = 29.5
PHY-3002 : Step(437): len = 29452.2, overlap = 29.25
PHY-3002 : Step(438): len = 29726, overlap = 31.25
PHY-3002 : Step(439): len = 29898.8, overlap = 30.75
PHY-3002 : Step(440): len = 30190.3, overlap = 32
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017520s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (89.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.59738e-07
PHY-3002 : Step(441): len = 32165.2, overlap = 19
PHY-3002 : Step(442): len = 32165.2, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.31948e-06
PHY-3002 : Step(443): len = 32078.5, overlap = 19
PHY-3002 : Step(444): len = 32078.5, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.63895e-06
PHY-3002 : Step(445): len = 32076.1, overlap = 18.25
PHY-3002 : Step(446): len = 32076.1, overlap = 18.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.05006e-06
PHY-3002 : Step(447): len = 32135.5, overlap = 27.75
PHY-3002 : Step(448): len = 32135.5, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.83699e-06
PHY-3002 : Step(449): len = 32670.6, overlap = 25.25
PHY-3002 : Step(450): len = 32886.2, overlap = 25.25
PHY-3002 : Step(451): len = 33517.5, overlap = 24.25
PHY-3002 : Step(452): len = 33370.4, overlap = 24
PHY-3002 : Step(453): len = 33365.2, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.9674e-05
PHY-3002 : Step(454): len = 33352.3, overlap = 23
PHY-3002 : Step(455): len = 33407.2, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.59561e-05
PHY-3002 : Step(456): len = 34105.6, overlap = 21.5
PHY-3002 : Step(457): len = 34320.4, overlap = 20.75
PHY-3002 : Step(458): len = 34734.2, overlap = 20.25
PHY-3002 : Step(459): len = 34894.8, overlap = 19.5
PHY-3002 : Step(460): len = 35059.1, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.070473s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (155.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182441
PHY-3002 : Step(461): len = 37062.1, overlap = 9.25
PHY-3002 : Step(462): len = 36295.9, overlap = 13.5
PHY-3002 : Step(463): len = 36278.6, overlap = 15.75
PHY-3002 : Step(464): len = 36356.6, overlap = 16.75
PHY-3002 : Step(465): len = 36372.1, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000364883
PHY-3002 : Step(466): len = 36540.5, overlap = 15.25
PHY-3002 : Step(467): len = 36774.6, overlap = 16
PHY-3002 : Step(468): len = 36900.5, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000729765
PHY-3002 : Step(469): len = 37039.7, overlap = 14.75
PHY-3002 : Step(470): len = 37183.1, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0013782
PHY-3002 : Step(471): len = 37353.4, overlap = 13.25
PHY-3002 : Step(472): len = 37480.8, overlap = 12.75
PHY-3002 : Step(473): len = 37562.4, overlap = 11.5
PHY-3002 : Step(474): len = 37586.4, overlap = 11.5
PHY-3002 : Step(475): len = 37601, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 37864.9, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 37932.9, Over = 0
RUN-1003 : finish command "place" in  2.328380s wall, 2.218750s user + 2.437500s system = 4.656250s CPU (200.0%)

RUN-1004 : used memory is 385 MB, reserved memory is 328 MB, peak memory is 618 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 372 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 270
PHY-1001 : Pin misalignment score is improved from 270 to 269
PHY-1001 : Pin misalignment score is improved from 269 to 269
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 348 instances
RUN-1001 : 133 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 989 nets
RUN-1001 : 551 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75912, over cnt = 39(0%), over = 44, worst = 2
PHY-1002 : len = 75936, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 75752, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 75208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151091s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (134.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 235 to 57
PHY-1001 : End pin swap;  0.022258s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.2%)

PHY-1001 : End global routing;  0.459857s wall, 0.515625s user + 0.062500s system = 0.578125s CPU (125.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.083279s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (112.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 137048, over cnt = 49(0%), over = 49, worst = 1
PHY-1001 : End Routed; 1.639344s wall, 1.468750s user + 1.015625s system = 2.484375s CPU (151.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 136536, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.022857s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 136656, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.014874s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 136672, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 136672
PHY-1001 : End DR Iter 3; 0.010563s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.516509s wall, 2.343750s user + 1.062500s system = 3.406250s CPU (135.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.077907s wall, 2.953125s user + 1.171875s system = 4.125000s CPU (134.0%)

RUN-1004 : used memory is 427 MB, reserved memory is 369 MB, peak memory is 618 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  358   out of   8640    4.14%
#le                   529
  #lut only           171   out of    529   32.33%
  #reg only             3   out of    529    0.57%
  #lut&reg            355   out of    529   67.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3977, tnet num: 987, tinst num: 346, tnode num: 4916, tedge num: 6667.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 348
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 989, pip num: 9488
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 952 valid insts, and 25505 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.283057s wall, 7.640625s user + 0.281250s system = 7.921875s CPU (617.4%)

RUN-1004 : used memory is 560 MB, reserved memory is 500 MB, peak memory is 619 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: port connections cannot be mixed ordered and named in zaklad.v(213)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(999)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: procedural assignment to a non-register 'trigger_data' is not permitted in zaklad.v(581)
HDL-8007 ERROR: procedural assignment to a non-register 'trigger_data' is not permitted in zaklad.v(583)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(999)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1077 better
SYN-1014 : Optimize round 2
SYN-1032 : 1143/455 useful/useless nets, 914/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          807
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1848/1 useful/useless nets, 1626/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (3.98), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 910 instances into 292 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  523   out of   8640    6.05%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             5   out of    528    0.95%
  #lut&reg            361   out of    528   68.37%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |528   |523   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.711082s wall, 1.796875s user + 0.125000s system = 1.921875s CPU (112.3%)

RUN-1004 : used memory is 393 MB, reserved memory is 336 MB, peak memory is 619 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 130 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 70 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 348 instances
RUN-1001 : 133 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 996 nets
RUN-1001 : 563 nets have 2 pins
RUN-1001 : 305 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 346 instances, 266 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3990, tnet num: 994, tinst num: 346, tnode num: 4941, tedge num: 6685.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.133883s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (140.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 161352
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(476): len = 82758.4, overlap = 33.75
PHY-3002 : Step(477): len = 51925.6, overlap = 29.25
PHY-3002 : Step(478): len = 40254.9, overlap = 28.25
PHY-3002 : Step(479): len = 34898.1, overlap = 33.5
PHY-3002 : Step(480): len = 31272.2, overlap = 39.25
PHY-3002 : Step(481): len = 28955.1, overlap = 41.5
PHY-3002 : Step(482): len = 28825.3, overlap = 41.5
PHY-3002 : Step(483): len = 26245.7, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23307e-06
PHY-3002 : Step(484): len = 28173.8, overlap = 39.75
PHY-3002 : Step(485): len = 28921.4, overlap = 38
PHY-3002 : Step(486): len = 28216.2, overlap = 43
PHY-3002 : Step(487): len = 28118.9, overlap = 43.25
PHY-3002 : Step(488): len = 28104, overlap = 45.75
PHY-3002 : Step(489): len = 27649.3, overlap = 46
PHY-3002 : Step(490): len = 27481.1, overlap = 45.25
PHY-3002 : Step(491): len = 27471.3, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.46614e-06
PHY-3002 : Step(492): len = 28129.5, overlap = 45.25
PHY-3002 : Step(493): len = 28151.6, overlap = 45.5
PHY-3002 : Step(494): len = 28182.9, overlap = 45.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.93228e-06
PHY-3002 : Step(495): len = 29092.2, overlap = 45.25
PHY-3002 : Step(496): len = 29547.7, overlap = 45
PHY-3002 : Step(497): len = 30183.7, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021627s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (72.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.2976e-07
PHY-3002 : Step(498): len = 32850.5, overlap = 22
PHY-3002 : Step(499): len = 32850.5, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05952e-06
PHY-3002 : Step(500): len = 32774.3, overlap = 22.25
PHY-3002 : Step(501): len = 32774.3, overlap = 22.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.11904e-06
PHY-3002 : Step(502): len = 32746.6, overlap = 21.75
PHY-3002 : Step(503): len = 32746.6, overlap = 21.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.23808e-06
PHY-3002 : Step(504): len = 32838.7, overlap = 21.5
PHY-3002 : Step(505): len = 32838.7, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.52352e-06
PHY-3002 : Step(506): len = 33072.2, overlap = 20
PHY-3002 : Step(507): len = 33143.5, overlap = 19.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.1551e-06
PHY-3002 : Step(508): len = 33121.8, overlap = 29.75
PHY-3002 : Step(509): len = 33121.8, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95616e-06
PHY-3002 : Step(510): len = 33689.9, overlap = 28.5
PHY-3002 : Step(511): len = 33689.9, overlap = 28.5
PHY-3002 : Step(512): len = 33598.9, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38902e-05
PHY-3002 : Step(513): len = 34507.2, overlap = 25.5
PHY-3002 : Step(514): len = 34692.2, overlap = 23.75
PHY-3002 : Step(515): len = 34798, overlap = 23.25
PHY-3002 : Step(516): len = 34831.2, overlap = 23.5
PHY-3002 : Step(517): len = 34894, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029585s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (211.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963056
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00029022
PHY-3002 : Step(518): len = 42483, overlap = 17
PHY-3002 : Step(519): len = 42102.8, overlap = 19.75
PHY-3002 : Step(520): len = 42057.8, overlap = 19
PHY-3002 : Step(521): len = 41593.8, overlap = 19
PHY-3002 : Step(522): len = 40889.5, overlap = 17.25
PHY-3002 : Step(523): len = 40638.8, overlap = 18
PHY-3002 : Step(524): len = 40436.6, overlap = 18
PHY-3002 : Step(525): len = 40233.6, overlap = 19
PHY-3002 : Step(526): len = 40108.9, overlap = 17.75
PHY-3002 : Step(527): len = 40088.2, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000561768
PHY-3002 : Step(528): len = 40512, overlap = 18
PHY-3002 : Step(529): len = 40713.6, overlap = 18
PHY-3002 : Step(530): len = 40672.4, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103704
PHY-3002 : Step(531): len = 40897.5, overlap = 18
PHY-3002 : Step(532): len = 41263.4, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41626.2, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 6, deltaY = 2.
PHY-3001 : Final: Len = 41926.2, Over = 0
RUN-1003 : finish command "place" in  2.689064s wall, 2.828125s user + 3.171875s system = 6.000000s CPU (223.1%)

RUN-1004 : used memory is 398 MB, reserved memory is 341 MB, peak memory is 619 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 377 to 291
PHY-1001 : Pin misalignment score is improved from 291 to 286
PHY-1001 : Pin misalignment score is improved from 286 to 286
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 348 instances
RUN-1001 : 133 mslices, 133 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 996 nets
RUN-1001 : 563 nets have 2 pins
RUN-1001 : 305 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79544, over cnt = 32(0%), over = 34, worst = 2
PHY-1002 : len = 79616, over cnt = 24(0%), over = 24, worst = 1
PHY-1002 : len = 79696, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 79272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148530s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (126.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 235 to 55
PHY-1001 : End pin swap;  0.023401s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.8%)

PHY-1001 : End global routing;  0.456003s wall, 0.421875s user + 0.078125s system = 0.500000s CPU (109.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.123828s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141328, over cnt = 82(0%), over = 83, worst = 2
PHY-1001 : End Routed; 2.094387s wall, 1.859375s user + 0.796875s system = 2.656250s CPU (126.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140040, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.069874s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (89.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 139848, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.019648s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (318.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 139976, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.012211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140072
PHY-1001 : End DR Iter 4; 0.012687s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.097420s wall, 2.828125s user + 0.921875s system = 3.750000s CPU (121.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.656668s wall, 3.359375s user + 1.046875s system = 4.406250s CPU (120.5%)

RUN-1004 : used memory is 434 MB, reserved memory is 372 MB, peak memory is 619 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  523   out of   8640    6.05%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             5   out of    528    0.95%
  #lut&reg            361   out of    528   68.37%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3990, tnet num: 994, tinst num: 346, tnode num: 4941, tedge num: 6685.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 348
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 996, pip num: 9693
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 918 valid insts, and 25880 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.405143s wall, 8.640625s user + 0.171875s system = 8.812500s CPU (627.2%)

RUN-1004 : used memory is 568 MB, reserved memory is 505 MB, peak memory is 627 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1162/455 useful/useless nets, 918/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1927/1 useful/useless nets, 1691/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 278 (4.10), #lev = 10 (2.82)
SYN-3001 : Mapper mapped 951 instances into 293 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 135 adder to BLE ...
SYN-4008 : Packed 135 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 289 LUT to BLE ...
SYN-4008 : Packed 289 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 302/491 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  547   out of   8640    6.33%
#reg                  366   out of   8640    4.24%
#le                   553
  #lut only           187   out of    553   33.82%
  #reg only             6   out of    553    1.08%
  #lut&reg            360   out of    553   65.10%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |553   |547   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.627899s wall, 3.437500s user + 0.468750s system = 3.906250s CPU (107.7%)

RUN-1004 : used memory is 413 MB, reserved memory is 355 MB, peak memory is 627 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 133 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 70 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 41 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 359 instances
RUN-1001 : 139 mslices, 138 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1021 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 315 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 357 instances, 277 slices, 15 macros(109 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4099, tnet num: 1019, tinst num: 357, tnode num: 5062, tedge num: 6880.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069437s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173462
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961528
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(533): len = 89596.7, overlap = 33.75
PHY-3002 : Step(534): len = 56255, overlap = 28.5
PHY-3002 : Step(535): len = 41616.3, overlap = 33.5
PHY-3002 : Step(536): len = 34771.4, overlap = 42.25
PHY-3002 : Step(537): len = 33701.3, overlap = 46
PHY-3002 : Step(538): len = 29689, overlap = 45.5
PHY-3002 : Step(539): len = 29235.3, overlap = 47
PHY-3002 : Step(540): len = 26971.7, overlap = 49.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65103e-06
PHY-3002 : Step(541): len = 29199.7, overlap = 45.5
PHY-3002 : Step(542): len = 30237.4, overlap = 43
PHY-3002 : Step(543): len = 30341.7, overlap = 41
PHY-3002 : Step(544): len = 30238.3, overlap = 41
PHY-3002 : Step(545): len = 29661.3, overlap = 38.25
PHY-3002 : Step(546): len = 29309.3, overlap = 36.5
PHY-3002 : Step(547): len = 29009.6, overlap = 34
PHY-3002 : Step(548): len = 29075.9, overlap = 34
PHY-3002 : Step(549): len = 28948.1, overlap = 38.25
PHY-3002 : Step(550): len = 28948.1, overlap = 38.25
PHY-3002 : Step(551): len = 28512.8, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.30205e-06
PHY-3002 : Step(552): len = 29178.1, overlap = 36
PHY-3002 : Step(553): len = 29400.1, overlap = 36
PHY-3002 : Step(554): len = 29400.1, overlap = 36
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46041e-05
PHY-3002 : Step(555): len = 29736.6, overlap = 36
PHY-3002 : Step(556): len = 30043.7, overlap = 36
PHY-3002 : Step(557): len = 30294.7, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961528
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.57026e-07
PHY-3002 : Step(558): len = 34418, overlap = 19.75
PHY-3002 : Step(559): len = 34395.8, overlap = 19.5
PHY-3002 : Step(560): len = 34070.7, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11405e-06
PHY-3002 : Step(561): len = 33900.8, overlap = 19.75
PHY-3002 : Step(562): len = 33900.8, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.2281e-06
PHY-3002 : Step(563): len = 33949.8, overlap = 19.5
PHY-3002 : Step(564): len = 33949.8, overlap = 19.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961528
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.33406e-06
PHY-3002 : Step(565): len = 33972.4, overlap = 32
PHY-3002 : Step(566): len = 34002, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.66812e-06
PHY-3002 : Step(567): len = 34203.3, overlap = 31
PHY-3002 : Step(568): len = 34299.5, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.15924e-06
PHY-3002 : Step(569): len = 34529.8, overlap = 28.75
PHY-3002 : Step(570): len = 34618.7, overlap = 29
PHY-3002 : Step(571): len = 35167.2, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43185e-05
PHY-3002 : Step(572): len = 35420.8, overlap = 27.75
PHY-3002 : Step(573): len = 35530.4, overlap = 27.75
PHY-3002 : Step(574): len = 35725.8, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.66031e-05
PHY-3002 : Step(575): len = 36278.2, overlap = 26.5
PHY-3002 : Step(576): len = 36517.5, overlap = 25.75
PHY-3002 : Step(577): len = 37946.8, overlap = 22.25
PHY-3002 : Step(578): len = 37780.5, overlap = 23
PHY-3002 : Step(579): len = 37780.5, overlap = 23
PHY-3002 : Step(580): len = 37505.2, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.32061e-05
PHY-3002 : Step(581): len = 38103.3, overlap = 23.25
PHY-3002 : Step(582): len = 38372.8, overlap = 22.5
PHY-3002 : Step(583): len = 38773.1, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072891s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (171.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961528
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000250132
PHY-3002 : Step(584): len = 41872.1, overlap = 18.25
PHY-3002 : Step(585): len = 41115.7, overlap = 19.25
PHY-3002 : Step(586): len = 40996.7, overlap = 16.5
PHY-3002 : Step(587): len = 40773.4, overlap = 16.25
PHY-3002 : Step(588): len = 40462.1, overlap = 16.75
PHY-3002 : Step(589): len = 40283.2, overlap = 16.5
PHY-3002 : Step(590): len = 40188.2, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000500265
PHY-3002 : Step(591): len = 40404.8, overlap = 17.75
PHY-3002 : Step(592): len = 40558.8, overlap = 17.5
PHY-3002 : Step(593): len = 40591, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00100053
PHY-3002 : Step(594): len = 40728.3, overlap = 17.75
PHY-3002 : Step(595): len = 40986.6, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41906.9, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 41930.9, Over = 0
RUN-1003 : finish command "place" in  2.457637s wall, 2.750000s user + 2.500000s system = 5.250000s CPU (213.6%)

RUN-1004 : used memory is 418 MB, reserved memory is 361 MB, peak memory is 627 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 402 to 302
PHY-1001 : Pin misalignment score is improved from 302 to 292
PHY-1001 : Pin misalignment score is improved from 292 to 291
PHY-1001 : Pin misalignment score is improved from 291 to 291
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 359 instances
RUN-1001 : 139 mslices, 138 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1021 nets
RUN-1001 : 571 nets have 2 pins
RUN-1001 : 315 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89456, over cnt = 33(0%), over = 40, worst = 2
PHY-1002 : len = 89544, over cnt = 21(0%), over = 25, worst = 2
PHY-1002 : len = 89712, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 87920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.154809s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (121.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 216 to 54
PHY-1001 : End pin swap;  0.021189s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-1001 : End global routing;  0.469016s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (109.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.089733s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 150880, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End Routed; 2.048040s wall, 1.937500s user + 0.812500s system = 2.750000s CPU (134.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 150520, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.020900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 150496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.010623s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (735.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 150544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.013525s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (231.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 150608, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 150608
PHY-1001 : End DR Iter 4; 0.011101s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (140.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.958319s wall, 2.828125s user + 0.968750s system = 3.796875s CPU (128.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.531853s wall, 3.421875s user + 1.046875s system = 4.468750s CPU (126.5%)

RUN-1004 : used memory is 447 MB, reserved memory is 384 MB, peak memory is 627 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  547   out of   8640    6.33%
#reg                  366   out of   8640    4.24%
#le                   553
  #lut only           187   out of    553   33.82%
  #reg only             6   out of    553    1.08%
  #lut&reg            360   out of    553   65.10%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4099, tnet num: 1019, tinst num: 357, tnode num: 5062, tedge num: 6880.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 359
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1021, pip num: 10012
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 994 valid insts, and 26827 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.327813s wall, 8.234375s user + 0.312500s system = 8.546875s CPU (643.7%)

RUN-1004 : used memory is 581 MB, reserved memory is 519 MB, peak memory is 640 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/455 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1877/1 useful/useless nets, 1655/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |537   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.583875s wall, 3.468750s user + 0.343750s system = 3.812500s CPU (106.4%)

RUN-1004 : used memory is 460 MB, reserved memory is 397 MB, peak memory is 640 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 67 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 995 nets
RUN-1001 : 542 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 350 instances, 270 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4025, tnet num: 993, tinst num: 350, tnode num: 4977, tedge num: 6757.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072041s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 184488
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(596): len = 87497.8, overlap = 36
PHY-3002 : Step(597): len = 51941.7, overlap = 27
PHY-3002 : Step(598): len = 37234.1, overlap = 35.5
PHY-3002 : Step(599): len = 32971.4, overlap = 39
PHY-3002 : Step(600): len = 29422.4, overlap = 42.75
PHY-3002 : Step(601): len = 28517.1, overlap = 46
PHY-3002 : Step(602): len = 26996, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01089e-06
PHY-3002 : Step(603): len = 29072, overlap = 42.25
PHY-3002 : Step(604): len = 30018.9, overlap = 39.75
PHY-3002 : Step(605): len = 29673.7, overlap = 47.25
PHY-3002 : Step(606): len = 29341.3, overlap = 51.25
PHY-3002 : Step(607): len = 29324.9, overlap = 51.5
PHY-3002 : Step(608): len = 28839.4, overlap = 47
PHY-3002 : Step(609): len = 28432.2, overlap = 46.5
PHY-3002 : Step(610): len = 28265.4, overlap = 43.5
PHY-3002 : Step(611): len = 28224.6, overlap = 44.25
PHY-3002 : Step(612): len = 28268.2, overlap = 44
PHY-3002 : Step(613): len = 28360.8, overlap = 39
PHY-3002 : Step(614): len = 28385.6, overlap = 33.75
PHY-3002 : Step(615): len = 27486.3, overlap = 35.25
PHY-3002 : Step(616): len = 27135.5, overlap = 39.75
PHY-3002 : Step(617): len = 27520.2, overlap = 38.5
PHY-3002 : Step(618): len = 27540.2, overlap = 36.5
PHY-3002 : Step(619): len = 27432.4, overlap = 37.25
PHY-3002 : Step(620): len = 27280.2, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02177e-06
PHY-3002 : Step(621): len = 27859.5, overlap = 39.5
PHY-3002 : Step(622): len = 27952.8, overlap = 37.25
PHY-3002 : Step(623): len = 28044.7, overlap = 37
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.20435e-05
PHY-3002 : Step(624): len = 28442.7, overlap = 39
PHY-3002 : Step(625): len = 28660.4, overlap = 38.5
PHY-3002 : Step(626): len = 28912.4, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014369s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (108.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.46124e-07
PHY-3002 : Step(627): len = 32820.1, overlap = 19.5
PHY-3002 : Step(628): len = 32811.3, overlap = 19
PHY-3002 : Step(629): len = 32778.3, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.09225e-06
PHY-3002 : Step(630): len = 32731.3, overlap = 21.25
PHY-3002 : Step(631): len = 32731.3, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1845e-06
PHY-3002 : Step(632): len = 32725.7, overlap = 21.75
PHY-3002 : Step(633): len = 32725.7, overlap = 21.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.36899e-06
PHY-3002 : Step(634): len = 33065.6, overlap = 18.25
PHY-3002 : Step(635): len = 33182.6, overlap = 17.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.73798e-06
PHY-3002 : Step(636): len = 33279.4, overlap = 16.75
PHY-3002 : Step(637): len = 33342.6, overlap = 16.75
PHY-3002 : Step(638): len = 33579.3, overlap = 15.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.47887e-06
PHY-3002 : Step(639): len = 33538, overlap = 27.5
PHY-3002 : Step(640): len = 33582.3, overlap = 27.75
PHY-3002 : Step(641): len = 33636.8, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03355e-05
PHY-3002 : Step(642): len = 34112.8, overlap = 28
PHY-3002 : Step(643): len = 34229.7, overlap = 28
PHY-3002 : Step(644): len = 34865.2, overlap = 26.25
PHY-3002 : Step(645): len = 34905.1, overlap = 24.75
PHY-3002 : Step(646): len = 34930, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.0671e-05
PHY-3002 : Step(647): len = 35163.2, overlap = 24.25
PHY-3002 : Step(648): len = 35163.2, overlap = 24.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.61729e-05
PHY-3002 : Step(649): len = 35986.9, overlap = 22
PHY-3002 : Step(650): len = 36335.6, overlap = 21.75
PHY-3002 : Step(651): len = 37038.8, overlap = 20
PHY-3002 : Step(652): len = 37200, overlap = 22
PHY-3002 : Step(653): len = 37188.1, overlap = 19.75
PHY-3002 : Step(654): len = 36752.4, overlap = 19.5
PHY-3002 : Step(655): len = 36605.2, overlap = 18
PHY-3002 : Step(656): len = 36205.1, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086903s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (143.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000152791
PHY-3002 : Step(657): len = 38644.4, overlap = 11
PHY-3002 : Step(658): len = 37866.2, overlap = 16.5
PHY-3002 : Step(659): len = 37673, overlap = 16.75
PHY-3002 : Step(660): len = 37667.4, overlap = 17.25
PHY-3002 : Step(661): len = 37692.6, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000305582
PHY-3002 : Step(662): len = 38085.1, overlap = 19
PHY-3002 : Step(663): len = 38209.8, overlap = 18.75
PHY-3002 : Step(664): len = 38270.8, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000611164
PHY-3002 : Step(665): len = 38650.3, overlap = 18
PHY-3002 : Step(666): len = 38774.1, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39975.7, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 40033.7, Over = 0
RUN-1003 : finish command "place" in  2.679893s wall, 3.140625s user + 3.093750s system = 6.234375s CPU (232.6%)

RUN-1004 : used memory is 460 MB, reserved memory is 397 MB, peak memory is 640 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 385 to 306
PHY-1001 : Pin misalignment score is improved from 306 to 296
PHY-1001 : Pin misalignment score is improved from 296 to 295
PHY-1001 : Pin misalignment score is improved from 295 to 295
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 995 nets
RUN-1001 : 542 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80472, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 80632, over cnt = 24(0%), over = 29, worst = 2
PHY-1002 : len = 80696, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 79264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.155370s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (130.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 204 to 58
PHY-1001 : End pin swap;  0.020009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.1%)

PHY-1001 : End global routing;  0.465337s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (107.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.160841s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141336, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End Routed; 2.523389s wall, 2.281250s user + 0.843750s system = 3.125000s CPU (123.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140512, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.026034s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140416, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.017518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140528, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.012887s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140576, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140576
PHY-1001 : End DR Iter 4; 0.010622s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.530229s wall, 3.296875s user + 0.921875s system = 4.218750s CPU (119.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.100171s wall, 3.843750s user + 1.015625s system = 4.859375s CPU (118.5%)

RUN-1004 : used memory is 459 MB, reserved memory is 396 MB, peak memory is 640 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4025, tnet num: 993, tinst num: 350, tnode num: 4977, tedge num: 6757.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 352
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 995, pip num: 9724
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 961 valid insts, and 26046 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.389920s wall, 8.328125s user + 0.406250s system = 8.734375s CPU (628.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 520 MB, peak memory is 644 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/463 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1877/1 useful/useless nets, 1655/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 99 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   535
  #lut only           169   out of    535   31.59%
  #reg only             9   out of    535    1.68%
  #lut&reg            357   out of    535   66.73%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |535   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.531673s wall, 3.328125s user + 0.437500s system = 3.765625s CPU (106.6%)

RUN-1004 : used memory is 426 MB, reserved memory is 367 MB, peak memory is 644 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 535 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4021, tnet num: 985, tinst num: 349, tnode num: 4977, tedge num: 6741.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072400s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (129.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175989
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(667): len = 87186.1, overlap = 36
PHY-3002 : Step(668): len = 55035.2, overlap = 30.25
PHY-3002 : Step(669): len = 42266.8, overlap = 30.25
PHY-3002 : Step(670): len = 36056.7, overlap = 40.25
PHY-3002 : Step(671): len = 33215.9, overlap = 42.5
PHY-3002 : Step(672): len = 30968.4, overlap = 41.5
PHY-3002 : Step(673): len = 29004.9, overlap = 40.25
PHY-3002 : Step(674): len = 27973, overlap = 40.5
PHY-3002 : Step(675): len = 26821.9, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07788e-06
PHY-3002 : Step(676): len = 29866.8, overlap = 37.75
PHY-3002 : Step(677): len = 30849.2, overlap = 35.25
PHY-3002 : Step(678): len = 29300.3, overlap = 37.25
PHY-3002 : Step(679): len = 29192.6, overlap = 35.5
PHY-3002 : Step(680): len = 29411.7, overlap = 36.25
PHY-3002 : Step(681): len = 28970.5, overlap = 35.75
PHY-3002 : Step(682): len = 28608.8, overlap = 38.5
PHY-3002 : Step(683): len = 28359.6, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.15575e-06
PHY-3002 : Step(684): len = 28900.7, overlap = 36.5
PHY-3002 : Step(685): len = 28969.3, overlap = 34.25
PHY-3002 : Step(686): len = 28962, overlap = 32.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.23115e-05
PHY-3002 : Step(687): len = 29382.1, overlap = 23.25
PHY-3002 : Step(688): len = 29625.9, overlap = 23.25
PHY-3002 : Step(689): len = 30039.9, overlap = 20.5
PHY-3002 : Step(690): len = 29915.7, overlap = 22.5
PHY-3002 : Step(691): len = 29846.8, overlap = 24.5
PHY-3002 : Step(692): len = 30041.4, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.93843e-07
PHY-3002 : Step(693): len = 34202.1, overlap = 16.5
PHY-3002 : Step(694): len = 34179.9, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.38769e-06
PHY-3002 : Step(695): len = 34102.3, overlap = 16.75
PHY-3002 : Step(696): len = 34102.3, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.77537e-06
PHY-3002 : Step(697): len = 34081.9, overlap = 16.5
PHY-3002 : Step(698): len = 34081.9, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.18894e-06
PHY-3002 : Step(699): len = 34127.3, overlap = 27.25
PHY-3002 : Step(700): len = 34127.3, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.95121e-06
PHY-3002 : Step(701): len = 34566.7, overlap = 27.5
PHY-3002 : Step(702): len = 34566.7, overlap = 27.5
PHY-3002 : Step(703): len = 34574.9, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.69482e-05
PHY-3002 : Step(704): len = 35283.5, overlap = 24.25
PHY-3002 : Step(705): len = 35381.5, overlap = 23.75
PHY-3002 : Step(706): len = 35473.1, overlap = 23.75
PHY-3002 : Step(707): len = 35491, overlap = 24
PHY-3002 : Step(708): len = 35598.1, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.38964e-05
PHY-3002 : Step(709): len = 35764.9, overlap = 24
PHY-3002 : Step(710): len = 35888, overlap = 23.25
PHY-3002 : Step(711): len = 35944.5, overlap = 23.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.07949e-05
PHY-3002 : Step(712): len = 36739.6, overlap = 25.25
PHY-3002 : Step(713): len = 36991.5, overlap = 24
PHY-3002 : Step(714): len = 37596.1, overlap = 21
PHY-3002 : Step(715): len = 37731.8, overlap = 20.25
PHY-3002 : Step(716): len = 37840, overlap = 20.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00012159
PHY-3002 : Step(717): len = 38080.3, overlap = 19.5
PHY-3002 : Step(718): len = 38184.2, overlap = 19.5
PHY-3002 : Step(719): len = 38184.2, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00024318
PHY-3002 : Step(720): len = 38696.5, overlap = 18
PHY-3002 : Step(721): len = 38937.1, overlap = 18.5
PHY-3002 : Step(722): len = 39107.3, overlap = 17.5
PHY-3002 : Step(723): len = 39155.1, overlap = 18.5
PHY-3002 : Step(724): len = 39191.5, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.159223s wall, 0.109375s user + 0.156250s system = 0.265625s CPU (166.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000262793
PHY-3002 : Step(725): len = 39666.8, overlap = 7
PHY-3002 : Step(726): len = 39039.1, overlap = 14
PHY-3002 : Step(727): len = 38943.3, overlap = 14.5
PHY-3002 : Step(728): len = 38899.6, overlap = 15.5
PHY-3002 : Step(729): len = 38821.2, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000525587
PHY-3002 : Step(730): len = 39040.3, overlap = 14.5
PHY-3002 : Step(731): len = 39136.1, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000818939
PHY-3002 : Step(732): len = 39208.2, overlap = 14.75
PHY-3002 : Step(733): len = 39290.4, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004254s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40099.2, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 40139.2, Over = 0
RUN-1003 : finish command "place" in  2.772365s wall, 2.718750s user + 2.843750s system = 5.562500s CPU (200.6%)

RUN-1004 : used memory is 432 MB, reserved memory is 373 MB, peak memory is 644 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 375 to 287
PHY-1001 : Pin misalignment score is improved from 287 to 278
PHY-1001 : Pin misalignment score is improved from 278 to 278
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 535 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 90144, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 90280, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 90328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 89976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.151996s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (133.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 228 to 59
PHY-1001 : End pin swap;  0.021007s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.4%)

PHY-1001 : End global routing;  0.462834s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (121.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.145939s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 150480, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End Routed; 3.086087s wall, 3.140625s user + 0.671875s system = 3.812500s CPU (123.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149688, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.025910s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 149776, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.010969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 149808, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 149808
PHY-1001 : End DR Iter 3; 0.009704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.045799s wall, 4.171875s user + 0.718750s system = 4.890625s CPU (120.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.600188s wall, 4.734375s user + 0.828125s system = 5.562500s CPU (120.9%)

RUN-1004 : used memory is 459 MB, reserved memory is 398 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   535
  #lut only           169   out of    535   31.59%
  #reg only             9   out of    535    1.68%
  #lut&reg            357   out of    535   66.73%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4021, tnet num: 985, tinst num: 349, tnode num: 4977, tedge num: 6741.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9877
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 968 valid insts, and 26324 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.308367s wall, 7.921875s user + 0.359375s system = 8.281250s CPU (632.9%)

RUN-1004 : used memory is 586 MB, reserved memory is 523 MB, peak memory is 645 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/463 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1877/1 useful/useless nets, 1655/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.554412s wall, 3.437500s user + 0.312500s system = 3.750000s CPU (105.5%)

RUN-1004 : used memory is 463 MB, reserved memory is 401 MB, peak memory is 645 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 60 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 135 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 532 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4022, tnet num: 985, tinst num: 349, tnode num: 4979, tedge num: 6743.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072468s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (172.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183566
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(734): len = 83702.8, overlap = 36
PHY-3002 : Step(735): len = 54297.4, overlap = 29.5
PHY-3002 : Step(736): len = 39151, overlap = 33.25
PHY-3002 : Step(737): len = 33192.2, overlap = 38.75
PHY-3002 : Step(738): len = 30640.1, overlap = 45.5
PHY-3002 : Step(739): len = 29871.4, overlap = 43
PHY-3002 : Step(740): len = 27739.7, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.14714e-06
PHY-3002 : Step(741): len = 31259.9, overlap = 39.5
PHY-3002 : Step(742): len = 32124.6, overlap = 37.5
PHY-3002 : Step(743): len = 31088, overlap = 34.5
PHY-3002 : Step(744): len = 30469.5, overlap = 42.25
PHY-3002 : Step(745): len = 29986.8, overlap = 42.75
PHY-3002 : Step(746): len = 29442.4, overlap = 44.5
PHY-3002 : Step(747): len = 29542.2, overlap = 40.25
PHY-3002 : Step(748): len = 29363.1, overlap = 39.75
PHY-3002 : Step(749): len = 28559.6, overlap = 42.25
PHY-3002 : Step(750): len = 28537.5, overlap = 40
PHY-3002 : Step(751): len = 28588.3, overlap = 37.75
PHY-3002 : Step(752): len = 28691.6, overlap = 33.25
PHY-3002 : Step(753): len = 28737.6, overlap = 36.5
PHY-3002 : Step(754): len = 28076.8, overlap = 38.75
PHY-3002 : Step(755): len = 27757.8, overlap = 43.25
PHY-3002 : Step(756): len = 27714, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.29427e-06
PHY-3002 : Step(757): len = 28474.1, overlap = 36.5
PHY-3002 : Step(758): len = 28700.7, overlap = 34
PHY-3002 : Step(759): len = 28804.1, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.65885e-05
PHY-3002 : Step(760): len = 29508.2, overlap = 26.75
PHY-3002 : Step(761): len = 29726.1, overlap = 26.75
PHY-3002 : Step(762): len = 29639.9, overlap = 29.25
PHY-3002 : Step(763): len = 29698.3, overlap = 33.75
PHY-3002 : Step(764): len = 29832, overlap = 33.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016709s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (280.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.37034e-07
PHY-3002 : Step(765): len = 32960.4, overlap = 20
PHY-3002 : Step(766): len = 32940.4, overlap = 20
PHY-3002 : Step(767): len = 32751.7, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47407e-06
PHY-3002 : Step(768): len = 32647.6, overlap = 20.75
PHY-3002 : Step(769): len = 32647.6, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.94814e-06
PHY-3002 : Step(770): len = 32678.7, overlap = 20.75
PHY-3002 : Step(771): len = 32678.7, overlap = 20.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.89627e-06
PHY-3002 : Step(772): len = 32833, overlap = 20.25
PHY-3002 : Step(773): len = 32892.4, overlap = 19.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94004e-06
PHY-3002 : Step(774): len = 32925.7, overlap = 30.25
PHY-3002 : Step(775): len = 32977.3, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.467e-06
PHY-3002 : Step(776): len = 33298.4, overlap = 29
PHY-3002 : Step(777): len = 33388.1, overlap = 28.75
PHY-3002 : Step(778): len = 34020.9, overlap = 27.75
PHY-3002 : Step(779): len = 33793.8, overlap = 28.25
PHY-3002 : Step(780): len = 33793.8, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.4934e-05
PHY-3002 : Step(781): len = 34109.2, overlap = 27
PHY-3002 : Step(782): len = 34109.2, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.7717e-05
PHY-3002 : Step(783): len = 34827.7, overlap = 26
PHY-3002 : Step(784): len = 35089.5, overlap = 24.5
PHY-3002 : Step(785): len = 36184.8, overlap = 21.5
PHY-3002 : Step(786): len = 35727.5, overlap = 20.5
PHY-3002 : Step(787): len = 35727.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.54341e-05
PHY-3002 : Step(788): len = 36398.1, overlap = 19.5
PHY-3002 : Step(789): len = 36398.1, overlap = 19.5
PHY-3002 : Step(790): len = 36342.8, overlap = 19
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00010427
PHY-3002 : Step(791): len = 37521.8, overlap = 19
PHY-3002 : Step(792): len = 37810.1, overlap = 17.75
PHY-3002 : Step(793): len = 37910.7, overlap = 18.75
PHY-3002 : Step(794): len = 37798.5, overlap = 19.5
PHY-3002 : Step(795): len = 37773.6, overlap = 20
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000197845
PHY-3002 : Step(796): len = 38162.5, overlap = 19
PHY-3002 : Step(797): len = 38371.8, overlap = 18.75
PHY-3002 : Step(798): len = 38371.8, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.168698s wall, 0.125000s user + 0.187500s system = 0.312500s CPU (185.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000209472
PHY-3002 : Step(799): len = 38963.2, overlap = 9.25
PHY-3002 : Step(800): len = 38346.6, overlap = 16
PHY-3002 : Step(801): len = 38243.3, overlap = 17.25
PHY-3002 : Step(802): len = 38196.6, overlap = 17
PHY-3002 : Step(803): len = 38131, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000418943
PHY-3002 : Step(804): len = 38229, overlap = 17.25
PHY-3002 : Step(805): len = 38332.1, overlap = 17
PHY-3002 : Step(806): len = 38481.3, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000837887
PHY-3002 : Step(807): len = 38600.4, overlap = 16.75
PHY-3002 : Step(808): len = 38685.7, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004381s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (713.2%)

PHY-3001 : Legalized: Len = 39640, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 39730, Over = 0
RUN-1003 : finish command "place" in  2.964229s wall, 3.093750s user + 3.328125s system = 6.421875s CPU (216.6%)

RUN-1004 : used memory is 464 MB, reserved memory is 401 MB, peak memory is 645 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 391 to 303
PHY-1001 : Pin misalignment score is improved from 303 to 295
PHY-1001 : Pin misalignment score is improved from 295 to 295
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 135 mslices, 134 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 532 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79952, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 80048, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 80152, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 79912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.173080s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (126.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 201 to 52
PHY-1001 : End pin swap;  0.021987s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.1%)

PHY-1001 : End global routing;  0.526277s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.247714s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (113.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000051s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 139848, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End Routed; 2.648999s wall, 2.343750s user + 1.000000s system = 3.343750s CPU (126.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139296, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.026229s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 139104, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.015707s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 139224, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 139224
PHY-1001 : End DR Iter 3; 0.012181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.816959s wall, 3.484375s user + 1.187500s system = 4.671875s CPU (122.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.440272s wall, 4.109375s user + 1.281250s system = 5.390625s CPU (121.4%)

RUN-1004 : used memory is 464 MB, reserved memory is 402 MB, peak memory is 645 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4022, tnet num: 985, tinst num: 349, tnode num: 4979, tedge num: 6743.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9617
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 945 valid insts, and 25881 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.260867s wall, 7.796875s user + 0.437500s system = 8.234375s CPU (653.1%)

RUN-1004 : used memory is 590 MB, reserved memory is 528 MB, peak memory is 652 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near 'wire' in zaklad.v(626)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in zaklad.v(626)
HDL-8007 ERROR: 'trigger_mixed' is not declared in zaklad.v(626)
HDL-8007 ERROR: 'trigger_mixed' is not declared in zaklad.v(631)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1056)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '<=' in zaklad.v(626)
HDL-8007 ERROR: declarations not allowed in unnamed block in zaklad.v(632)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1056)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near '<=' in zaklad.v(626)
HDL-8007 ERROR: declarations not allowed in unnamed block in zaklad.v(632)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1056)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-8007 ERROR: syntax error near ']' in zaklad.v(626)
HDL-8007 ERROR: ignore module module due to previous errors in zaklad.v(1056)
HDL-1007 : Verilog file 'zaklad.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1596/5 useful/useless nets, 1352/4 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 170 distributor mux.
SYN-1016 : Merged 281 instances.
SYN-1015 : Optimize round 1, 1118 better
SYN-1014 : Optimize round 2
SYN-1032 : 1172/471 useful/useless nets, 928/322 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 350 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          816
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                387
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |429    |387    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 237 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1904/2 useful/useless nets, 1675/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 285 (3.96), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 938 instances into 300 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 374 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 40 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 296 LUT to BLE ...
SYN-4008 : Packed 296 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 309/493 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  374   out of   8640    4.33%
#le                   549
  #lut only           175   out of    549   31.88%
  #reg only            12   out of    549    2.19%
  #lut&reg            362   out of    549   65.94%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |549   |537   |374   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.809093s wall, 1.812500s user + 0.187500s system = 2.000000s CPU (110.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 406 MB, peak memory is 652 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 357 instances
RUN-1001 : 137 mslices, 138 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1008 nets
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 355 instances, 275 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4027, tnet num: 1006, tinst num: 355, tnode num: 4980, tedge num: 6742.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071889s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (130.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 187793
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961806
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(809): len = 92257, overlap = 36
PHY-3002 : Step(810): len = 53175.7, overlap = 29.25
PHY-3002 : Step(811): len = 39378, overlap = 36
PHY-3002 : Step(812): len = 33839.5, overlap = 40.5
PHY-3002 : Step(813): len = 30156.7, overlap = 43.25
PHY-3002 : Step(814): len = 29953.4, overlap = 43.75
PHY-3002 : Step(815): len = 27092.4, overlap = 42.5
PHY-3002 : Step(816): len = 27240.4, overlap = 41.75
PHY-3002 : Step(817): len = 26400.6, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.647e-06
PHY-3002 : Step(818): len = 29069.7, overlap = 39.75
PHY-3002 : Step(819): len = 29946.3, overlap = 36
PHY-3002 : Step(820): len = 28975.1, overlap = 35.5
PHY-3002 : Step(821): len = 28729.3, overlap = 34.25
PHY-3002 : Step(822): len = 28673.1, overlap = 41.25
PHY-3002 : Step(823): len = 28184.8, overlap = 38.75
PHY-3002 : Step(824): len = 28096.9, overlap = 39
PHY-3002 : Step(825): len = 27945.1, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.294e-06
PHY-3002 : Step(826): len = 28802.1, overlap = 34.5
PHY-3002 : Step(827): len = 29090.8, overlap = 34.5
PHY-3002 : Step(828): len = 29177.9, overlap = 34.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.4588e-05
PHY-3002 : Step(829): len = 29683.6, overlap = 29
PHY-3002 : Step(830): len = 29901.9, overlap = 24.5
PHY-3002 : Step(831): len = 30171.5, overlap = 23.5
PHY-3002 : Step(832): len = 29890, overlap = 23.5
PHY-3002 : Step(833): len = 29800.9, overlap = 21.75
PHY-3002 : Step(834): len = 29997.4, overlap = 18.25
PHY-3002 : Step(835): len = 30476, overlap = 17
PHY-3002 : Step(836): len = 30647.2, overlap = 17
PHY-3002 : Step(837): len = 30418.2, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021688s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (72.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961806
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.79072e-07
PHY-3002 : Step(838): len = 31623.3, overlap = 12.5
PHY-3002 : Step(839): len = 31623.3, overlap = 12.5
PHY-3002 : Step(840): len = 31513.4, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55814e-06
PHY-3002 : Step(841): len = 31468.7, overlap = 12.5
PHY-3002 : Step(842): len = 31468.7, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.11629e-06
PHY-3002 : Step(843): len = 31433.4, overlap = 12.5
PHY-3002 : Step(844): len = 31433.4, overlap = 12.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961806
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.33783e-06
PHY-3002 : Step(845): len = 31648.9, overlap = 27.5
PHY-3002 : Step(846): len = 31648.9, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.67567e-06
PHY-3002 : Step(847): len = 31647.8, overlap = 27.5
PHY-3002 : Step(848): len = 31647.8, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.12877e-05
PHY-3002 : Step(849): len = 32068.5, overlap = 27
PHY-3002 : Step(850): len = 32156.4, overlap = 26.75
PHY-3002 : Step(851): len = 32285.7, overlap = 25.25
PHY-3002 : Step(852): len = 32351.9, overlap = 24.5
PHY-3002 : Step(853): len = 32462.9, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.25753e-05
PHY-3002 : Step(854): len = 32540.1, overlap = 23.75
PHY-3002 : Step(855): len = 32540.1, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031119s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (150.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961806
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000235239
PHY-3002 : Step(856): len = 37814, overlap = 14.5
PHY-3002 : Step(857): len = 36940, overlap = 18.5
PHY-3002 : Step(858): len = 36942.9, overlap = 18.5
PHY-3002 : Step(859): len = 36794.9, overlap = 19
PHY-3002 : Step(860): len = 36618.8, overlap = 20
PHY-3002 : Step(861): len = 36494, overlap = 19.5
PHY-3002 : Step(862): len = 36502.3, overlap = 17
PHY-3002 : Step(863): len = 36583.7, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000470477
PHY-3002 : Step(864): len = 36817.7, overlap = 17
PHY-3002 : Step(865): len = 36979.1, overlap = 15.5
PHY-3002 : Step(866): len = 37058.4, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000940955
PHY-3002 : Step(867): len = 37372.8, overlap = 16.75
PHY-3002 : Step(868): len = 37596, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38445.1, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 38509.1, Over = 0
RUN-1003 : finish command "place" in  2.295556s wall, 2.468750s user + 2.281250s system = 4.750000s CPU (206.9%)

RUN-1004 : used memory is 469 MB, reserved memory is 406 MB, peak memory is 652 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 383 to 285
PHY-1001 : Pin misalignment score is improved from 285 to 276
PHY-1001 : Pin misalignment score is improved from 276 to 277
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 357 instances
RUN-1001 : 137 mslices, 138 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1008 nets
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78928, over cnt = 33(0%), over = 42, worst = 3
PHY-1002 : len = 79120, over cnt = 23(0%), over = 29, worst = 3
PHY-1002 : len = 76456, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 75736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.155923s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (140.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 208 to 53
PHY-1001 : End pin swap;  0.020105s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.7%)

PHY-1001 : End global routing;  0.469459s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (109.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126111s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 137912, over cnt = 63(0%), over = 63, worst = 1
PHY-1001 : End Routed; 1.608285s wall, 1.390625s user + 0.968750s system = 2.359375s CPU (146.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 137040, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 1; 0.038858s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 136824, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.016654s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (93.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 136640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.015384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 136664, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 136664
PHY-1001 : End DR Iter 4; 0.014995s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.563794s wall, 2.312500s user + 1.062500s system = 3.375000s CPU (131.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.128424s wall, 2.906250s user + 1.093750s system = 4.000000s CPU (127.9%)

RUN-1004 : used memory is 470 MB, reserved memory is 407 MB, peak memory is 652 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  537   out of   8640    6.22%
#reg                  374   out of   8640    4.33%
#le                   549
  #lut only           175   out of    549   31.88%
  #reg only            12   out of    549    2.19%
  #lut&reg            362   out of    549   65.94%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4027, tnet num: 1006, tinst num: 355, tnode num: 4980, tedge num: 6742.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1006 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 357
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1008, pip num: 9657
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 929 valid insts, and 26128 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.491569s wall, 8.375000s user + 0.437500s system = 8.812500s CPU (590.8%)

RUN-1004 : used memory is 598 MB, reserved memory is 536 MB, peak memory is 657 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1606/5 useful/useless nets, 1355/4 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 170 distributor mux.
SYN-1016 : Merged 281 instances.
SYN-1015 : Optimize round 1, 1118 better
SYN-1014 : Optimize round 2
SYN-1032 : 1181/471 useful/useless nets, 930/322 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 350 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          816
  #and                214
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                387
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |429    |387    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 237 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1954/2 useful/useless nets, 1711/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 287 (4.00), #lev = 9 (2.83)
SYN-3001 : Mapper mapped 952 instances into 302 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 374 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 132 adder to BLE ...
SYN-4008 : Packed 132 adder and 28 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 298 LUT to BLE ...
SYN-4008 : Packed 298 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1500 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1334 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 113 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 311/502 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  559   out of   8640    6.47%
#reg                  374   out of   8640    4.33%
#le                   563
  #lut only           189   out of    563   33.57%
  #reg only             4   out of    563    0.71%
  #lut&reg            370   out of    563   65.72%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |563   |559   |374   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.851887s wall, 1.828125s user + 0.125000s system = 1.953125s CPU (105.5%)

RUN-1004 : used memory is 479 MB, reserved memory is 417 MB, peak memory is 657 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 130 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 61 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 364 instances
RUN-1001 : 141 mslices, 141 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1043 nets
RUN-1001 : 596 nets have 2 pins
RUN-1001 : 305 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 362 instances, 282 slices, 16 macros(111 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4144, tnet num: 1041, tinst num: 362, tnode num: 5105, tedge num: 6952.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078172s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (139.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176731
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(869): len = 82906.2, overlap = 31.5
PHY-3002 : Step(870): len = 53202.9, overlap = 37
PHY-3002 : Step(871): len = 40360.5, overlap = 37
PHY-3002 : Step(872): len = 35652.2, overlap = 37.25
PHY-3002 : Step(873): len = 32702.9, overlap = 35.75
PHY-3002 : Step(874): len = 30677.3, overlap = 32.75
PHY-3002 : Step(875): len = 29249.8, overlap = 32.75
PHY-3002 : Step(876): len = 28439.8, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.81231e-06
PHY-3002 : Step(877): len = 30826.8, overlap = 33.5
PHY-3002 : Step(878): len = 31437.9, overlap = 31.75
PHY-3002 : Step(879): len = 30738.6, overlap = 34.75
PHY-3002 : Step(880): len = 30152.9, overlap = 37.5
PHY-3002 : Step(881): len = 29711.3, overlap = 42.75
PHY-3002 : Step(882): len = 29397.3, overlap = 37.25
PHY-3002 : Step(883): len = 29419, overlap = 39.75
PHY-3002 : Step(884): len = 29515.1, overlap = 38.75
PHY-3002 : Step(885): len = 29349.4, overlap = 42
PHY-3002 : Step(886): len = 28932.5, overlap = 37.25
PHY-3002 : Step(887): len = 28836.4, overlap = 37.75
PHY-3002 : Step(888): len = 28995.5, overlap = 38.5
PHY-3002 : Step(889): len = 29267.8, overlap = 31.25
PHY-3002 : Step(890): len = 28861.8, overlap = 31.5
PHY-3002 : Step(891): len = 28336.6, overlap = 34.75
PHY-3002 : Step(892): len = 28473.1, overlap = 34.5
PHY-3002 : Step(893): len = 28473.2, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.62463e-06
PHY-3002 : Step(894): len = 28979.8, overlap = 34.5
PHY-3002 : Step(895): len = 29080.5, overlap = 34.5
PHY-3002 : Step(896): len = 29080.5, overlap = 34.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.52493e-05
PHY-3002 : Step(897): len = 29676.7, overlap = 27.75
PHY-3002 : Step(898): len = 29904.7, overlap = 25.5
PHY-3002 : Step(899): len = 30553.7, overlap = 26.75
PHY-3002 : Step(900): len = 30889.3, overlap = 22
PHY-3002 : Step(901): len = 30810, overlap = 22
PHY-3002 : Step(902): len = 30810, overlap = 22
PHY-3002 : Step(903): len = 30590.7, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013605s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (229.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.4541e-07
PHY-3002 : Step(904): len = 33552, overlap = 14.75
PHY-3002 : Step(905): len = 33383.7, overlap = 15.25
PHY-3002 : Step(906): len = 33028.5, overlap = 16.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49082e-06
PHY-3002 : Step(907): len = 33110, overlap = 16.5
PHY-3002 : Step(908): len = 33156.7, overlap = 16.25
PHY-3002 : Step(909): len = 33171.7, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98164e-06
PHY-3002 : Step(910): len = 33113.6, overlap = 16.25
PHY-3002 : Step(911): len = 33113.6, overlap = 16.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.16481e-06
PHY-3002 : Step(912): len = 33148.2, overlap = 33.25
PHY-3002 : Step(913): len = 33148.2, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.32963e-06
PHY-3002 : Step(914): len = 33411, overlap = 31.75
PHY-3002 : Step(915): len = 33411, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00682e-05
PHY-3002 : Step(916): len = 33653.7, overlap = 31.5
PHY-3002 : Step(917): len = 33699.9, overlap = 31.5
PHY-3002 : Step(918): len = 34272.1, overlap = 31
PHY-3002 : Step(919): len = 34424.8, overlap = 30.25
PHY-3002 : Step(920): len = 34880.7, overlap = 28.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.01365e-05
PHY-3002 : Step(921): len = 34947.6, overlap = 25.5
PHY-3002 : Step(922): len = 35024.4, overlap = 25
PHY-3002 : Step(923): len = 35218.7, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.0273e-05
PHY-3002 : Step(924): len = 35711.3, overlap = 23
PHY-3002 : Step(925): len = 36021.5, overlap = 22.5
PHY-3002 : Step(926): len = 36409.2, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.0546e-05
PHY-3002 : Step(927): len = 36788.7, overlap = 21.25
PHY-3002 : Step(928): len = 36881.7, overlap = 21
PHY-3002 : Step(929): len = 37439.8, overlap = 20
PHY-3002 : Step(930): len = 37651.2, overlap = 20.25
PHY-3002 : Step(931): len = 37698.8, overlap = 22
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000161092
PHY-3002 : Step(932): len = 38019.6, overlap = 21.25
PHY-3002 : Step(933): len = 38252, overlap = 20.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000322184
PHY-3002 : Step(934): len = 38437.8, overlap = 21
PHY-3002 : Step(935): len = 38705.5, overlap = 20.25
PHY-3002 : Step(936): len = 39203.3, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.158254s wall, 0.109375s user + 0.218750s system = 0.328125s CPU (207.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244319
PHY-3002 : Step(937): len = 40209.8, overlap = 10.25
PHY-3002 : Step(938): len = 39462.9, overlap = 16.5
PHY-3002 : Step(939): len = 39348.1, overlap = 17
PHY-3002 : Step(940): len = 39307.9, overlap = 17.25
PHY-3002 : Step(941): len = 39324.6, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000488639
PHY-3002 : Step(942): len = 39407.8, overlap = 15.25
PHY-3002 : Step(943): len = 39517, overlap = 15.25
PHY-3002 : Step(944): len = 39644, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000977278
PHY-3002 : Step(945): len = 39791.9, overlap = 14.25
PHY-3002 : Step(946): len = 39831.1, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004384s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (356.4%)

PHY-3001 : Legalized: Len = 40580.1, Over = 0
PHY-3001 : Final: Len = 40580.1, Over = 0
RUN-1003 : finish command "place" in  3.050458s wall, 2.921875s user + 3.859375s system = 6.781250s CPU (222.3%)

RUN-1004 : used memory is 479 MB, reserved memory is 417 MB, peak memory is 657 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 398 to 314
PHY-1001 : Pin misalignment score is improved from 314 to 314
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 141 mslices, 141 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1043 nets
RUN-1001 : 596 nets have 2 pins
RUN-1001 : 305 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 44 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84448, over cnt = 37(0%), over = 47, worst = 2
PHY-1002 : len = 84752, over cnt = 19(0%), over = 23, worst = 2
PHY-1002 : len = 84736, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 84552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.154915s wall, 0.125000s user + 0.156250s system = 0.281250s CPU (181.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 211 to 53
PHY-1001 : End pin swap;  0.020467s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.7%)

PHY-1001 : End global routing;  0.482824s wall, 0.453125s user + 0.156250s system = 0.609375s CPU (126.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.087381s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142040, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End Routed; 2.037137s wall, 1.734375s user + 0.875000s system = 2.609375s CPU (128.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141584, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.025719s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (60.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140976, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.027197s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (57.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 141024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141024
PHY-1001 : End DR Iter 3; 0.011449s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.066913s wall, 2.828125s user + 1.000000s system = 3.828125s CPU (124.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.640462s wall, 3.375000s user + 1.171875s system = 4.546875s CPU (124.9%)

RUN-1004 : used memory is 478 MB, reserved memory is 416 MB, peak memory is 657 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  559   out of   8640    6.47%
#reg                  374   out of   8640    4.33%
#le                   563
  #lut only           189   out of    563   33.57%
  #reg only             4   out of    563    0.71%
  #lut&reg            370   out of    563   65.72%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4144, tnet num: 1041, tinst num: 362, tnode num: 5105, tedge num: 6952.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1043, pip num: 9859
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 919 valid insts, and 26698 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.440794s wall, 8.234375s user + 0.437500s system = 8.671875s CPU (601.9%)

RUN-1004 : used memory is 600 MB, reserved memory is 537 MB, peak memory is 663 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1614/1 useful/useless nets, 1363/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1203/463 useful/useless nets, 952/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          822
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ              49
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |395    |76     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1977/2 useful/useless nets, 1734/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 307 (3.90), #lev = 9 (2.57)
SYN-3001 : Mapper mapped 967 instances into 322 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 132 adder to BLE ...
SYN-4008 : Packed 132 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 318 LUT to BLE ...
SYN-4008 : Packed 318 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 243 SEQ (1588 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1425 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 120 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 331/522 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  577   out of   8640    6.68%
#reg                  382   out of   8640    4.42%
#le                   580
  #lut only           198   out of    580   34.14%
  #reg only             3   out of    580    0.52%
  #lut&reg            379   out of    580   65.34%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |580   |577   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.880843s wall, 1.812500s user + 0.187500s system = 2.000000s CPU (106.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 398 MB, peak memory is 663 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 127 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 83 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 373 instances
RUN-1001 : 146 mslices, 145 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1063 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 298 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 371 instances, 291 slices, 16 macros(111 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4204, tnet num: 1061, tinst num: 371, tnode num: 5172, tedge num: 7043.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076727s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (142.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177189
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(947): len = 87495.4, overlap = 31.5
PHY-3002 : Step(948): len = 51246.3, overlap = 37.5
PHY-3002 : Step(949): len = 40254.3, overlap = 41.5
PHY-3002 : Step(950): len = 35291.4, overlap = 40.5
PHY-3002 : Step(951): len = 31407.9, overlap = 42.75
PHY-3002 : Step(952): len = 29279.3, overlap = 47.75
PHY-3002 : Step(953): len = 27754.8, overlap = 47
PHY-3002 : Step(954): len = 27067.9, overlap = 48.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.87525e-06
PHY-3002 : Step(955): len = 29910.8, overlap = 46
PHY-3002 : Step(956): len = 31382.9, overlap = 49
PHY-3002 : Step(957): len = 30786.2, overlap = 35
PHY-3002 : Step(958): len = 30397, overlap = 36.5
PHY-3002 : Step(959): len = 29927.8, overlap = 38
PHY-3002 : Step(960): len = 29307.2, overlap = 37.5
PHY-3002 : Step(961): len = 29056.2, overlap = 45
PHY-3002 : Step(962): len = 28893.2, overlap = 41.25
PHY-3002 : Step(963): len = 29097.6, overlap = 40.25
PHY-3002 : Step(964): len = 29296.1, overlap = 38.75
PHY-3002 : Step(965): len = 29603.7, overlap = 39.25
PHY-3002 : Step(966): len = 28955.9, overlap = 40.5
PHY-3002 : Step(967): len = 28656.9, overlap = 38
PHY-3002 : Step(968): len = 28639.8, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.75051e-06
PHY-3002 : Step(969): len = 29265.7, overlap = 31.5
PHY-3002 : Step(970): len = 29353.1, overlap = 31.5
PHY-3002 : Step(971): len = 29409.3, overlap = 31.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5501e-05
PHY-3002 : Step(972): len = 29901.3, overlap = 28.75
PHY-3002 : Step(973): len = 30162.4, overlap = 28.75
PHY-3002 : Step(974): len = 30898.8, overlap = 26
PHY-3002 : Step(975): len = 30957.8, overlap = 30.25
PHY-3002 : Step(976): len = 30932.8, overlap = 29.75
PHY-3002 : Step(977): len = 31080.4, overlap = 26.75
PHY-3002 : Step(978): len = 31029, overlap = 28.5
PHY-3002 : Step(979): len = 30992.3, overlap = 25.75
PHY-3002 : Step(980): len = 30952.5, overlap = 28
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004663s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.07206e-07
PHY-3002 : Step(981): len = 34904.9, overlap = 12.75
PHY-3002 : Step(982): len = 34853.2, overlap = 12.75
PHY-3002 : Step(983): len = 34643.2, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61441e-06
PHY-3002 : Step(984): len = 34577.2, overlap = 14
PHY-3002 : Step(985): len = 34575.1, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22882e-06
PHY-3002 : Step(986): len = 34577, overlap = 14
PHY-3002 : Step(987): len = 34577, overlap = 14
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.6811e-06
PHY-3002 : Step(988): len = 34690.8, overlap = 29.75
PHY-3002 : Step(989): len = 34690.8, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3622e-06
PHY-3002 : Step(990): len = 34924.5, overlap = 30
PHY-3002 : Step(991): len = 34924.5, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.36213e-06
PHY-3002 : Step(992): len = 35267.7, overlap = 29
PHY-3002 : Step(993): len = 35267.7, overlap = 29
PHY-3002 : Step(994): len = 35355, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.28693e-05
PHY-3002 : Step(995): len = 35850.7, overlap = 27
PHY-3002 : Step(996): len = 36080, overlap = 26.25
PHY-3002 : Step(997): len = 36816.2, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.57386e-05
PHY-3002 : Step(998): len = 36773.4, overlap = 27
PHY-3002 : Step(999): len = 36773.4, overlap = 27
PHY-3002 : Step(1000): len = 36825.6, overlap = 25.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.54179e-05
PHY-3002 : Step(1001): len = 38023.7, overlap = 25
PHY-3002 : Step(1002): len = 38307.9, overlap = 24.75
PHY-3002 : Step(1003): len = 38560.8, overlap = 24
PHY-3002 : Step(1004): len = 38677.7, overlap = 23.5
PHY-3002 : Step(1005): len = 38792.6, overlap = 21.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.08358e-05
PHY-3002 : Step(1006): len = 39276.7, overlap = 20.25
PHY-3002 : Step(1007): len = 39424.5, overlap = 20.5
PHY-3002 : Step(1008): len = 39768.6, overlap = 20.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000181672
PHY-3002 : Step(1009): len = 40124.3, overlap = 19.25
PHY-3002 : Step(1010): len = 40360.5, overlap = 19.25
PHY-3002 : Step(1011): len = 41043.1, overlap = 17.75
PHY-3002 : Step(1012): len = 41243.1, overlap = 17.5
PHY-3002 : Step(1013): len = 41139.3, overlap = 16.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000363343
PHY-3002 : Step(1014): len = 41465.4, overlap = 16.5
PHY-3002 : Step(1015): len = 41631.1, overlap = 17
PHY-3002 : Step(1016): len = 41881.7, overlap = 16.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000726686
PHY-3002 : Step(1017): len = 41860.8, overlap = 16.75
PHY-3002 : Step(1018): len = 42020.3, overlap = 17
PHY-3002 : Step(1019): len = 42540.7, overlap = 15.25
PHY-3002 : Step(1020): len = 42597.7, overlap = 16
PHY-3002 : Step(1021): len = 42504.6, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.227916s wall, 0.312500s user + 0.156250s system = 0.468750s CPU (205.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.959583
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000330729
PHY-3002 : Step(1022): len = 43762.9, overlap = 8
PHY-3002 : Step(1023): len = 42840.2, overlap = 13.75
PHY-3002 : Step(1024): len = 42659.8, overlap = 14.75
PHY-3002 : Step(1025): len = 42624.6, overlap = 16.75
PHY-3002 : Step(1026): len = 42402, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000661458
PHY-3002 : Step(1027): len = 42601.3, overlap = 16
PHY-3002 : Step(1028): len = 42689.7, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0012673
PHY-3002 : Step(1029): len = 42738.8, overlap = 15.25
PHY-3002 : Step(1030): len = 42806.7, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 43538.8, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 43554.8, Over = 0
RUN-1003 : finish command "place" in  3.437550s wall, 4.046875s user + 3.875000s system = 7.921875s CPU (230.5%)

RUN-1004 : used memory is 461 MB, reserved memory is 401 MB, peak memory is 663 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 405 to 309
PHY-1001 : Pin misalignment score is improved from 309 to 307
PHY-1001 : Pin misalignment score is improved from 307 to 307
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 373 instances
RUN-1001 : 146 mslices, 145 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1063 nets
RUN-1001 : 623 nets have 2 pins
RUN-1001 : 298 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 91960, over cnt = 36(0%), over = 42, worst = 2
PHY-1002 : len = 91944, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 91728, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 90216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165452s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (103.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 206 to 58
PHY-1001 : End pin swap;  0.019463s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.3%)

PHY-1001 : End global routing;  0.487118s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (105.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.099018s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 156136, over cnt = 44(0%), over = 44, worst = 1
PHY-1001 : End Routed; 2.838877s wall, 2.781250s user + 1.125000s system = 3.906250s CPU (137.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 154824, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.073511s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (148.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 154840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 154840
PHY-1001 : End DR Iter 2; 0.021168s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (147.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.957501s wall, 3.937500s user + 1.250000s system = 5.187500s CPU (131.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.543633s wall, 4.531250s user + 1.312500s system = 5.843750s CPU (128.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 416 MB, peak memory is 663 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  577   out of   8640    6.68%
#reg                  382   out of   8640    4.42%
#le                   580
  #lut only           198   out of    580   34.14%
  #reg only             3   out of    580    0.52%
  #lut&reg            379   out of    580   65.34%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4204, tnet num: 1061, tinst num: 371, tnode num: 5172, tedge num: 7043.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1061 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 373
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1063, pip num: 10322
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1016 valid insts, and 27879 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.550953s wall, 8.968750s user + 0.281250s system = 9.250000s CPU (596.4%)

RUN-1004 : used memory is 604 MB, reserved memory is 543 MB, peak memory is 664 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1604/1 useful/useless nets, 1360/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1194/463 useful/useless nets, 950/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          822
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |395    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1927/2 useful/useless nets, 1698/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 306 (3.85), #lev = 9 (2.55)
SYN-3001 : Mapper mapped 953 instances into 321 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 317 LUT to BLE ...
SYN-4008 : Packed 317 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1525 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1371 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 114 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 330/514 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   569
  #lut only           187   out of    569   32.86%
  #reg only            12   out of    569    2.11%
  #lut&reg            370   out of    569   65.03%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |569   |557   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  2.780385s wall, 2.765625s user + 0.343750s system = 3.109375s CPU (111.8%)

RUN-1004 : used memory is 484 MB, reserved memory is 422 MB, peak memory is 664 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 126 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 368 instances
RUN-1001 : 143 mslices, 143 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 592 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 366 instances, 286 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4093, tnet num: 1027, tinst num: 366, tnode num: 5053, tedge num: 6842.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075637s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 178318
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1031): len = 86109.4, overlap = 36
PHY-3002 : Step(1032): len = 52522.4, overlap = 27
PHY-3002 : Step(1033): len = 38948.7, overlap = 29.25
PHY-3002 : Step(1034): len = 31733.7, overlap = 32
PHY-3002 : Step(1035): len = 30455.3, overlap = 33
PHY-3002 : Step(1036): len = 28433.6, overlap = 37.25
PHY-3002 : Step(1037): len = 27664.1, overlap = 42
PHY-3002 : Step(1038): len = 26317.7, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.11449e-06
PHY-3002 : Step(1039): len = 30276.6, overlap = 42.75
PHY-3002 : Step(1040): len = 30876.6, overlap = 42.5
PHY-3002 : Step(1041): len = 29938.7, overlap = 36.25
PHY-3002 : Step(1042): len = 29957.1, overlap = 35.75
PHY-3002 : Step(1043): len = 29984.8, overlap = 35.5
PHY-3002 : Step(1044): len = 29413.8, overlap = 37
PHY-3002 : Step(1045): len = 28973.4, overlap = 39.75
PHY-3002 : Step(1046): len = 28777.4, overlap = 42.25
PHY-3002 : Step(1047): len = 28926.7, overlap = 39.75
PHY-3002 : Step(1048): len = 28972.5, overlap = 35.25
PHY-3002 : Step(1049): len = 28990.8, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.22897e-06
PHY-3002 : Step(1050): len = 29405.7, overlap = 30.75
PHY-3002 : Step(1051): len = 29595.3, overlap = 33.25
PHY-3002 : Step(1052): len = 29729.1, overlap = 33.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.64579e-05
PHY-3002 : Step(1053): len = 30392.6, overlap = 30.75
PHY-3002 : Step(1054): len = 30736.7, overlap = 30.5
PHY-3002 : Step(1055): len = 31148.7, overlap = 25
PHY-3002 : Step(1056): len = 31180.2, overlap = 28.75
PHY-3002 : Step(1057): len = 31229.7, overlap = 28.5
PHY-3002 : Step(1058): len = 31323.1, overlap = 24
PHY-3002 : Step(1059): len = 31357.8, overlap = 28
PHY-3002 : Step(1060): len = 31373.3, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012958s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.71358e-07
PHY-3002 : Step(1061): len = 33856, overlap = 16.5
PHY-3002 : Step(1062): len = 33830.2, overlap = 16.75
PHY-3002 : Step(1063): len = 32889.2, overlap = 18.75
PHY-3002 : Step(1064): len = 32839.1, overlap = 18.75
PHY-3002 : Step(1065): len = 32559.3, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34272e-06
PHY-3002 : Step(1066): len = 32445.5, overlap = 18.75
PHY-3002 : Step(1067): len = 32445.5, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68543e-06
PHY-3002 : Step(1068): len = 32509.1, overlap = 18.75
PHY-3002 : Step(1069): len = 32509.1, overlap = 18.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50681e-06
PHY-3002 : Step(1070): len = 32516.1, overlap = 32.5
PHY-3002 : Step(1071): len = 32516.1, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.48395e-06
PHY-3002 : Step(1072): len = 32825.1, overlap = 32.25
PHY-3002 : Step(1073): len = 32825.1, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.68101e-06
PHY-3002 : Step(1074): len = 33009.6, overlap = 30.75
PHY-3002 : Step(1075): len = 33009.6, overlap = 30.75
PHY-3002 : Step(1076): len = 33126.3, overlap = 29.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04962e-05
PHY-3002 : Step(1077): len = 33552.5, overlap = 27.75
PHY-3002 : Step(1078): len = 33637.8, overlap = 27.5
PHY-3002 : Step(1079): len = 33957.9, overlap = 27
PHY-3002 : Step(1080): len = 34078.1, overlap = 26.5
PHY-3002 : Step(1081): len = 34289.8, overlap = 26.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.09924e-05
PHY-3002 : Step(1082): len = 34344.8, overlap = 25.75
PHY-3002 : Step(1083): len = 34371.7, overlap = 25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.47413e-05
PHY-3002 : Step(1084): len = 35272.6, overlap = 22
PHY-3002 : Step(1085): len = 35506.5, overlap = 22.25
PHY-3002 : Step(1086): len = 35901.3, overlap = 21.25
PHY-3002 : Step(1087): len = 36054.1, overlap = 21.75
PHY-3002 : Step(1088): len = 36252.3, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.94827e-05
PHY-3002 : Step(1089): len = 36411.1, overlap = 22
PHY-3002 : Step(1090): len = 36549.8, overlap = 22
PHY-3002 : Step(1091): len = 36639.1, overlap = 22.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000138965
PHY-3002 : Step(1092): len = 37215.6, overlap = 20.75
PHY-3002 : Step(1093): len = 37443.3, overlap = 19.75
PHY-3002 : Step(1094): len = 37852.5, overlap = 19
PHY-3002 : Step(1095): len = 37812.4, overlap = 18.5
PHY-3002 : Step(1096): len = 37801.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.181369s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (172.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230265
PHY-3002 : Step(1097): len = 39015.4, overlap = 13.25
PHY-3002 : Step(1098): len = 38634.1, overlap = 16.75
PHY-3002 : Step(1099): len = 38760.4, overlap = 18.75
PHY-3002 : Step(1100): len = 38769.7, overlap = 17.25
PHY-3002 : Step(1101): len = 38637.3, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000460531
PHY-3002 : Step(1102): len = 38765.1, overlap = 17.5
PHY-3002 : Step(1103): len = 38875.7, overlap = 17.75
PHY-3002 : Step(1104): len = 38921.7, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000921062
PHY-3002 : Step(1105): len = 39087.6, overlap = 16.75
PHY-3002 : Step(1106): len = 39245.5, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40241.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 1.
PHY-3001 : Final: Len = 40255.8, Over = 0
RUN-1003 : finish command "place" in  3.088467s wall, 3.234375s user + 3.187500s system = 6.421875s CPU (207.9%)

RUN-1004 : used memory is 484 MB, reserved memory is 422 MB, peak memory is 664 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 404 to 310
PHY-1001 : Pin misalignment score is improved from 310 to 299
PHY-1001 : Pin misalignment score is improved from 299 to 298
PHY-1001 : Pin misalignment score is improved from 298 to 298
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 368 instances
RUN-1001 : 143 mslices, 143 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 592 nets have 2 pins
RUN-1001 : 306 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82752, over cnt = 37(0%), over = 48, worst = 2
PHY-1002 : len = 82984, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 83064, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 81984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159168s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (108.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 224 to 49
PHY-1001 : End pin swap;  0.021702s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.0%)

PHY-1001 : End global routing;  0.491961s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (111.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.088275s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (123.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 146992, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End Routed; 2.071600s wall, 1.890625s user + 0.937500s system = 2.828125s CPU (136.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 146152, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.037434s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (125.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 146200, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.009793s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (319.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 146200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 146200
PHY-1001 : End DR Iter 3; 0.009178s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (510.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.983903s wall, 2.796875s user + 1.078125s system = 3.875000s CPU (129.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.588580s wall, 3.453125s user + 1.109375s system = 4.562500s CPU (127.1%)

RUN-1004 : used memory is 483 MB, reserved memory is 421 MB, peak memory is 664 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   569
  #lut only           187   out of    569   32.86%
  #reg only            12   out of    569    2.11%
  #lut&reg            370   out of    569   65.03%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4093, tnet num: 1027, tinst num: 366, tnode num: 5053, tedge num: 6842.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 368
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1029, pip num: 9832
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 966 valid insts, and 26682 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.613457s wall, 9.687500s user + 0.281250s system = 9.968750s CPU (617.9%)

RUN-1004 : used memory is 606 MB, reserved memory is 544 MB, peak memory is 668 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1604/1 useful/useless nets, 1360/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1194/463 useful/useless nets, 950/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          822
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |395    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1927/2 useful/useless nets, 1698/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 306 (3.85), #lev = 9 (2.55)
SYN-3001 : Mapper mapped 953 instances into 321 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 317 LUT to BLE ...
SYN-4008 : Packed 317 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1525 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1371 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 330/514 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   569
  #lut only           187   out of    569   32.86%
  #reg only            12   out of    569    2.11%
  #lut&reg            370   out of    569   65.03%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |569   |557   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.945974s wall, 1.859375s user + 0.171875s system = 2.031250s CPU (104.4%)

RUN-1004 : used memory is 487 MB, reserved memory is 426 MB, peak memory is 668 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 126 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 58 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 368 instances
RUN-1001 : 143 mslices, 143 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 589 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 366 instances, 286 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4096, tnet num: 1027, tinst num: 366, tnode num: 5059, tedge num: 6847.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074732s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (167.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176513
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1107): len = 83433.7, overlap = 33.75
PHY-3002 : Step(1108): len = 52663.4, overlap = 36.25
PHY-3002 : Step(1109): len = 40870.9, overlap = 39.75
PHY-3002 : Step(1110): len = 34758.2, overlap = 45.75
PHY-3002 : Step(1111): len = 32597.4, overlap = 49.5
PHY-3002 : Step(1112): len = 29728.2, overlap = 42.5
PHY-3002 : Step(1113): len = 29026.9, overlap = 42.5
PHY-3002 : Step(1114): len = 26707.7, overlap = 43
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.57347e-06
PHY-3002 : Step(1115): len = 29613.1, overlap = 40.25
PHY-3002 : Step(1116): len = 30268.3, overlap = 42.25
PHY-3002 : Step(1117): len = 28986, overlap = 42.25
PHY-3002 : Step(1118): len = 29189.9, overlap = 46.5
PHY-3002 : Step(1119): len = 29561.4, overlap = 46.5
PHY-3002 : Step(1120): len = 28837.8, overlap = 47
PHY-3002 : Step(1121): len = 28517.6, overlap = 46
PHY-3002 : Step(1122): len = 28409.9, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.14694e-06
PHY-3002 : Step(1123): len = 29325.9, overlap = 48.25
PHY-3002 : Step(1124): len = 29654.3, overlap = 49.25
PHY-3002 : Step(1125): len = 29942.3, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.42939e-05
PHY-3002 : Step(1126): len = 30864.1, overlap = 38.25
PHY-3002 : Step(1127): len = 31146.6, overlap = 35.25
PHY-3002 : Step(1128): len = 31048.4, overlap = 35.25
PHY-3002 : Step(1129): len = 30854.1, overlap = 31.5
PHY-3002 : Step(1130): len = 30774.7, overlap = 34.25
PHY-3002 : Step(1131): len = 30944, overlap = 30.75
PHY-3002 : Step(1132): len = 31122.3, overlap = 30.5
PHY-3002 : Step(1133): len = 31192.3, overlap = 30.5
PHY-3002 : Step(1134): len = 31185, overlap = 32.25
PHY-3002 : Step(1135): len = 31264.1, overlap = 27.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.66144e-05
PHY-3002 : Step(1136): len = 31592.4, overlap = 27.75
PHY-3002 : Step(1137): len = 31709, overlap = 27.75
PHY-3002 : Step(1138): len = 31751.7, overlap = 28
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.18388e-05
PHY-3002 : Step(1139): len = 31899.4, overlap = 27.75
PHY-3002 : Step(1140): len = 32062.9, overlap = 25.75
PHY-3002 : Step(1141): len = 32211.1, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026580s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (176.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.32801e-07
PHY-3002 : Step(1142): len = 32339.8, overlap = 14.75
PHY-3002 : Step(1143): len = 32279.1, overlap = 14.75
PHY-3002 : Step(1144): len = 31924, overlap = 15.25
PHY-3002 : Step(1145): len = 31871.6, overlap = 15.25
PHY-3002 : Step(1146): len = 31450.1, overlap = 15.5
PHY-3002 : Step(1147): len = 31203.3, overlap = 16.5
PHY-3002 : Step(1148): len = 31059, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8656e-06
PHY-3002 : Step(1149): len = 30905.9, overlap = 17.5
PHY-3002 : Step(1150): len = 30905.9, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.7312e-06
PHY-3002 : Step(1151): len = 31010.5, overlap = 17
PHY-3002 : Step(1152): len = 31074.5, overlap = 16.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.51338e-06
PHY-3002 : Step(1153): len = 31070.7, overlap = 33
PHY-3002 : Step(1154): len = 31070.7, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.84723e-06
PHY-3002 : Step(1155): len = 31370.8, overlap = 32.75
PHY-3002 : Step(1156): len = 31370.8, overlap = 32.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.02678e-05
PHY-3002 : Step(1157): len = 31621.6, overlap = 30
PHY-3002 : Step(1158): len = 31621.6, overlap = 30
PHY-3002 : Step(1159): len = 31703.2, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.41559e-05
PHY-3002 : Step(1160): len = 32326, overlap = 28.75
PHY-3002 : Step(1161): len = 32326, overlap = 28.75
PHY-3002 : Step(1162): len = 32287.7, overlap = 29.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.40729e-05
PHY-3002 : Step(1163): len = 33016.7, overlap = 26.5
PHY-3002 : Step(1164): len = 33178.1, overlap = 26.75
PHY-3002 : Step(1165): len = 33339.4, overlap = 26
PHY-3002 : Step(1166): len = 33427.7, overlap = 25.5
PHY-3002 : Step(1167): len = 33504, overlap = 23.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.81458e-05
PHY-3002 : Step(1168): len = 33694.4, overlap = 23.75
PHY-3002 : Step(1169): len = 33750, overlap = 24
PHY-3002 : Step(1170): len = 34456, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.62915e-05
PHY-3002 : Step(1171): len = 34645.2, overlap = 23.5
PHY-3002 : Step(1172): len = 34739.7, overlap = 23.5
PHY-3002 : Step(1173): len = 35229, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.146494s wall, 0.140625s user + 0.140625s system = 0.281250s CPU (192.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960278
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000212967
PHY-3002 : Step(1174): len = 37169.2, overlap = 9.75
PHY-3002 : Step(1175): len = 36390.8, overlap = 17.25
PHY-3002 : Step(1176): len = 36491.2, overlap = 19.25
PHY-3002 : Step(1177): len = 36416.6, overlap = 19.25
PHY-3002 : Step(1178): len = 36405.8, overlap = 18.5
PHY-3002 : Step(1179): len = 36183.9, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000425934
PHY-3002 : Step(1180): len = 36441.4, overlap = 18.75
PHY-3002 : Step(1181): len = 36540.9, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000733586
PHY-3002 : Step(1182): len = 36574.7, overlap = 17.75
PHY-3002 : Step(1183): len = 36705.9, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38117, Over = 0
PHY-3001 : Final: Len = 38117, Over = 0
RUN-1003 : finish command "place" in  3.038362s wall, 3.109375s user + 3.171875s system = 6.281250s CPU (206.7%)

RUN-1004 : used memory is 487 MB, reserved memory is 426 MB, peak memory is 668 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 416 to 293
PHY-1001 : Pin misalignment score is improved from 293 to 289
PHY-1001 : Pin misalignment score is improved from 289 to 288
PHY-1001 : Pin misalignment score is improved from 288 to 288
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 368 instances
RUN-1001 : 143 mslices, 143 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1029 nets
RUN-1001 : 589 nets have 2 pins
RUN-1001 : 309 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78040, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 78152, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 78032, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 77136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164221s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (123.7%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 228 to 53
PHY-1001 : End pin swap;  0.021822s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.6%)

PHY-1001 : End global routing;  0.482561s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (110.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.065693s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000049s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141944, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End Routed; 1.718123s wall, 1.484375s user + 0.875000s system = 2.359375s CPU (137.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141520, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.029898s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (104.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 141536, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.014232s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 141552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.010326s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (151.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 141624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141624
PHY-1001 : End DR Iter 4; 0.010552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (148.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.610571s wall, 2.328125s user + 1.000000s system = 3.328125s CPU (127.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.201125s wall, 2.906250s user + 1.062500s system = 3.968750s CPU (124.0%)

RUN-1004 : used memory is 486 MB, reserved memory is 424 MB, peak memory is 668 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  557   out of   8640    6.45%
#reg                  382   out of   8640    4.42%
#le                   569
  #lut only           187   out of    569   32.86%
  #reg only            12   out of    569    2.11%
  #lut&reg            370   out of    569   65.03%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4096, tnet num: 1027, tinst num: 366, tnode num: 5059, tedge num: 6847.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1027 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 368
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1029, pip num: 9695
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 969 valid insts, and 26420 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.623182s wall, 9.593750s user + 0.328125s system = 9.921875s CPU (611.3%)

RUN-1004 : used memory is 611 MB, reserved memory is 550 MB, peak memory is 673 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1595/1 useful/useless nets, 1359/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1077 better
SYN-1014 : Optimize round 2
SYN-1032 : 1184/463 useful/useless nets, 948/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          823
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |395    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1898/2 useful/useless nets, 1669/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 299 (3.85), #lev = 9 (2.56)
SYN-3001 : Mapper mapped 926 instances into 314 LUTs, name keeping = 46%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1525 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1371 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 105 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 323/507 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  549   out of   8640    6.35%
#reg                  382   out of   8640    4.42%
#le                   560
  #lut only           178   out of    560   31.79%
  #reg only            11   out of    560    1.96%
  #lut&reg            371   out of    560   66.25%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |560   |549   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.847805s wall, 1.687500s user + 0.234375s system = 1.921875s CPU (104.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 430 MB, peak memory is 673 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 126 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 364 instances
RUN-1001 : 141 mslices, 141 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1022 nets
RUN-1001 : 598 nets have 2 pins
RUN-1001 : 295 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 362 instances, 282 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4056, tnet num: 1020, tinst num: 362, tnode num: 5019, tedge num: 6780.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069906s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (111.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 179213
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1184): len = 85113.1, overlap = 36
PHY-3002 : Step(1185): len = 52723, overlap = 36.25
PHY-3002 : Step(1186): len = 39134.7, overlap = 37.25
PHY-3002 : Step(1187): len = 34477.4, overlap = 39
PHY-3002 : Step(1188): len = 30609, overlap = 41
PHY-3002 : Step(1189): len = 30594.9, overlap = 42.25
PHY-3002 : Step(1190): len = 27999, overlap = 43
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.05286e-06
PHY-3002 : Step(1191): len = 31504, overlap = 38.75
PHY-3002 : Step(1192): len = 32237.4, overlap = 39
PHY-3002 : Step(1193): len = 30863.4, overlap = 39.75
PHY-3002 : Step(1194): len = 30641, overlap = 41.75
PHY-3002 : Step(1195): len = 30561.7, overlap = 41.75
PHY-3002 : Step(1196): len = 30231.4, overlap = 42.75
PHY-3002 : Step(1197): len = 30002, overlap = 45
PHY-3002 : Step(1198): len = 29671.3, overlap = 46.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.10573e-06
PHY-3002 : Step(1199): len = 30558.3, overlap = 43.75
PHY-3002 : Step(1200): len = 30709.1, overlap = 43.25
PHY-3002 : Step(1201): len = 30777.5, overlap = 42.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.62115e-05
PHY-3002 : Step(1202): len = 31909, overlap = 42.5
PHY-3002 : Step(1203): len = 32311.3, overlap = 41.5
PHY-3002 : Step(1204): len = 33021.6, overlap = 38
PHY-3002 : Step(1205): len = 33282.2, overlap = 34.25
PHY-3002 : Step(1206): len = 32742.6, overlap = 34
PHY-3002 : Step(1207): len = 32660.2, overlap = 32.5
PHY-3002 : Step(1208): len = 32652.6, overlap = 34.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.01223e-05
PHY-3002 : Step(1209): len = 33152, overlap = 36
PHY-3002 : Step(1210): len = 33392.3, overlap = 31.25
PHY-3002 : Step(1211): len = 33429.5, overlap = 36
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.45738e-05
PHY-3002 : Step(1212): len = 33702.2, overlap = 31.25
PHY-3002 : Step(1213): len = 34084.9, overlap = 30
PHY-3002 : Step(1214): len = 34697.6, overlap = 26
PHY-3002 : Step(1215): len = 34820.6, overlap = 25.25
PHY-3002 : Step(1216): len = 34831.9, overlap = 25.25
PHY-3002 : Step(1217): len = 34867.7, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023767s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (197.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61151e-06
PHY-3002 : Step(1218): len = 35568.7, overlap = 14.5
PHY-3002 : Step(1219): len = 35395.4, overlap = 16
PHY-3002 : Step(1220): len = 34374.7, overlap = 19.5
PHY-3002 : Step(1221): len = 33706.9, overlap = 22
PHY-3002 : Step(1222): len = 33210.6, overlap = 25.25
PHY-3002 : Step(1223): len = 33328.9, overlap = 23.25
PHY-3002 : Step(1224): len = 32859.5, overlap = 23
PHY-3002 : Step(1225): len = 33161.5, overlap = 22.5
PHY-3002 : Step(1226): len = 33076.8, overlap = 22.5
PHY-3002 : Step(1227): len = 33190.4, overlap = 22.25
PHY-3002 : Step(1228): len = 33560.2, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.22302e-06
PHY-3002 : Step(1229): len = 33203.7, overlap = 19.25
PHY-3002 : Step(1230): len = 33160, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.44603e-06
PHY-3002 : Step(1231): len = 33349.3, overlap = 17.5
PHY-3002 : Step(1232): len = 33349.3, overlap = 17.5
PHY-3002 : Step(1233): len = 33347, overlap = 17.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.99834e-06
PHY-3002 : Step(1234): len = 33402.8, overlap = 28.25
PHY-3002 : Step(1235): len = 33438.7, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.99667e-06
PHY-3002 : Step(1236): len = 33603.6, overlap = 28
PHY-3002 : Step(1237): len = 33603.6, overlap = 28
PHY-3002 : Step(1238): len = 33741.9, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.58862e-05
PHY-3002 : Step(1239): len = 34301.7, overlap = 28.25
PHY-3002 : Step(1240): len = 34301.7, overlap = 28.25
PHY-3002 : Step(1241): len = 34387.5, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.65286e-05
PHY-3002 : Step(1242): len = 35229.9, overlap = 26
PHY-3002 : Step(1243): len = 35437.2, overlap = 26
PHY-3002 : Step(1244): len = 35727.1, overlap = 25.75
PHY-3002 : Step(1245): len = 35801.8, overlap = 25
PHY-3002 : Step(1246): len = 35873.3, overlap = 24.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.30572e-05
PHY-3002 : Step(1247): len = 36113.2, overlap = 24.5
PHY-3002 : Step(1248): len = 36159.8, overlap = 24.25
PHY-3002 : Step(1249): len = 36960.7, overlap = 20.75
PHY-3002 : Step(1250): len = 37284.8, overlap = 21
PHY-3002 : Step(1251): len = 36843.9, overlap = 21.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000106114
PHY-3002 : Step(1252): len = 37397.1, overlap = 21.25
PHY-3002 : Step(1253): len = 37551.3, overlap = 21.25
PHY-3002 : Step(1254): len = 38058.4, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.147379s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (159.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960833
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182385
PHY-3002 : Step(1255): len = 39276.4, overlap = 8.75
PHY-3002 : Step(1256): len = 38702, overlap = 13.5
PHY-3002 : Step(1257): len = 38499.5, overlap = 16.5
PHY-3002 : Step(1258): len = 38466.3, overlap = 16.25
PHY-3002 : Step(1259): len = 38393.8, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333676
PHY-3002 : Step(1260): len = 38701.3, overlap = 16.5
PHY-3002 : Step(1261): len = 38823.5, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000580315
PHY-3002 : Step(1262): len = 38906.7, overlap = 16.5
PHY-3002 : Step(1263): len = 39052.5, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004141s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39873.6, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 39943.6, Over = 0
RUN-1003 : finish command "place" in  3.032225s wall, 2.984375s user + 3.625000s system = 6.609375s CPU (218.0%)

RUN-1004 : used memory is 492 MB, reserved memory is 431 MB, peak memory is 673 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 402 to 286
PHY-1001 : Pin misalignment score is improved from 286 to 281
PHY-1001 : Pin misalignment score is improved from 281 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 280
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 141 mslices, 141 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1022 nets
RUN-1001 : 598 nets have 2 pins
RUN-1001 : 295 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77200, over cnt = 45(0%), over = 49, worst = 2
PHY-1002 : len = 77288, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 77448, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 75824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.156169s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (160.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 227 to 60
PHY-1001 : End pin swap;  0.021343s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (219.6%)

PHY-1001 : End global routing;  0.473334s wall, 0.500000s user + 0.093750s system = 0.593750s CPU (125.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.054364s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142192, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End Routed; 2.309044s wall, 2.203125s user + 0.812500s system = 3.015625s CPU (130.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141208, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.045734s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (136.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 141040, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.017606s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (266.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 141152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141152
PHY-1001 : End DR Iter 3; 0.015173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.194659s wall, 3.125000s user + 0.843750s system = 3.968750s CPU (124.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.773916s wall, 3.750000s user + 0.968750s system = 4.718750s CPU (125.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 429 MB, peak memory is 673 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  549   out of   8640    6.35%
#reg                  382   out of   8640    4.42%
#le                   560
  #lut only           178   out of    560   31.79%
  #reg only            11   out of    560    1.96%
  #lut&reg            371   out of    560   66.25%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4056, tnet num: 1020, tinst num: 362, tnode num: 5019, tedge num: 6780.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1022, pip num: 9796
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 976 valid insts, and 26550 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.353871s wall, 8.031250s user + 0.312500s system = 8.343750s CPU (616.3%)

RUN-1004 : used memory is 614 MB, reserved memory is 554 MB, peak memory is 677 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1595/1 useful/useless nets, 1359/1 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 160 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1077 better
SYN-1014 : Optimize round 2
SYN-1032 : 1184/463 useful/useless nets, 948/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          823
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                395
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ              50
#MACRO_MUX             36

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |395    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1898/2 useful/useless nets, 1669/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 299 (3.85), #lev = 9 (2.56)
SYN-3001 : Mapper mapped 926 instances into 314 LUTs, name keeping = 46%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 382 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 127 adder to BLE ...
SYN-4008 : Packed 127 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 310 LUT to BLE ...
SYN-4008 : Packed 310 LUT and 53 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 234 SEQ (1525 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1371 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 323/507 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  550   out of   8640    6.37%
#reg                  382   out of   8640    4.42%
#le                   560
  #lut only           178   out of    560   31.79%
  #reg only            10   out of    560    1.79%
  #lut&reg            372   out of    560   66.43%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |560   |550   |382   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  2.848087s wall, 2.765625s user + 0.343750s system = 3.109375s CPU (109.2%)

RUN-1004 : used memory is 495 MB, reserved memory is 434 MB, peak memory is 677 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 126 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 82 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 363 instances
RUN-1001 : 140 mslices, 141 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1022 nets
RUN-1001 : 600 nets have 2 pins
RUN-1001 : 292 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 361 instances, 281 slices, 14 macros(104 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4059, tnet num: 1020, tinst num: 361, tnode num: 5021, tedge num: 6787.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074176s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (168.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177807
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960972
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1264): len = 91098.1, overlap = 33.75
PHY-3002 : Step(1265): len = 56006.8, overlap = 29.25
PHY-3002 : Step(1266): len = 41678, overlap = 29.25
PHY-3002 : Step(1267): len = 35470.6, overlap = 31
PHY-3002 : Step(1268): len = 32082, overlap = 37.75
PHY-3002 : Step(1269): len = 29773.1, overlap = 38.5
PHY-3002 : Step(1270): len = 27688, overlap = 38.5
PHY-3002 : Step(1271): len = 27821.5, overlap = 40.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.07674e-06
PHY-3002 : Step(1272): len = 31805.1, overlap = 30
PHY-3002 : Step(1273): len = 32626.1, overlap = 32.5
PHY-3002 : Step(1274): len = 31152.2, overlap = 28.75
PHY-3002 : Step(1275): len = 30658.3, overlap = 31.5
PHY-3002 : Step(1276): len = 30354.8, overlap = 30
PHY-3002 : Step(1277): len = 30367, overlap = 29.5
PHY-3002 : Step(1278): len = 30238, overlap = 28.75
PHY-3002 : Step(1279): len = 30414.3, overlap = 32.5
PHY-3002 : Step(1280): len = 30198.3, overlap = 28.25
PHY-3002 : Step(1281): len = 30058.1, overlap = 29
PHY-3002 : Step(1282): len = 29809.3, overlap = 27.25
PHY-3002 : Step(1283): len = 29591.2, overlap = 30.25
PHY-3002 : Step(1284): len = 29685.5, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41535e-05
PHY-3002 : Step(1285): len = 30013.6, overlap = 28.75
PHY-3002 : Step(1286): len = 30172.5, overlap = 29.25
PHY-3002 : Step(1287): len = 30260.6, overlap = 29.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.8307e-05
PHY-3002 : Step(1288): len = 30565.7, overlap = 22.25
PHY-3002 : Step(1289): len = 30778.6, overlap = 22.25
PHY-3002 : Step(1290): len = 30975.6, overlap = 22.25
PHY-3002 : Step(1291): len = 30867.2, overlap = 21.75
PHY-3002 : Step(1292): len = 30839.5, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018196s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (171.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960972
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.79143e-07
PHY-3002 : Step(1293): len = 32385.1, overlap = 13
PHY-3002 : Step(1294): len = 32390.4, overlap = 13
PHY-3002 : Step(1295): len = 31844.4, overlap = 15
PHY-3002 : Step(1296): len = 31844.4, overlap = 15
PHY-3002 : Step(1297): len = 31764.8, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55829e-06
PHY-3002 : Step(1298): len = 31710.9, overlap = 16.25
PHY-3002 : Step(1299): len = 31710.9, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.11657e-06
PHY-3002 : Step(1300): len = 31730.8, overlap = 16
PHY-3002 : Step(1301): len = 31757.5, overlap = 16
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960972
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.71728e-06
PHY-3002 : Step(1302): len = 31750.2, overlap = 33
PHY-3002 : Step(1303): len = 31750.2, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.43456e-06
PHY-3002 : Step(1304): len = 32019.2, overlap = 32
PHY-3002 : Step(1305): len = 32019.2, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00481e-05
PHY-3002 : Step(1306): len = 32248.1, overlap = 30.5
PHY-3002 : Step(1307): len = 32248.1, overlap = 30.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.44094e-05
PHY-3002 : Step(1308): len = 32711, overlap = 30
PHY-3002 : Step(1309): len = 32833.4, overlap = 29.75
PHY-3002 : Step(1310): len = 33678.5, overlap = 28.25
PHY-3002 : Step(1311): len = 33765.6, overlap = 27.25
PHY-3002 : Step(1312): len = 33826.3, overlap = 26
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.88188e-05
PHY-3002 : Step(1313): len = 34093.9, overlap = 25
PHY-3002 : Step(1314): len = 34093.9, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042047s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (111.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960972
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248967
PHY-3002 : Step(1315): len = 39068.1, overlap = 17.5
PHY-3002 : Step(1316): len = 38360.6, overlap = 19.25
PHY-3002 : Step(1317): len = 38543, overlap = 20
PHY-3002 : Step(1318): len = 38592.5, overlap = 19.75
PHY-3002 : Step(1319): len = 38407.8, overlap = 19.75
PHY-3002 : Step(1320): len = 38296.6, overlap = 18.25
PHY-3002 : Step(1321): len = 38194.8, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000497934
PHY-3002 : Step(1322): len = 38611.9, overlap = 15.5
PHY-3002 : Step(1323): len = 38886.5, overlap = 15
PHY-3002 : Step(1324): len = 39009.2, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000995868
PHY-3002 : Step(1325): len = 39242.8, overlap = 14.5
PHY-3002 : Step(1326): len = 39369.6, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40288.7, Over = 0
PHY-3001 : Spreading special nets. 5 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 1.
PHY-3001 : Final: Len = 40280.7, Over = 0
RUN-1003 : finish command "place" in  2.453422s wall, 2.703125s user + 2.531250s system = 5.234375s CPU (213.4%)

RUN-1004 : used memory is 495 MB, reserved memory is 434 MB, peak memory is 677 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 385 to 283
PHY-1001 : Pin misalignment score is improved from 283 to 280
PHY-1001 : Pin misalignment score is improved from 280 to 280
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 140 mslices, 141 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1022 nets
RUN-1001 : 600 nets have 2 pins
RUN-1001 : 292 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82744, over cnt = 40(0%), over = 54, worst = 2
PHY-1002 : len = 82952, over cnt = 25(0%), over = 33, worst = 2
PHY-1002 : len = 82872, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 82440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161635s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (106.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 215 to 49
PHY-1001 : End pin swap;  0.021207s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-1001 : End global routing;  0.478888s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (107.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.114325s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (123.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 144920, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 1.786825s wall, 1.421875s user + 0.984375s system = 2.406250s CPU (134.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143976, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.028596s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (109.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.011870s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 144032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 144032
PHY-1001 : End DR Iter 3; 0.009909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.704435s wall, 2.328125s user + 1.046875s system = 3.375000s CPU (124.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.278344s wall, 2.937500s user + 1.093750s system = 4.031250s CPU (123.0%)

RUN-1004 : used memory is 497 MB, reserved memory is 436 MB, peak memory is 677 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  550   out of   8640    6.37%
#reg                  382   out of   8640    4.42%
#le                   560
  #lut only           178   out of    560   31.79%
  #reg only            10   out of    560    1.79%
  #lut&reg            372   out of    560   66.43%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4059, tnet num: 1020, tinst num: 361, tnode num: 5021, tedge num: 6787.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1020 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 363
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1022, pip num: 9808
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 953 valid insts, and 26558 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.637995s wall, 9.781250s user + 0.359375s system = 10.140625s CPU (619.1%)

RUN-1004 : used memory is 618 MB, reserved memory is 557 MB, peak memory is 682 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 161 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1077 better
SYN-1014 : Optimize round 2
SYN-1032 : 1143/463 useful/useless nets, 914/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          807
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ              50
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |428    |379    |73     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 571 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1848/1 useful/useless nets, 1626/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 277 (3.98), #lev = 9 (2.81)
SYN-3001 : Mapper mapped 910 instances into 292 LUTs, name keeping = 41%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 288 LUT to BLE ...
SYN-4008 : Packed 288 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 301/480 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             2   out of    528    0.38%
  #lut&reg            364   out of    528   68.94%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |528   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.774039s wall, 1.812500s user + 0.125000s system = 1.937500s CPU (109.2%)

RUN-1004 : used memory is 499 MB, reserved memory is 438 MB, peak memory is 682 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 129 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 73 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 347 instances
RUN-1001 : 133 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 305 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 345 instances, 265 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3989, tnet num: 986, tinst num: 345, tnode num: 4935, tedge num: 6678.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072086s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (130.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 177781
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1327): len = 93155.7, overlap = 36
PHY-3002 : Step(1328): len = 52298.2, overlap = 29.25
PHY-3002 : Step(1329): len = 39317.7, overlap = 34.75
PHY-3002 : Step(1330): len = 32698.4, overlap = 38.5
PHY-3002 : Step(1331): len = 30593.8, overlap = 42.75
PHY-3002 : Step(1332): len = 27853, overlap = 49
PHY-3002 : Step(1333): len = 27105.7, overlap = 49.75
PHY-3002 : Step(1334): len = 25463.8, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.46269e-06
PHY-3002 : Step(1335): len = 27459.3, overlap = 43.5
PHY-3002 : Step(1336): len = 28133.7, overlap = 39.25
PHY-3002 : Step(1337): len = 27146.2, overlap = 43.5
PHY-3002 : Step(1338): len = 27349.9, overlap = 43.5
PHY-3002 : Step(1339): len = 27598.6, overlap = 45
PHY-3002 : Step(1340): len = 27261.7, overlap = 44.5
PHY-3002 : Step(1341): len = 27108, overlap = 46.75
PHY-3002 : Step(1342): len = 27117.6, overlap = 46.75
PHY-3002 : Step(1343): len = 27067.2, overlap = 44.25
PHY-3002 : Step(1344): len = 27132.8, overlap = 45.75
PHY-3002 : Step(1345): len = 27142.3, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.92537e-06
PHY-3002 : Step(1346): len = 27748.4, overlap = 43.5
PHY-3002 : Step(1347): len = 27917.2, overlap = 43.25
PHY-3002 : Step(1348): len = 27917.2, overlap = 43.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.85074e-06
PHY-3002 : Step(1349): len = 29056.8, overlap = 41.75
PHY-3002 : Step(1350): len = 29492, overlap = 41.25
PHY-3002 : Step(1351): len = 29853.8, overlap = 40.5
PHY-3002 : Step(1352): len = 29428.5, overlap = 37.75
PHY-3002 : Step(1353): len = 29165.7, overlap = 34
PHY-3002 : Step(1354): len = 29199.8, overlap = 28.75
PHY-3002 : Step(1355): len = 29462.5, overlap = 25.75
PHY-3002 : Step(1356): len = 29561.1, overlap = 27.75
PHY-3002 : Step(1357): len = 29744.8, overlap = 30.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.97015e-05
PHY-3002 : Step(1358): len = 30024, overlap = 27.5
PHY-3002 : Step(1359): len = 30143.2, overlap = 25.25
PHY-3002 : Step(1360): len = 30125, overlap = 20.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.32087e-05
PHY-3002 : Step(1361): len = 30436.5, overlap = 22.5
PHY-3002 : Step(1362): len = 30650.8, overlap = 21.25
PHY-3002 : Step(1363): len = 31023.5, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028989s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (269.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.47795e-07
PHY-3002 : Step(1364): len = 32891.9, overlap = 14.5
PHY-3002 : Step(1365): len = 32891.9, overlap = 14.5
PHY-3002 : Step(1366): len = 32726.9, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.69559e-06
PHY-3002 : Step(1367): len = 32659.3, overlap = 14.75
PHY-3002 : Step(1368): len = 32659.3, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.39118e-06
PHY-3002 : Step(1369): len = 32630.9, overlap = 14.5
PHY-3002 : Step(1370): len = 32648.5, overlap = 14.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.32539e-06
PHY-3002 : Step(1371): len = 32780.6, overlap = 29.75
PHY-3002 : Step(1372): len = 32780.6, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.65078e-06
PHY-3002 : Step(1373): len = 33089.7, overlap = 30.25
PHY-3002 : Step(1374): len = 33089.7, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23154e-05
PHY-3002 : Step(1375): len = 33449.3, overlap = 28
PHY-3002 : Step(1376): len = 33554.4, overlap = 27.25
PHY-3002 : Step(1377): len = 34452.8, overlap = 27
PHY-3002 : Step(1378): len = 34381.9, overlap = 27.5
PHY-3002 : Step(1379): len = 34369.2, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.46308e-05
PHY-3002 : Step(1380): len = 34633.3, overlap = 26.25
PHY-3002 : Step(1381): len = 34633.3, overlap = 26.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45079e-05
PHY-3002 : Step(1382): len = 35458.7, overlap = 23
PHY-3002 : Step(1383): len = 35728.3, overlap = 23
PHY-3002 : Step(1384): len = 36388.7, overlap = 21.5
PHY-3002 : Step(1385): len = 36499.7, overlap = 21
PHY-3002 : Step(1386): len = 36552.5, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078512s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (159.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.963194
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220852
PHY-3002 : Step(1387): len = 39071.1, overlap = 10.75
PHY-3002 : Step(1388): len = 38096.4, overlap = 15.75
PHY-3002 : Step(1389): len = 38212, overlap = 14.75
PHY-3002 : Step(1390): len = 38122.1, overlap = 14.75
PHY-3002 : Step(1391): len = 38031.1, overlap = 14.75
PHY-3002 : Step(1392): len = 37850, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000441703
PHY-3002 : Step(1393): len = 38183.1, overlap = 14.25
PHY-3002 : Step(1394): len = 38405.7, overlap = 14
PHY-3002 : Step(1395): len = 38538.4, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000883407
PHY-3002 : Step(1396): len = 38620.1, overlap = 14.25
PHY-3002 : Step(1397): len = 38730, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004427s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (352.9%)

PHY-3001 : Legalized: Len = 39554.2, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 39708.2, Over = 0
RUN-1003 : finish command "place" in  2.737546s wall, 2.687500s user + 3.000000s system = 5.687500s CPU (207.8%)

RUN-1004 : used memory is 499 MB, reserved memory is 438 MB, peak memory is 682 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 364 to 279
PHY-1001 : Pin misalignment score is improved from 279 to 272
PHY-1001 : Pin misalignment score is improved from 272 to 272
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 347 instances
RUN-1001 : 133 mslices, 132 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 988 nets
RUN-1001 : 553 nets have 2 pins
RUN-1001 : 305 nets have [3 - 5] pins
RUN-1001 : 68 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83432, over cnt = 35(0%), over = 38, worst = 2
PHY-1002 : len = 83616, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 83184, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 83200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 82152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.161135s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (155.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 235 to 56
PHY-1001 : End pin swap;  0.022384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.8%)

PHY-1001 : End global routing;  0.472625s wall, 0.468750s user + 0.093750s system = 0.562500s CPU (119.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.116961s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (200.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143288, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End Routed; 2.040795s wall, 1.906250s user + 0.968750s system = 2.875000s CPU (140.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143096, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.017754s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (264.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143112, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.015033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143048, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143048
PHY-1001 : End DR Iter 3; 0.014440s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (216.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.948762s wall, 2.906250s user + 1.093750s system = 4.000000s CPU (135.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.512518s wall, 3.468750s user + 1.218750s system = 4.687500s CPU (133.5%)

RUN-1004 : used memory is 502 MB, reserved memory is 440 MB, peak memory is 682 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   528
  #lut only           162   out of    528   30.68%
  #reg only             2   out of    528    0.38%
  #lut&reg            364   out of    528   68.94%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 3989, tnet num: 986, tinst num: 345, tnode num: 4935, tedge num: 6678.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 347
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 988, pip num: 9622
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 939 valid insts, and 25812 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.352767s wall, 7.625000s user + 0.468750s system = 8.093750s CPU (598.3%)

RUN-1004 : used memory is 624 MB, reserved memory is 563 MB, peak memory is 686 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1163/463 useful/useless nets, 918/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1931/1 useful/useless nets, 1693/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 290 (4.00), #lev = 9 (2.84)
SYN-3001 : Mapper mapped 951 instances into 305 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 124 adder to BLE ...
SYN-4008 : Packed 124 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 301 LUT to BLE ...
SYN-4008 : Packed 301 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1500 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1334 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 314/500 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  366   out of   8640    4.24%
#le                   558
  #lut only           192   out of    558   34.41%
  #reg only             0   out of    558    0.00%
  #lut&reg            366   out of    558   65.59%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |558   |558   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.962881s wall, 2.234375s user + 0.203125s system = 2.437500s CPU (124.2%)

RUN-1004 : used memory is 481 MB, reserved memory is 422 MB, peak memory is 686 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 130 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 362 instances
RUN-1001 : 140 mslices, 140 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 313 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 360 instances, 280 slices, 15 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4156, tnet num: 1034, tinst num: 360, tnode num: 5110, tedge num: 6967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075962s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (123.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 168954
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1398): len = 81814.5, overlap = 33.75
PHY-3002 : Step(1399): len = 49651.9, overlap = 31.5
PHY-3002 : Step(1400): len = 39348.7, overlap = 31.75
PHY-3002 : Step(1401): len = 35033.4, overlap = 31.25
PHY-3002 : Step(1402): len = 31639.5, overlap = 34.75
PHY-3002 : Step(1403): len = 29691.1, overlap = 36.5
PHY-3002 : Step(1404): len = 28850.8, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.96147e-06
PHY-3002 : Step(1405): len = 31578, overlap = 38.25
PHY-3002 : Step(1406): len = 32256.8, overlap = 36
PHY-3002 : Step(1407): len = 31036.6, overlap = 31
PHY-3002 : Step(1408): len = 30708.5, overlap = 33.25
PHY-3002 : Step(1409): len = 30811.7, overlap = 37.75
PHY-3002 : Step(1410): len = 30001.8, overlap = 38.5
PHY-3002 : Step(1411): len = 29885.3, overlap = 36.5
PHY-3002 : Step(1412): len = 29802.4, overlap = 37.75
PHY-3002 : Step(1413): len = 29828.2, overlap = 37.75
PHY-3002 : Step(1414): len = 29708.4, overlap = 35
PHY-3002 : Step(1415): len = 29332.7, overlap = 30.5
PHY-3002 : Step(1416): len = 29239.3, overlap = 31.25
PHY-3002 : Step(1417): len = 29272.9, overlap = 37.25
PHY-3002 : Step(1418): len = 28519.2, overlap = 38
PHY-3002 : Step(1419): len = 28446.3, overlap = 38.25
PHY-3002 : Step(1420): len = 28575.4, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.92294e-06
PHY-3002 : Step(1421): len = 29209.1, overlap = 31.5
PHY-3002 : Step(1422): len = 29328.3, overlap = 31
PHY-3002 : Step(1423): len = 29380.7, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.58459e-05
PHY-3002 : Step(1424): len = 29922.8, overlap = 28.25
PHY-3002 : Step(1425): len = 30097.1, overlap = 28.25
PHY-3002 : Step(1426): len = 30122.8, overlap = 29.75
PHY-3002 : Step(1427): len = 30160.8, overlap = 27.25
PHY-3002 : Step(1428): len = 30547.3, overlap = 23.75
PHY-3002 : Step(1429): len = 30657.9, overlap = 23.25
PHY-3002 : Step(1430): len = 30646.4, overlap = 25.25
PHY-3002 : Step(1431): len = 30646.4, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013808s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.38775e-07
PHY-3002 : Step(1432): len = 33263.7, overlap = 16.75
PHY-3002 : Step(1433): len = 33084.2, overlap = 17.25
PHY-3002 : Step(1434): len = 32824.5, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67755e-06
PHY-3002 : Step(1435): len = 32727.4, overlap = 19
PHY-3002 : Step(1436): len = 32727.4, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.3551e-06
PHY-3002 : Step(1437): len = 32758.2, overlap = 19
PHY-3002 : Step(1438): len = 32758.2, overlap = 19
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.68596e-06
PHY-3002 : Step(1439): len = 32940.7, overlap = 30.75
PHY-3002 : Step(1440): len = 32940.7, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.37193e-06
PHY-3002 : Step(1441): len = 33083.5, overlap = 30
PHY-3002 : Step(1442): len = 33083.5, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.0788e-06
PHY-3002 : Step(1443): len = 33547, overlap = 27.5
PHY-3002 : Step(1444): len = 33547, overlap = 27.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.32296e-05
PHY-3002 : Step(1445): len = 33965.5, overlap = 26.25
PHY-3002 : Step(1446): len = 34195, overlap = 26.5
PHY-3002 : Step(1447): len = 34995.3, overlap = 23.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.64591e-05
PHY-3002 : Step(1448): len = 35090.9, overlap = 22.5
PHY-3002 : Step(1449): len = 35260.6, overlap = 22.25
PHY-3002 : Step(1450): len = 35518.6, overlap = 22.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.11677e-05
PHY-3002 : Step(1451): len = 36213.4, overlap = 20.75
PHY-3002 : Step(1452): len = 36737.4, overlap = 20.75
PHY-3002 : Step(1453): len = 37980.5, overlap = 16.5
PHY-3002 : Step(1454): len = 37507.3, overlap = 16.75
PHY-3002 : Step(1455): len = 37327.8, overlap = 17
PHY-3002 : Step(1456): len = 37147.2, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.080090s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (117.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00020462
PHY-3002 : Step(1457): len = 40169.1, overlap = 12
PHY-3002 : Step(1458): len = 39138.9, overlap = 15.5
PHY-3002 : Step(1459): len = 39160.6, overlap = 15.75
PHY-3002 : Step(1460): len = 38987.1, overlap = 15.5
PHY-3002 : Step(1461): len = 38844.7, overlap = 14.75
PHY-3002 : Step(1462): len = 38743.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000408187
PHY-3002 : Step(1463): len = 39140, overlap = 14.75
PHY-3002 : Step(1464): len = 39438.6, overlap = 13.5
PHY-3002 : Step(1465): len = 39574.9, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000816373
PHY-3002 : Step(1466): len = 39750.4, overlap = 13.75
PHY-3002 : Step(1467): len = 40009.6, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004462s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40837.6, Over = 0
PHY-3001 : Spreading special nets. 1 out of 1330 tiles have overflows.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 40871.6, Over = 0
RUN-1003 : finish command "place" in  2.681917s wall, 2.578125s user + 3.125000s system = 5.703125s CPU (212.7%)

RUN-1004 : used memory is 487 MB, reserved memory is 427 MB, peak memory is 686 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 392 to 315
PHY-1001 : Pin misalignment score is improved from 315 to 313
PHY-1001 : Pin misalignment score is improved from 313 to 313
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 362 instances
RUN-1001 : 140 mslices, 140 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 313 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83912, over cnt = 45(0%), over = 57, worst = 3
PHY-1002 : len = 84120, over cnt = 31(0%), over = 40, worst = 3
PHY-1002 : len = 84200, over cnt = 10(0%), over = 15, worst = 3
PHY-1002 : len = 81832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165560s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (160.4%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 232 to 58
PHY-1001 : End pin swap;  0.022862s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (205.0%)

PHY-1001 : End global routing;  0.502412s wall, 0.515625s user + 0.156250s system = 0.671875s CPU (133.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.090274s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (121.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 143704, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End Routed; 2.074920s wall, 2.015625s user + 1.125000s system = 3.140625s CPU (151.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 142648, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 1; 0.037154s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (84.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 142816, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.022679s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 142992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 142992
PHY-1001 : End DR Iter 3; 0.013942s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.016343s wall, 2.984375s user + 1.265625s system = 4.250000s CPU (140.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.616138s wall, 3.593750s user + 1.453125s system = 5.046875s CPU (139.6%)

RUN-1004 : used memory is 493 MB, reserved memory is 433 MB, peak memory is 686 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  366   out of   8640    4.24%
#le                   558
  #lut only           192   out of    558   34.41%
  #reg only             0   out of    558    0.00%
  #lut&reg            366   out of    558   65.59%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4156, tnet num: 1034, tinst num: 360, tnode num: 5110, tedge num: 6967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 362
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1036, pip num: 10005
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 899 valid insts, and 26847 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.315199s wall, 7.609375s user + 0.281250s system = 7.890625s CPU (600.0%)

RUN-1004 : used memory is 621 MB, reserved memory is 562 MB, peak memory is 686 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1163/463 useful/useless nets, 918/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1931/1 useful/useless nets, 1693/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 290 (4.00), #lev = 9 (2.84)
SYN-3001 : Mapper mapped 951 instances into 305 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 124 adder to BLE ...
SYN-4008 : Packed 124 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 301 LUT to BLE ...
SYN-4008 : Packed 301 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1500 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1334 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 314/500 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  366   out of   8640    4.24%
#le                   558
  #lut only           192   out of    558   34.41%
  #reg only             0   out of    558    0.00%
  #lut&reg            366   out of    558   65.59%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |558   |558   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  1.955017s wall, 2.421875s user + 0.250000s system = 2.671875s CPU (136.7%)

RUN-1004 : used memory is 503 MB, reserved memory is 443 MB, peak memory is 686 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 130 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 75 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 362 instances
RUN-1001 : 140 mslices, 140 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 313 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 360 instances, 280 slices, 15 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4156, tnet num: 1034, tinst num: 360, tnode num: 5110, tedge num: 6967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075117s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (124.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181975
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1468): len = 81113, overlap = 36
PHY-3002 : Step(1469): len = 51635.5, overlap = 29.75
PHY-3002 : Step(1470): len = 40319.3, overlap = 33.75
PHY-3002 : Step(1471): len = 35302.4, overlap = 36.25
PHY-3002 : Step(1472): len = 31782.6, overlap = 38.25
PHY-3002 : Step(1473): len = 30076.6, overlap = 36
PHY-3002 : Step(1474): len = 28601.1, overlap = 38.5
PHY-3002 : Step(1475): len = 28298.6, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.93799e-06
PHY-3002 : Step(1476): len = 30619.8, overlap = 34.5
PHY-3002 : Step(1477): len = 30967.5, overlap = 27.75
PHY-3002 : Step(1478): len = 30078.6, overlap = 27.75
PHY-3002 : Step(1479): len = 28966.9, overlap = 37.25
PHY-3002 : Step(1480): len = 28519.8, overlap = 40
PHY-3002 : Step(1481): len = 28689.2, overlap = 37.5
PHY-3002 : Step(1482): len = 28883.5, overlap = 35.5
PHY-3002 : Step(1483): len = 28852.4, overlap = 36
PHY-3002 : Step(1484): len = 28410, overlap = 38
PHY-3002 : Step(1485): len = 28327.1, overlap = 38
PHY-3002 : Step(1486): len = 28572.2, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.87598e-06
PHY-3002 : Step(1487): len = 29125, overlap = 32.25
PHY-3002 : Step(1488): len = 29213.2, overlap = 30
PHY-3002 : Step(1489): len = 29234.5, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.5752e-05
PHY-3002 : Step(1490): len = 29643.7, overlap = 25.5
PHY-3002 : Step(1491): len = 29852.6, overlap = 25
PHY-3002 : Step(1492): len = 30263.5, overlap = 23.5
PHY-3002 : Step(1493): len = 30659.8, overlap = 23.5
PHY-3002 : Step(1494): len = 30868.9, overlap = 23.25
PHY-3002 : Step(1495): len = 30864.1, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015804s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (395.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.48596e-07
PHY-3002 : Step(1496): len = 33105.1, overlap = 16.75
PHY-3002 : Step(1497): len = 33105.1, overlap = 16.75
PHY-3002 : Step(1498): len = 32936.2, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29719e-06
PHY-3002 : Step(1499): len = 32872.2, overlap = 16.5
PHY-3002 : Step(1500): len = 32872.2, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.59438e-06
PHY-3002 : Step(1501): len = 32922.4, overlap = 16
PHY-3002 : Step(1502): len = 32922.4, overlap = 16
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.19394e-06
PHY-3002 : Step(1503): len = 32948.4, overlap = 29.5
PHY-3002 : Step(1504): len = 32948.4, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.38788e-06
PHY-3002 : Step(1505): len = 33067.8, overlap = 28.5
PHY-3002 : Step(1506): len = 33067.8, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.47774e-06
PHY-3002 : Step(1507): len = 33232, overlap = 27.5
PHY-3002 : Step(1508): len = 33314.5, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.00395e-05
PHY-3002 : Step(1509): len = 33587.6, overlap = 27.75
PHY-3002 : Step(1510): len = 33587.6, overlap = 27.75
PHY-3002 : Step(1511): len = 33659.2, overlap = 26.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.36482e-05
PHY-3002 : Step(1512): len = 34354.9, overlap = 26.25
PHY-3002 : Step(1513): len = 34447.9, overlap = 26.5
PHY-3002 : Step(1514): len = 34541.9, overlap = 26
PHY-3002 : Step(1515): len = 34607.1, overlap = 26.5
PHY-3002 : Step(1516): len = 34607.1, overlap = 26.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.72965e-05
PHY-3002 : Step(1517): len = 35117.5, overlap = 24.75
PHY-3002 : Step(1518): len = 35350.8, overlap = 23.5
PHY-3002 : Step(1519): len = 36241.1, overlap = 22
PHY-3002 : Step(1520): len = 36013.5, overlap = 22
PHY-3002 : Step(1521): len = 36013.5, overlap = 22
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.45929e-05
PHY-3002 : Step(1522): len = 36668, overlap = 22
PHY-3002 : Step(1523): len = 36951.1, overlap = 22
PHY-3002 : Step(1524): len = 37620.4, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.066754s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (304.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000204619
PHY-3002 : Step(1525): len = 39770, overlap = 11
PHY-3002 : Step(1526): len = 38813, overlap = 18.5
PHY-3002 : Step(1527): len = 38847.1, overlap = 18.25
PHY-3002 : Step(1528): len = 38789.9, overlap = 18
PHY-3002 : Step(1529): len = 38796.4, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000409239
PHY-3002 : Step(1530): len = 39009.8, overlap = 18.75
PHY-3002 : Step(1531): len = 39239.3, overlap = 17.5
PHY-3002 : Step(1532): len = 39446.3, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000818477
PHY-3002 : Step(1533): len = 39675.4, overlap = 17.5
PHY-3002 : Step(1534): len = 39776.6, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40695.2, Over = 0
PHY-3001 : Spreading special nets. 3 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 1.
PHY-3001 : Final: Len = 40775.2, Over = 0
RUN-1003 : finish command "place" in  2.660492s wall, 3.531250s user + 2.765625s system = 6.296875s CPU (236.7%)

RUN-1004 : used memory is 503 MB, reserved memory is 443 MB, peak memory is 686 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 380 to 297
PHY-1001 : Pin misalignment score is improved from 297 to 297
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 362 instances
RUN-1001 : 140 mslices, 140 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 578 nets have 2 pins
RUN-1001 : 313 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 85936, over cnt = 22(0%), over = 26, worst = 2
PHY-1002 : len = 86112, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 86096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.165417s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (151.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 54
PHY-1001 : End pin swap;  0.020713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.4%)

PHY-1001 : End global routing;  0.498377s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (128.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.140277s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 146384, over cnt = 40(0%), over = 40, worst = 1
PHY-1001 : End Routed; 2.355696s wall, 2.125000s user + 1.046875s system = 3.171875s CPU (134.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 146048, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.028932s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (108.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 146056, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.013773s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (113.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 146016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.011178s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (139.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 146016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.013128s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (119.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 146096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 146096
PHY-1001 : End DR Iter 5; 0.011563s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.403639s wall, 3.125000s user + 1.281250s system = 4.406250s CPU (129.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.988786s wall, 3.734375s user + 1.390625s system = 5.125000s CPU (128.5%)

RUN-1004 : used memory is 503 MB, reserved memory is 442 MB, peak memory is 686 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  366   out of   8640    4.24%
#le                   558
  #lut only           192   out of    558   34.41%
  #reg only             0   out of    558    0.00%
  #lut&reg            366   out of    558   65.59%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4156, tnet num: 1034, tinst num: 360, tnode num: 5110, tedge num: 6967.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 362
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1036, pip num: 10069
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 943 valid insts, and 26973 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.379862s wall, 8.000000s user + 0.265625s system = 8.265625s CPU (599.0%)

RUN-1004 : used memory is 627 MB, reserved memory is 567 MB, peak memory is 690 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1163/447 useful/useless nets, 918/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |75     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 18 instances into 5 LUTs, name keeping = 20%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1931/1 useful/useless nets, 1693/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 290 (4.00), #lev = 9 (2.84)
SYN-3001 : Mapper mapped 951 instances into 305 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 124 adder to BLE ...
SYN-4008 : Packed 124 adder and 20 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 301 LUT to BLE ...
SYN-4008 : Packed 301 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 246 SEQ (1500 nodes)...
SYN-4004 : #2: Packed 295 SEQ (1334 nodes)...
SYN-4004 : #3: Packed 296 SEQ (736 nodes)...
SYN-4005 : Packed 296 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 314/500 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  366   out of   8640    4.24%
#le                   558
  #lut only           192   out of    558   34.41%
  #reg only             0   out of    558    0.00%
  #lut&reg            366   out of    558   65.59%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |558   |558   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  2.904683s wall, 2.875000s user + 0.312500s system = 3.187500s CPU (109.7%)

RUN-1004 : used memory is 508 MB, reserved memory is 447 MB, peak memory is 690 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 131 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 76 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 362 instances
RUN-1001 : 140 mslices, 140 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 318 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 360 instances, 280 slices, 15 macros(106 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4149, tnet num: 1034, tinst num: 360, tnode num: 5096, tedge num: 6951.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079630s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (137.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 180149
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1535): len = 82779.5, overlap = 36
PHY-3002 : Step(1536): len = 51034.1, overlap = 31.5
PHY-3002 : Step(1537): len = 40218.7, overlap = 30.25
PHY-3002 : Step(1538): len = 33410.7, overlap = 32.25
PHY-3002 : Step(1539): len = 31548.8, overlap = 33.75
PHY-3002 : Step(1540): len = 30318.4, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.44918e-06
PHY-3002 : Step(1541): len = 32504.3, overlap = 29.75
PHY-3002 : Step(1542): len = 33089.4, overlap = 27.5
PHY-3002 : Step(1543): len = 31346.9, overlap = 31
PHY-3002 : Step(1544): len = 30434.9, overlap = 37.25
PHY-3002 : Step(1545): len = 30493.4, overlap = 39.5
PHY-3002 : Step(1546): len = 30426, overlap = 37.5
PHY-3002 : Step(1547): len = 30372.3, overlap = 37.75
PHY-3002 : Step(1548): len = 30164.5, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.89836e-06
PHY-3002 : Step(1549): len = 30759.4, overlap = 38.25
PHY-3002 : Step(1550): len = 30994.2, overlap = 38.25
PHY-3002 : Step(1551): len = 31275.1, overlap = 38
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.77967e-05
PHY-3002 : Step(1552): len = 31823.3, overlap = 37.75
PHY-3002 : Step(1553): len = 32206.3, overlap = 40
PHY-3002 : Step(1554): len = 32547.1, overlap = 32.75
PHY-3002 : Step(1555): len = 32261.5, overlap = 30
PHY-3002 : Step(1556): len = 32081.3, overlap = 29.75
PHY-3002 : Step(1557): len = 32135.7, overlap = 29.25
PHY-3002 : Step(1558): len = 32233.9, overlap = 26.75
PHY-3002 : Step(1559): len = 32223.5, overlap = 26.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.52044e-05
PHY-3002 : Step(1560): len = 32523.9, overlap = 24.25
PHY-3002 : Step(1561): len = 32698, overlap = 24.25
PHY-3002 : Step(1562): len = 32705.5, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018669s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (167.4%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.43983e-07
PHY-3002 : Step(1563): len = 32340, overlap = 17
PHY-3002 : Step(1564): len = 32288.2, overlap = 18.25
PHY-3002 : Step(1565): len = 31543.1, overlap = 21.5
PHY-3002 : Step(1566): len = 31611.7, overlap = 22
PHY-3002 : Step(1567): len = 31333.7, overlap = 22.25
PHY-3002 : Step(1568): len = 31176.3, overlap = 21.75
PHY-3002 : Step(1569): len = 31084.1, overlap = 21
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.88797e-06
PHY-3002 : Step(1570): len = 30928, overlap = 20.5
PHY-3002 : Step(1571): len = 30928, overlap = 20.5
PHY-3002 : Step(1572): len = 30877.9, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.77593e-06
PHY-3002 : Step(1573): len = 30905.2, overlap = 19.75
PHY-3002 : Step(1574): len = 30905.2, overlap = 19.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.60525e-06
PHY-3002 : Step(1575): len = 31241.3, overlap = 18.25
PHY-3002 : Step(1576): len = 31410.7, overlap = 18
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47488e-06
PHY-3002 : Step(1577): len = 31368.5, overlap = 32.5
PHY-3002 : Step(1578): len = 31368.5, overlap = 32.5
PHY-3002 : Step(1579): len = 31457.2, overlap = 31.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.94975e-06
PHY-3002 : Step(1580): len = 31620.4, overlap = 30.5
PHY-3002 : Step(1581): len = 31702.9, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.09979e-05
PHY-3002 : Step(1582): len = 31943.5, overlap = 29.25
PHY-3002 : Step(1583): len = 32033.5, overlap = 29
PHY-3002 : Step(1584): len = 32905.9, overlap = 25.5
PHY-3002 : Step(1585): len = 32871.6, overlap = 26
PHY-3002 : Step(1586): len = 32871.6, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.19959e-05
PHY-3002 : Step(1587): len = 33175.6, overlap = 25.75
PHY-3002 : Step(1588): len = 33175.6, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.36363e-05
PHY-3002 : Step(1589): len = 34094.7, overlap = 23
PHY-3002 : Step(1590): len = 34352, overlap = 23
PHY-3002 : Step(1591): len = 35075, overlap = 20.5
PHY-3002 : Step(1592): len = 35269.1, overlap = 20.5
PHY-3002 : Step(1593): len = 35337.8, overlap = 21.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.72726e-05
PHY-3002 : Step(1594): len = 35815.4, overlap = 21.5
PHY-3002 : Step(1595): len = 35815.4, overlap = 21.5
PHY-3002 : Step(1596): len = 35751.3, overlap = 22.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000155028
PHY-3002 : Step(1597): len = 36392.7, overlap = 20.75
PHY-3002 : Step(1598): len = 36847.9, overlap = 19.25
PHY-3002 : Step(1599): len = 37348.1, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.164219s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (199.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.961111
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252834
PHY-3002 : Step(1600): len = 38408.8, overlap = 10.25
PHY-3002 : Step(1601): len = 37918.5, overlap = 14
PHY-3002 : Step(1602): len = 37910.2, overlap = 17.5
PHY-3002 : Step(1603): len = 37942.2, overlap = 18.5
PHY-3002 : Step(1604): len = 37937.4, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000505668
PHY-3002 : Step(1605): len = 38075.9, overlap = 18
PHY-3002 : Step(1606): len = 38213, overlap = 17
PHY-3002 : Step(1607): len = 38301.3, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101134
PHY-3002 : Step(1608): len = 38473, overlap = 16.5
PHY-3002 : Step(1609): len = 38600.3, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39548.3, Over = 0
PHY-3001 : Final: Len = 39548.3, Over = 0
RUN-1003 : finish command "place" in  3.092377s wall, 3.406250s user + 3.171875s system = 6.578125s CPU (212.7%)

RUN-1004 : used memory is 508 MB, reserved memory is 447 MB, peak memory is 690 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 388 to 294
PHY-1001 : Pin misalignment score is improved from 294 to 287
PHY-1001 : Pin misalignment score is improved from 287 to 287
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 362 instances
RUN-1001 : 140 mslices, 140 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1036 nets
RUN-1001 : 575 nets have 2 pins
RUN-1001 : 318 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79896, over cnt = 67(0%), over = 86, worst = 3
PHY-1002 : len = 80040, over cnt = 41(0%), over = 55, worst = 3
PHY-1002 : len = 76808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163567s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (114.6%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 208 to 54
PHY-1001 : End pin swap;  0.020855s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.9%)

PHY-1001 : End global routing;  0.510459s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (110.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.098377s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000052s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 138440, over cnt = 89(0%), over = 89, worst = 1
PHY-1001 : End Routed; 1.645977s wall, 1.437500s user + 0.796875s system = 2.234375s CPU (135.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 137336, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 1; 0.061624s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (101.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 137216, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.025540s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (305.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 137296, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 137296
PHY-1001 : End DR Iter 3; 0.015439s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (101.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.653751s wall, 2.437500s user + 0.906250s system = 3.343750s CPU (126.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.264676s wall, 3.031250s user + 1.015625s system = 4.046875s CPU (124.0%)

RUN-1004 : used memory is 511 MB, reserved memory is 451 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  558   out of   8640    6.46%
#reg                  366   out of   8640    4.24%
#le                   558
  #lut only           192   out of    558   34.41%
  #reg only             0   out of    558    0.00%
  #lut&reg            366   out of    558   65.59%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4149, tnet num: 1034, tinst num: 360, tnode num: 5096, tedge num: 6951.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 362
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1036, pip num: 9999
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 930 valid insts, and 26927 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.613081s wall, 9.359375s user + 0.312500s system = 9.671875s CPU (599.6%)

RUN-1004 : used memory is 632 MB, reserved memory is 572 MB, peak memory is 696 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1877/1 useful/useless nets, 1655/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.613494s wall, 3.421875s user + 0.484375s system = 3.906250s CPU (108.1%)

RUN-1004 : used memory is 514 MB, reserved memory is 454 MB, peak memory is 696 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068326s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (160.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175067
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1610): len = 87553.2, overlap = 36
PHY-3002 : Step(1611): len = 50172, overlap = 36.5
PHY-3002 : Step(1612): len = 36989.5, overlap = 30.25
PHY-3002 : Step(1613): len = 31920.6, overlap = 34.25
PHY-3002 : Step(1614): len = 30514.4, overlap = 39
PHY-3002 : Step(1615): len = 27911.2, overlap = 40.5
PHY-3002 : Step(1616): len = 27895.2, overlap = 44.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.90861e-06
PHY-3002 : Step(1617): len = 30241.7, overlap = 37.75
PHY-3002 : Step(1618): len = 30832.2, overlap = 43.5
PHY-3002 : Step(1619): len = 29731.6, overlap = 42
PHY-3002 : Step(1620): len = 29560.7, overlap = 44.25
PHY-3002 : Step(1621): len = 29548.5, overlap = 44.25
PHY-3002 : Step(1622): len = 29186.7, overlap = 45.75
PHY-3002 : Step(1623): len = 28975.3, overlap = 45
PHY-3002 : Step(1624): len = 28939.1, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.81723e-06
PHY-3002 : Step(1625): len = 29614.3, overlap = 43
PHY-3002 : Step(1626): len = 29858, overlap = 43
PHY-3002 : Step(1627): len = 29967.3, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56345e-05
PHY-3002 : Step(1628): len = 31252.7, overlap = 43.25
PHY-3002 : Step(1629): len = 31623.5, overlap = 43.25
PHY-3002 : Step(1630): len = 31749.8, overlap = 43.25
PHY-3002 : Step(1631): len = 31821.9, overlap = 40.75
PHY-3002 : Step(1632): len = 31994.1, overlap = 31.5
PHY-3002 : Step(1633): len = 31690.5, overlap = 36.25
PHY-3002 : Step(1634): len = 31428.2, overlap = 37.75
PHY-3002 : Step(1635): len = 31305.7, overlap = 36.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.82041e-05
PHY-3002 : Step(1636): len = 31981.3, overlap = 34.75
PHY-3002 : Step(1637): len = 32120.3, overlap = 32.5
PHY-3002 : Step(1638): len = 32137.1, overlap = 30
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.64082e-05
PHY-3002 : Step(1639): len = 32154.8, overlap = 27.75
PHY-3002 : Step(1640): len = 32204.4, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032307s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (241.8%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.86187e-07
PHY-3002 : Step(1641): len = 32924.9, overlap = 17.25
PHY-3002 : Step(1642): len = 32919.1, overlap = 17
PHY-3002 : Step(1643): len = 32237.4, overlap = 19.5
PHY-3002 : Step(1644): len = 32055.7, overlap = 20
PHY-3002 : Step(1645): len = 31647.5, overlap = 21
PHY-3002 : Step(1646): len = 31448.2, overlap = 20.25
PHY-3002 : Step(1647): len = 31484.7, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57237e-06
PHY-3002 : Step(1648): len = 31282.6, overlap = 20.75
PHY-3002 : Step(1649): len = 31282.6, overlap = 20.75
PHY-3002 : Step(1650): len = 31208.3, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14475e-06
PHY-3002 : Step(1651): len = 31283.7, overlap = 19.25
PHY-3002 : Step(1652): len = 31283.7, overlap = 19.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50899e-06
PHY-3002 : Step(1653): len = 31319.4, overlap = 33.5
PHY-3002 : Step(1654): len = 31319.4, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9868e-06
PHY-3002 : Step(1655): len = 31616.4, overlap = 31.75
PHY-3002 : Step(1656): len = 31616.4, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65976e-06
PHY-3002 : Step(1657): len = 31824.9, overlap = 30.75
PHY-3002 : Step(1658): len = 31922.8, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.63568e-06
PHY-3002 : Step(1659): len = 32138.4, overlap = 30.25
PHY-3002 : Step(1660): len = 32232.9, overlap = 30.25
PHY-3002 : Step(1661): len = 32705, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.32714e-05
PHY-3002 : Step(1662): len = 32815.2, overlap = 28.5
PHY-3002 : Step(1663): len = 32990.6, overlap = 27
PHY-3002 : Step(1664): len = 33247.3, overlap = 26
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.39564e-05
PHY-3002 : Step(1665): len = 33593.2, overlap = 25.75
PHY-3002 : Step(1666): len = 34013.2, overlap = 25.25
PHY-3002 : Step(1667): len = 34621.6, overlap = 24
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.79129e-05
PHY-3002 : Step(1668): len = 35021.1, overlap = 23.75
PHY-3002 : Step(1669): len = 35377.2, overlap = 23
PHY-3002 : Step(1670): len = 36049.4, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041327s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (226.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280024
PHY-3002 : Step(1671): len = 42002.8, overlap = 15.5
PHY-3002 : Step(1672): len = 40579.7, overlap = 17.75
PHY-3002 : Step(1673): len = 40192.2, overlap = 15.75
PHY-3002 : Step(1674): len = 40082.2, overlap = 16.75
PHY-3002 : Step(1675): len = 39774.7, overlap = 16.25
PHY-3002 : Step(1676): len = 39459.4, overlap = 15
PHY-3002 : Step(1677): len = 39309.2, overlap = 15.5
PHY-3002 : Step(1678): len = 39242.6, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000560048
PHY-3002 : Step(1679): len = 39540, overlap = 13
PHY-3002 : Step(1680): len = 39732, overlap = 13.75
PHY-3002 : Step(1681): len = 39791.4, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011201
PHY-3002 : Step(1682): len = 39982.9, overlap = 13.75
PHY-3002 : Step(1683): len = 40247.9, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40758.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 2.
PHY-3001 : Final: Len = 40758.4, Over = 0
RUN-1003 : finish command "place" in  2.870429s wall, 3.046875s user + 2.703125s system = 5.750000s CPU (200.3%)

RUN-1004 : used memory is 514 MB, reserved memory is 454 MB, peak memory is 696 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 393 to 310
PHY-1001 : Pin misalignment score is improved from 310 to 300
PHY-1001 : Pin misalignment score is improved from 300 to 300
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84632, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 84760, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 84656, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 83880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163131s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (114.9%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 208 to 53
PHY-1001 : End pin swap;  0.023690s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.0%)

PHY-1001 : End global routing;  0.510868s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (113.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136572s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (103.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141216, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 3.138505s wall, 2.953125s user + 1.109375s system = 4.062500s CPU (129.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.052065s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (90.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140208, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.019795s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140344, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.017285s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (90.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140456
PHY-1001 : End DR Iter 4; 0.015832s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (197.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.207711s wall, 4.015625s user + 1.187500s system = 5.203125s CPU (123.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.818959s wall, 4.640625s user + 1.312500s system = 5.953125s CPU (123.5%)

RUN-1004 : used memory is 515 MB, reserved memory is 455 MB, peak memory is 696 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9636
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 919 valid insts, and 25959 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.283718s wall, 7.453125s user + 0.421875s system = 7.875000s CPU (613.5%)

RUN-1004 : used memory is 636 MB, reserved memory is 576 MB, peak memory is 700 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1877/1 useful/useless nets, 1655/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |537   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.879762s wall, 4.750000s user + 0.546875s system = 5.296875s CPU (108.5%)

RUN-1004 : used memory is 516 MB, reserved memory is 456 MB, peak memory is 700 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 59 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 350 instances, 270 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 350, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076839s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1684): len = 90404.8, overlap = 36
PHY-3002 : Step(1685): len = 54491, overlap = 29.25
PHY-3002 : Step(1686): len = 38459.9, overlap = 37.25
PHY-3002 : Step(1687): len = 32093.6, overlap = 45.5
PHY-3002 : Step(1688): len = 30464.1, overlap = 48.25
PHY-3002 : Step(1689): len = 28750.6, overlap = 48
PHY-3002 : Step(1690): len = 27700.6, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.58114e-06
PHY-3002 : Step(1691): len = 31103.9, overlap = 46.25
PHY-3002 : Step(1692): len = 31845.3, overlap = 44
PHY-3002 : Step(1693): len = 30575.8, overlap = 41.25
PHY-3002 : Step(1694): len = 30717.5, overlap = 41
PHY-3002 : Step(1695): len = 30838.2, overlap = 33.25
PHY-3002 : Step(1696): len = 30298.2, overlap = 31.25
PHY-3002 : Step(1697): len = 29522.8, overlap = 30.75
PHY-3002 : Step(1698): len = 28882.4, overlap = 31.5
PHY-3002 : Step(1699): len = 28790.7, overlap = 29
PHY-3002 : Step(1700): len = 28762.9, overlap = 36.25
PHY-3002 : Step(1701): len = 28671.1, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11623e-05
PHY-3002 : Step(1702): len = 29043.5, overlap = 39
PHY-3002 : Step(1703): len = 29188.5, overlap = 39
PHY-3002 : Step(1704): len = 29421.7, overlap = 36.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.23246e-05
PHY-3002 : Step(1705): len = 29936.1, overlap = 35.75
PHY-3002 : Step(1706): len = 30258.8, overlap = 31
PHY-3002 : Step(1707): len = 30632.5, overlap = 26
PHY-3002 : Step(1708): len = 30523.3, overlap = 25
PHY-3002 : Step(1709): len = 30305.9, overlap = 23
PHY-3002 : Step(1710): len = 30288.2, overlap = 24.75
PHY-3002 : Step(1711): len = 30559.6, overlap = 24.5
PHY-3002 : Step(1712): len = 30747.8, overlap = 23.75
PHY-3002 : Step(1713): len = 30956.2, overlap = 21
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.46491e-05
PHY-3002 : Step(1714): len = 31214.5, overlap = 20.75
PHY-3002 : Step(1715): len = 31284.4, overlap = 20.75
PHY-3002 : Step(1716): len = 31313.4, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.94901e-05
PHY-3002 : Step(1717): len = 31430, overlap = 20.75
PHY-3002 : Step(1718): len = 31529.9, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019794s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (157.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00824e-06
PHY-3002 : Step(1719): len = 32768.5, overlap = 16.25
PHY-3002 : Step(1720): len = 32773.2, overlap = 17.25
PHY-3002 : Step(1721): len = 32366.9, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01649e-06
PHY-3002 : Step(1722): len = 32268.8, overlap = 18.5
PHY-3002 : Step(1723): len = 32268.8, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.03298e-06
PHY-3002 : Step(1724): len = 32295.9, overlap = 18.25
PHY-3002 : Step(1725): len = 32314.9, overlap = 18.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.06727e-06
PHY-3002 : Step(1726): len = 32361.6, overlap = 30
PHY-3002 : Step(1727): len = 32361.6, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.13455e-06
PHY-3002 : Step(1728): len = 32594.8, overlap = 29
PHY-3002 : Step(1729): len = 32594.8, overlap = 29
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21922e-05
PHY-3002 : Step(1730): len = 32873.4, overlap = 27.75
PHY-3002 : Step(1731): len = 32873.4, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.80952e-05
PHY-3002 : Step(1732): len = 33237.7, overlap = 26.5
PHY-3002 : Step(1733): len = 33460.1, overlap = 25
PHY-3002 : Step(1734): len = 33870.3, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.61904e-05
PHY-3002 : Step(1735): len = 34098.4, overlap = 24
PHY-3002 : Step(1736): len = 34303.2, overlap = 24.25
PHY-3002 : Step(1737): len = 34900.2, overlap = 24
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.23809e-05
PHY-3002 : Step(1738): len = 35356.7, overlap = 22.5
PHY-3002 : Step(1739): len = 35584.3, overlap = 22.5
PHY-3002 : Step(1740): len = 36340.1, overlap = 20.5
PHY-3002 : Step(1741): len = 36570.2, overlap = 20.25
PHY-3002 : Step(1742): len = 36036.4, overlap = 20.25
PHY-3002 : Step(1743): len = 36036.4, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.125457s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (199.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962500
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000218532
PHY-3002 : Step(1744): len = 38333.7, overlap = 8.75
PHY-3002 : Step(1745): len = 37323.3, overlap = 14.75
PHY-3002 : Step(1746): len = 37197.4, overlap = 16
PHY-3002 : Step(1747): len = 37207.8, overlap = 16.5
PHY-3002 : Step(1748): len = 37062.4, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000437064
PHY-3002 : Step(1749): len = 37235.8, overlap = 16.75
PHY-3002 : Step(1750): len = 37384.7, overlap = 17.25
PHY-3002 : Step(1751): len = 37516, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000874127
PHY-3002 : Step(1752): len = 37615.2, overlap = 13.75
PHY-3002 : Step(1753): len = 37728.2, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004346s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (359.6%)

PHY-3001 : Legalized: Len = 38371.3, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 38483.3, Over = 0
RUN-1003 : finish command "place" in  2.853070s wall, 2.906250s user + 3.343750s system = 6.250000s CPU (219.1%)

RUN-1004 : used memory is 516 MB, reserved memory is 456 MB, peak memory is 700 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 381 to 308
PHY-1001 : Pin misalignment score is improved from 308 to 300
PHY-1001 : Pin misalignment score is improved from 300 to 300
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 352 instances
RUN-1001 : 135 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80920, over cnt = 35(0%), over = 42, worst = 2
PHY-1002 : len = 81048, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 81120, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 79696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 79560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.164709s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (132.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 230 to 61
PHY-1001 : End pin swap;  0.021447s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (145.7%)

PHY-1001 : End global routing;  0.500632s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (112.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.124974s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 140776, over cnt = 55(0%), over = 55, worst = 1
PHY-1001 : End Routed; 1.843830s wall, 1.546875s user + 0.796875s system = 2.343750s CPU (127.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139944, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 1; 0.043945s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (106.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140104, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.015902s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140176, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140176
PHY-1001 : End DR Iter 3; 0.013725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.796194s wall, 2.468750s user + 0.859375s system = 3.328125s CPU (119.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.394515s wall, 3.078125s user + 0.937500s system = 4.015625s CPU (118.3%)

RUN-1004 : used memory is 517 MB, reserved memory is 457 MB, peak memory is 700 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   537
  #lut only           171   out of    537   31.84%
  #reg only            11   out of    537    2.05%
  #lut&reg            355   out of    537   66.11%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 350, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 352
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9637
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 934 valid insts, and 25911 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.591303s wall, 9.531250s user + 0.359375s system = 9.890625s CPU (621.5%)

RUN-1004 : used memory is 637 MB, reserved memory is 578 MB, peak memory is 702 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1877/1 useful/useless nets, 1655/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.636545s wall, 3.312500s user + 0.484375s system = 3.796875s CPU (104.4%)

RUN-1004 : used memory is 519 MB, reserved memory is 459 MB, peak memory is 702 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073696s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (127.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175067
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1754): len = 87553.2, overlap = 36
PHY-3002 : Step(1755): len = 50172, overlap = 36.5
PHY-3002 : Step(1756): len = 36989.5, overlap = 30.25
PHY-3002 : Step(1757): len = 31920.6, overlap = 34.25
PHY-3002 : Step(1758): len = 30514.4, overlap = 39
PHY-3002 : Step(1759): len = 27911.2, overlap = 40.5
PHY-3002 : Step(1760): len = 27895.2, overlap = 44.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.90861e-06
PHY-3002 : Step(1761): len = 30241.7, overlap = 37.75
PHY-3002 : Step(1762): len = 30832.2, overlap = 43.5
PHY-3002 : Step(1763): len = 29731.6, overlap = 42
PHY-3002 : Step(1764): len = 29560.7, overlap = 44.25
PHY-3002 : Step(1765): len = 29548.5, overlap = 44.25
PHY-3002 : Step(1766): len = 29186.7, overlap = 45.75
PHY-3002 : Step(1767): len = 28975.3, overlap = 45
PHY-3002 : Step(1768): len = 28939.1, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.81723e-06
PHY-3002 : Step(1769): len = 29614.3, overlap = 43
PHY-3002 : Step(1770): len = 29858, overlap = 43
PHY-3002 : Step(1771): len = 29967.3, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56345e-05
PHY-3002 : Step(1772): len = 31252.7, overlap = 43.25
PHY-3002 : Step(1773): len = 31623.5, overlap = 43.25
PHY-3002 : Step(1774): len = 31749.8, overlap = 43.25
PHY-3002 : Step(1775): len = 31821.9, overlap = 40.75
PHY-3002 : Step(1776): len = 31994.1, overlap = 31.5
PHY-3002 : Step(1777): len = 31690.5, overlap = 36.25
PHY-3002 : Step(1778): len = 31428.2, overlap = 37.75
PHY-3002 : Step(1779): len = 31305.7, overlap = 36.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.82041e-05
PHY-3002 : Step(1780): len = 31981.3, overlap = 34.75
PHY-3002 : Step(1781): len = 32120.3, overlap = 32.5
PHY-3002 : Step(1782): len = 32137.1, overlap = 30
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.64082e-05
PHY-3002 : Step(1783): len = 32154.8, overlap = 27.75
PHY-3002 : Step(1784): len = 32204.4, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030028s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.86187e-07
PHY-3002 : Step(1785): len = 32924.9, overlap = 17.25
PHY-3002 : Step(1786): len = 32919.1, overlap = 17
PHY-3002 : Step(1787): len = 32237.4, overlap = 19.5
PHY-3002 : Step(1788): len = 32055.7, overlap = 20
PHY-3002 : Step(1789): len = 31647.5, overlap = 21
PHY-3002 : Step(1790): len = 31448.2, overlap = 20.25
PHY-3002 : Step(1791): len = 31484.7, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57237e-06
PHY-3002 : Step(1792): len = 31282.6, overlap = 20.75
PHY-3002 : Step(1793): len = 31282.6, overlap = 20.75
PHY-3002 : Step(1794): len = 31208.3, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14475e-06
PHY-3002 : Step(1795): len = 31283.7, overlap = 19.25
PHY-3002 : Step(1796): len = 31283.7, overlap = 19.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50899e-06
PHY-3002 : Step(1797): len = 31319.4, overlap = 33.5
PHY-3002 : Step(1798): len = 31319.4, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9868e-06
PHY-3002 : Step(1799): len = 31616.4, overlap = 31.75
PHY-3002 : Step(1800): len = 31616.4, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65976e-06
PHY-3002 : Step(1801): len = 31824.9, overlap = 30.75
PHY-3002 : Step(1802): len = 31922.8, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.63568e-06
PHY-3002 : Step(1803): len = 32138.4, overlap = 30.25
PHY-3002 : Step(1804): len = 32232.9, overlap = 30.25
PHY-3002 : Step(1805): len = 32705, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.32714e-05
PHY-3002 : Step(1806): len = 32815.2, overlap = 28.5
PHY-3002 : Step(1807): len = 32990.6, overlap = 27
PHY-3002 : Step(1808): len = 33247.3, overlap = 26
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.39564e-05
PHY-3002 : Step(1809): len = 33593.2, overlap = 25.75
PHY-3002 : Step(1810): len = 34013.2, overlap = 25.25
PHY-3002 : Step(1811): len = 34621.6, overlap = 24
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.79129e-05
PHY-3002 : Step(1812): len = 35021.1, overlap = 23.75
PHY-3002 : Step(1813): len = 35377.2, overlap = 23
PHY-3002 : Step(1814): len = 36049.4, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042408s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (221.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280024
PHY-3002 : Step(1815): len = 42002.8, overlap = 15.5
PHY-3002 : Step(1816): len = 40579.7, overlap = 17.75
PHY-3002 : Step(1817): len = 40192.2, overlap = 15.75
PHY-3002 : Step(1818): len = 40082.2, overlap = 16.75
PHY-3002 : Step(1819): len = 39774.7, overlap = 16.25
PHY-3002 : Step(1820): len = 39459.4, overlap = 15
PHY-3002 : Step(1821): len = 39309.2, overlap = 15.5
PHY-3002 : Step(1822): len = 39242.6, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000560048
PHY-3002 : Step(1823): len = 39540, overlap = 13
PHY-3002 : Step(1824): len = 39732, overlap = 13.75
PHY-3002 : Step(1825): len = 39791.4, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011201
PHY-3002 : Step(1826): len = 39982.9, overlap = 13.75
PHY-3002 : Step(1827): len = 40247.9, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004403s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40758.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 2.
PHY-3001 : Final: Len = 40758.4, Over = 0
RUN-1003 : finish command "place" in  2.875351s wall, 2.578125s user + 3.125000s system = 5.703125s CPU (198.3%)

RUN-1004 : used memory is 519 MB, reserved memory is 459 MB, peak memory is 702 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 393 to 310
PHY-1001 : Pin misalignment score is improved from 310 to 300
PHY-1001 : Pin misalignment score is improved from 300 to 300
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84632, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 84760, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 84656, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 83880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.168388s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 208 to 53
PHY-1001 : End pin swap;  0.021587s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.4%)

PHY-1001 : End global routing;  0.497270s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (100.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.121529s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141216, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 1.995634s wall, 1.734375s user + 0.843750s system = 2.578125s CPU (129.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.038611s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (121.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140208, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.018665s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140344, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.015723s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140456
PHY-1001 : End DR Iter 4; 0.013528s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (346.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.957769s wall, 2.671875s user + 0.906250s system = 3.578125s CPU (121.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.549010s wall, 3.234375s user + 0.968750s system = 4.203125s CPU (118.4%)

RUN-1004 : used memory is 518 MB, reserved memory is 458 MB, peak memory is 702 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9636
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 919 valid insts, and 25959 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.274307s wall, 7.484375s user + 0.343750s system = 7.828125s CPU (614.3%)

RUN-1004 : used memory is 644 MB, reserved memory is 584 MB, peak memory is 706 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1877/1 useful/useless nets, 1655/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  4.775516s wall, 4.562500s user + 0.421875s system = 4.984375s CPU (104.4%)

RUN-1004 : used memory is 525 MB, reserved memory is 465 MB, peak memory is 706 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073180s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (128.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175067
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1828): len = 87553.2, overlap = 36
PHY-3002 : Step(1829): len = 50172, overlap = 36.5
PHY-3002 : Step(1830): len = 36989.5, overlap = 30.25
PHY-3002 : Step(1831): len = 31920.6, overlap = 34.25
PHY-3002 : Step(1832): len = 30514.4, overlap = 39
PHY-3002 : Step(1833): len = 27911.2, overlap = 40.5
PHY-3002 : Step(1834): len = 27895.2, overlap = 44.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.90861e-06
PHY-3002 : Step(1835): len = 30241.7, overlap = 37.75
PHY-3002 : Step(1836): len = 30832.2, overlap = 43.5
PHY-3002 : Step(1837): len = 29731.6, overlap = 42
PHY-3002 : Step(1838): len = 29560.7, overlap = 44.25
PHY-3002 : Step(1839): len = 29548.5, overlap = 44.25
PHY-3002 : Step(1840): len = 29186.7, overlap = 45.75
PHY-3002 : Step(1841): len = 28975.3, overlap = 45
PHY-3002 : Step(1842): len = 28939.1, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.81723e-06
PHY-3002 : Step(1843): len = 29614.3, overlap = 43
PHY-3002 : Step(1844): len = 29858, overlap = 43
PHY-3002 : Step(1845): len = 29967.3, overlap = 43
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.56345e-05
PHY-3002 : Step(1846): len = 31252.7, overlap = 43.25
PHY-3002 : Step(1847): len = 31623.5, overlap = 43.25
PHY-3002 : Step(1848): len = 31749.8, overlap = 43.25
PHY-3002 : Step(1849): len = 31821.9, overlap = 40.75
PHY-3002 : Step(1850): len = 31994.1, overlap = 31.5
PHY-3002 : Step(1851): len = 31690.5, overlap = 36.25
PHY-3002 : Step(1852): len = 31428.2, overlap = 37.75
PHY-3002 : Step(1853): len = 31305.7, overlap = 36.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.82041e-05
PHY-3002 : Step(1854): len = 31981.3, overlap = 34.75
PHY-3002 : Step(1855): len = 32120.3, overlap = 32.5
PHY-3002 : Step(1856): len = 32137.1, overlap = 30
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.64082e-05
PHY-3002 : Step(1857): len = 32154.8, overlap = 27.75
PHY-3002 : Step(1858): len = 32204.4, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038951s wall, 0.000000s user + 0.078125s system = 0.078125s CPU (200.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.86187e-07
PHY-3002 : Step(1859): len = 32924.9, overlap = 17.25
PHY-3002 : Step(1860): len = 32919.1, overlap = 17
PHY-3002 : Step(1861): len = 32237.4, overlap = 19.5
PHY-3002 : Step(1862): len = 32055.7, overlap = 20
PHY-3002 : Step(1863): len = 31647.5, overlap = 21
PHY-3002 : Step(1864): len = 31448.2, overlap = 20.25
PHY-3002 : Step(1865): len = 31484.7, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57237e-06
PHY-3002 : Step(1866): len = 31282.6, overlap = 20.75
PHY-3002 : Step(1867): len = 31282.6, overlap = 20.75
PHY-3002 : Step(1868): len = 31208.3, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14475e-06
PHY-3002 : Step(1869): len = 31283.7, overlap = 19.25
PHY-3002 : Step(1870): len = 31283.7, overlap = 19.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50899e-06
PHY-3002 : Step(1871): len = 31319.4, overlap = 33.5
PHY-3002 : Step(1872): len = 31319.4, overlap = 33.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9868e-06
PHY-3002 : Step(1873): len = 31616.4, overlap = 31.75
PHY-3002 : Step(1874): len = 31616.4, overlap = 31.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.65976e-06
PHY-3002 : Step(1875): len = 31824.9, overlap = 30.75
PHY-3002 : Step(1876): len = 31922.8, overlap = 29.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.63568e-06
PHY-3002 : Step(1877): len = 32138.4, overlap = 30.25
PHY-3002 : Step(1878): len = 32232.9, overlap = 30.25
PHY-3002 : Step(1879): len = 32705, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.32714e-05
PHY-3002 : Step(1880): len = 32815.2, overlap = 28.5
PHY-3002 : Step(1881): len = 32990.6, overlap = 27
PHY-3002 : Step(1882): len = 33247.3, overlap = 26
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.39564e-05
PHY-3002 : Step(1883): len = 33593.2, overlap = 25.75
PHY-3002 : Step(1884): len = 34013.2, overlap = 25.25
PHY-3002 : Step(1885): len = 34621.6, overlap = 24
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.79129e-05
PHY-3002 : Step(1886): len = 35021.1, overlap = 23.75
PHY-3002 : Step(1887): len = 35377.2, overlap = 23
PHY-3002 : Step(1888): len = 36049.4, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046419s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (168.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000280024
PHY-3002 : Step(1889): len = 42002.8, overlap = 15.5
PHY-3002 : Step(1890): len = 40579.7, overlap = 17.75
PHY-3002 : Step(1891): len = 40192.2, overlap = 15.75
PHY-3002 : Step(1892): len = 40082.2, overlap = 16.75
PHY-3002 : Step(1893): len = 39774.7, overlap = 16.25
PHY-3002 : Step(1894): len = 39459.4, overlap = 15
PHY-3002 : Step(1895): len = 39309.2, overlap = 15.5
PHY-3002 : Step(1896): len = 39242.6, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000560048
PHY-3002 : Step(1897): len = 39540, overlap = 13
PHY-3002 : Step(1898): len = 39732, overlap = 13.75
PHY-3002 : Step(1899): len = 39791.4, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0011201
PHY-3002 : Step(1900): len = 39982.9, overlap = 13.75
PHY-3002 : Step(1901): len = 40247.9, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004798s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40758.4, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 2.
PHY-3001 : Final: Len = 40758.4, Over = 0
RUN-1003 : finish command "place" in  3.482700s wall, 3.734375s user + 4.093750s system = 7.828125s CPU (224.8%)

RUN-1004 : used memory is 526 MB, reserved memory is 465 MB, peak memory is 706 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 393 to 310
PHY-1001 : Pin misalignment score is improved from 310 to 300
PHY-1001 : Pin misalignment score is improved from 300 to 300
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 42 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84632, over cnt = 39(0%), over = 45, worst = 2
PHY-1002 : len = 84760, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 84656, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 83880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.171766s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (109.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 208 to 53
PHY-1001 : End pin swap;  0.022151s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.1%)

PHY-1001 : End global routing;  0.496380s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (100.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.144226s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 141216, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 2.058592s wall, 1.921875s user + 0.828125s system = 2.750000s CPU (133.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.039151s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 140208, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.015871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 140344, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.014398s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 140456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140456
PHY-1001 : End DR Iter 4; 0.012342s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.082226s wall, 2.937500s user + 0.906250s system = 3.843750s CPU (124.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.675586s wall, 3.500000s user + 0.953125s system = 4.453125s CPU (121.2%)

RUN-1004 : used memory is 527 MB, reserved memory is 467 MB, peak memory is 706 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9636
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 919 valid insts, and 25959 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.460755s wall, 9.000000s user + 0.328125s system = 9.328125s CPU (638.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 587 MB, peak memory is 712 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1545/1 useful/useless nets, 1309/0 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 163 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1083 better
SYN-1014 : Optimize round 2
SYN-1032 : 1152/446 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1878/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.645454s wall, 3.484375s user + 0.281250s system = 3.765625s CPU (103.3%)

RUN-1004 : used memory is 528 MB, reserved memory is 468 MB, peak memory is 712 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 986 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4006, tnet num: 984, tinst num: 349, tnode num: 4948, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 984 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069875s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (134.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 176212
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1902): len = 110892, overlap = 33.75
PHY-3002 : Step(1903): len = 58553.6, overlap = 37
PHY-3002 : Step(1904): len = 54297.1, overlap = 32.5
PHY-3002 : Step(1905): len = 49888.3, overlap = 32.5
PHY-3002 : Step(1906): len = 46540.5, overlap = 32.5
PHY-3002 : Step(1907): len = 43585.7, overlap = 35
PHY-3002 : Step(1908): len = 41231.2, overlap = 35
PHY-3002 : Step(1909): len = 39231.3, overlap = 35
PHY-3002 : Step(1910): len = 37516.5, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.78643e-06
PHY-3002 : Step(1911): len = 39843.7, overlap = 35.25
PHY-3002 : Step(1912): len = 38665.8, overlap = 31
PHY-3002 : Step(1913): len = 37082.6, overlap = 31.5
PHY-3002 : Step(1914): len = 36125.1, overlap = 31.25
PHY-3002 : Step(1915): len = 35047.3, overlap = 32.5
PHY-3002 : Step(1916): len = 34041, overlap = 33
PHY-3002 : Step(1917): len = 32680.4, overlap = 31.75
PHY-3002 : Step(1918): len = 31797.4, overlap = 35.75
PHY-3002 : Step(1919): len = 31229.3, overlap = 40
PHY-3002 : Step(1920): len = 31161.4, overlap = 41
PHY-3002 : Step(1921): len = 30894.7, overlap = 41.25
PHY-3002 : Step(1922): len = 30599.4, overlap = 42.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15729e-05
PHY-3002 : Step(1923): len = 31224.8, overlap = 42
PHY-3002 : Step(1924): len = 31546.8, overlap = 37.25
PHY-3002 : Step(1925): len = 31640.6, overlap = 35
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31457e-05
PHY-3002 : Step(1926): len = 31966.7, overlap = 34.5
PHY-3002 : Step(1927): len = 32142, overlap = 29.75
PHY-3002 : Step(1928): len = 32456, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018833s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (165.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.60744e-07
PHY-3002 : Step(1929): len = 34801.5, overlap = 18.75
PHY-3002 : Step(1930): len = 34285, overlap = 19.5
PHY-3002 : Step(1931): len = 34115.8, overlap = 21.75
PHY-3002 : Step(1932): len = 34133.3, overlap = 22.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.72149e-06
PHY-3002 : Step(1933): len = 33990.2, overlap = 23
PHY-3002 : Step(1934): len = 33994.8, overlap = 23
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.44297e-06
PHY-3002 : Step(1935): len = 33932.3, overlap = 23
PHY-3002 : Step(1936): len = 33937.7, overlap = 22.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.36644e-06
PHY-3002 : Step(1937): len = 33968.5, overlap = 35
PHY-3002 : Step(1938): len = 34014.6, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.73289e-06
PHY-3002 : Step(1939): len = 34163.6, overlap = 34.25
PHY-3002 : Step(1940): len = 34373.8, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15797e-05
PHY-3002 : Step(1941): len = 34521.3, overlap = 32.25
PHY-3002 : Step(1942): len = 34625.7, overlap = 32.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.22724e-05
PHY-3002 : Step(1943): len = 34821.4, overlap = 32.25
PHY-3002 : Step(1944): len = 35619.7, overlap = 28.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.45447e-05
PHY-3002 : Step(1945): len = 35580.4, overlap = 28.5
PHY-3002 : Step(1946): len = 35895.4, overlap = 26.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.68629e-05
PHY-3002 : Step(1947): len = 35989.8, overlap = 26.25
PHY-3002 : Step(1948): len = 37299, overlap = 24.5
PHY-3002 : Step(1949): len = 37718.4, overlap = 23
PHY-3002 : Step(1950): len = 37803.5, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.37259e-05
PHY-3002 : Step(1951): len = 37954.2, overlap = 21.25
PHY-3002 : Step(1952): len = 38337.7, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000147452
PHY-3002 : Step(1953): len = 38445.9, overlap = 21.5
PHY-3002 : Step(1954): len = 38518.2, overlap = 20.75
PHY-3002 : Step(1955): len = 38784.1, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059229s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (290.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000210255
PHY-3002 : Step(1956): len = 40407.7, overlap = 11.5
PHY-3002 : Step(1957): len = 39816.5, overlap = 16
PHY-3002 : Step(1958): len = 39811.5, overlap = 15.5
PHY-3002 : Step(1959): len = 39882.8, overlap = 18.25
PHY-3002 : Step(1960): len = 39884.5, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00042051
PHY-3002 : Step(1961): len = 40153.6, overlap = 19.5
PHY-3002 : Step(1962): len = 40306.8, overlap = 18.75
PHY-3002 : Step(1963): len = 40380.7, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000784167
PHY-3002 : Step(1964): len = 40585.3, overlap = 17.5
PHY-3002 : Step(1965): len = 40692.5, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41803.6, Over = 0
PHY-3001 : Spreading special nets. 2 out of 1330 tiles have overflows.
PHY-3001 : 4 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 41903.6, Over = 0
RUN-1003 : finish command "place" in  2.537580s wall, 2.640625s user + 2.765625s system = 5.406250s CPU (213.0%)

RUN-1004 : used memory is 529 MB, reserved memory is 468 MB, peak memory is 712 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 384 to 301
PHY-1001 : Pin misalignment score is improved from 301 to 290
PHY-1001 : Pin misalignment score is improved from 290 to 290
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 986 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 323 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81208, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 81288, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 81416, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 80384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160983s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (165.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 200 to 52
PHY-1001 : End pin swap;  0.019829s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.8%)

PHY-1001 : End global routing;  0.480424s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (120.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.103820s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (120.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 5% nets.
PHY-1002 : len = 15160, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.119158s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (118.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15120, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 1; 0.016768s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (186.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 15080, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.015545s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (201.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 15080, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 3; 0.015472s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 15080, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 4; 0.024695s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (126.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 15080, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 5; 0.008479s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (368.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 15080, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.009163s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (170.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 15080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.007626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 15080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.004896s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (638.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 15080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.005946s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 15080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.007586s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (411.9%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 15096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.005722s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 144360, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End Routed; 2.436007s wall, 2.218750s user + 0.781250s system = 3.000000s CPU (123.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 143432, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 1; 0.045405s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (103.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 143032, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 2; 0.025598s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (488.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 143080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.016186s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 143128, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 143128
PHY-1001 : End DR Iter 4; 0.009563s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (326.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.682879s wall, 3.500000s user + 1.031250s system = 4.531250s CPU (123.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.270656s wall, 4.140625s user + 1.093750s system = 5.234375s CPU (122.6%)

RUN-1004 : used memory is 527 MB, reserved memory is 467 MB, peak memory is 712 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4006, tnet num: 984, tinst num: 349, tnode num: 4948, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 984 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 2.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 986, pip num: 9800
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 977 valid insts, and 26313 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.618047s wall, 9.984375s user + 0.421875s system = 10.406250s CPU (643.1%)

RUN-1004 : used memory is 652 MB, reserved memory is 593 MB, peak memory is 714 MB
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file zaklad.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : analyze verilog file al_ip/sample_memory.v
RUN-1002 : start command "elaborate -top fnirsi_1013D"
HDL-1007 : elaborate module fnirsi_1013D in zaklad.v(64)
HDL-1007 : elaborate module pll in al_ip/pll.v(23)
HDL-1007 : elaborate module AL_PHY_PLL(FIN="50.000000",FBCLK_DIV=20,CLKC0_DIV=5,CLKC1_DIV=5,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC1_FPHASE="2",CLKC0_CPHASE=4,CLKC1_CPHASE=5,GMC_GAIN="4",ICP_CURRENT=13,KVCO="4",LPF_CAPACITOR="1",LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(798)
HDL-1007 : elaborate module clockdivider(WIDTH=1,LAST=1) in zaklad.v(6)
HDL-1007 : elaborate module clockdivider(WIDTH=16,LAST=24999) in zaklad.v(6)
HDL-1007 : elaborate module pwmcounter(LAST=1999) in zaklad.v(35)
HDL-1007 : elaborate module pwmcounter(LAST=59999) in zaklad.v(35)
HDL-1007 : elaborate module sample_memory in C:/Users/42190/Documents/AnLogic/FPGA/al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-1200 : Current top model is fnirsi_1013D
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc zaklad.adc"
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[0]   LOCATION = P66; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[1]   LOCATION = P65; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[2]   LOCATION = P64; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[3]   LOCATION = P60; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[4]   LOCATION = P59; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[5]   LOCATION = P58; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[6]   LOCATION = P55; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1A_d[7]   LOCATION = P54; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[0]   LOCATION = P67; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[1]   LOCATION = P68; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[2]   LOCATION = P69; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[3]   LOCATION = P70; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[4]   LOCATION = P71; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[5]   LOCATION = P72; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[6]   LOCATION = P73; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc1B_d[7]   LOCATION = P74; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[0]   LOCATION = P91; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[1]   LOCATION = P90; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[2]   LOCATION = P89; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[3]   LOCATION = P88; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[4]   LOCATION = P87; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[5]   LOCATION = P86; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[6]   LOCATION = P85; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2A_d[7]   LOCATION = P84; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[0]   LOCATION = P98; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[1]   LOCATION = P99; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[2]   LOCATION = P100; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[3]   LOCATION = P101; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[4]   LOCATION = P103; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[5]   LOCATION = P104; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[6]   LOCATION = P105; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_adc2B_d[7]   LOCATION = P106; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_clk   LOCATION = P1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_dcs   LOCATION = P3; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_mcu_rws   LOCATION = P2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i_xtal   LOCATION = P23; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[0]   LOCATION = P135; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[1]   LOCATION = P136; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[2]   LOCATION = P137; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[3]   LOCATION = P138; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[4]   LOCATION = P141; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[5]   LOCATION = P142; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[6]   LOCATION = P143; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  io_mcu_data[7]   LOCATION = P144; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_1   LOCATION = P129; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_ac_dc_2   LOCATION = P132; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encA   LOCATION = P75; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc1_encB   LOCATION = P53; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encA   LOCATION = P110; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_adc2_encB   LOCATION = P83; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  o_offset_1   LOCATION = P112; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_offset_2   LOCATION = P111; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_pwm_display   LOCATION = P42; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  o_relay1_1   LOCATION = P121; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_2   LOCATION = P124; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay1_3   LOCATION = P126; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_1   LOCATION = P128; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_2   LOCATION = P125; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_relay2_3   LOCATION = P127; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  o_1khz_calib   LOCATION = P133; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "fnirsi_1013D"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=16,LAST=24999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=1999)"
SYN-1012 : SanityCheck: Model "pwmcounter(LAST=59999)"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "clockdivider(WIDTH=1,LAST=1)"
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1043 : Mark pll as IO macro for instance pll_inst
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model fnirsi_1013D
SYN-1011 : Flatten model clockdivider(WIDTH=16,LAST=24999)
SYN-1011 : Flatten model pwmcounter(LAST=1999)
SYN-1011 : Flatten model pwmcounter(LAST=59999)
SYN-1011 : Flatten model pll
SYN-1011 : Flatten model clockdivider(WIDTH=1,LAST=1)
SYN-1011 : Flatten model sample_memory
SYN-1016 : Merged 13 instances.
SYN-1014 : Optimize round 1
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 281 onehot mux instances.
SYN-1020 : Optimized 162 distributor mux.
SYN-1016 : Merged 267 instances.
SYN-1015 : Optimize round 1, 1081 better
SYN-1014 : Optimize round 2
SYN-1032 : 1153/447 useful/useless nets, 916/314 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 342 better
SYN-1014 : Optimize round 3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file FPGA_rtl.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Gate Statistics
#Basic gates          806
  #and                213
  #nand                 0
  #or                 173
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               8
  #MX21                18
  #FADD                 0
  #DFF                379
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              49
#MACRO_MUX             20

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------------+
|Instance |Module       |gates  |seq    |macros |
+-----------------------------------------------+
|top      |fnirsi_1013D |427    |379    |74     |
+-----------------------------------------------+

RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea FPGA_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-2001 : Map 60 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "samples/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 236 instances.
SYN-2501 : Optimize round 1, 570 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1030 : Map 1 macro adder
SYN-1031 : Map 1 macro less-than
SYN-2501 : Map 21 macro adder
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 32 instances into 8 LUTs, name keeping = 12%.
SYN-3001 : Mapper mapped 64 instances into 16 LUTs, name keeping = 6%.
SYN-3001 : Mapper mapped 24 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 18 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 4 LUTs, name keeping = 25%.
SYN-3001 : Mapper mapped 16 instances into 2 LUTs, name keeping = 100%.
SYN-1032 : 1879/1 useful/useless nets, 1657/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 276 (4.06), #lev = 10 (2.80)
SYN-3001 : Mapper mapped 937 instances into 291 LUTs, name keeping = 42%.
SYN-3001 : Mapper removed 4 lut buffers
SYN-1001 : Packing model "fnirsi_1013D" ...
SYN-4010 : Pack lib has 43 rtl pack models with 16 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 366 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 117 adder to BLE ...
SYN-4008 : Packed 117 adder and 32 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 287 LUT to BLE ...
SYN-4008 : Packed 287 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 297 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (297 nodes)...
SYN-4004 : #1: Packed 237 SEQ (1437 nodes)...
SYN-4004 : #2: Packed 283 SEQ (1280 nodes)...
SYN-4004 : #3: Packed 284 SEQ (736 nodes)...
SYN-4005 : Packed 284 SEQ with LUT/SLICE
SYN-4006 : 97 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "fnirsi_1013D" (AL_USER_NORMAL) with 300/479 primitive instances ...
RUN-1002 : start command "report_area -file FPGA_gate.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   0   out of     16    0.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module       |le    |lut   |seq   |
+--------------------------------------------+
|top      |fnirsi_1013D |536   |526   |366   |
+--------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea FPGA_gate.area" in  3.579178s wall, 3.203125s user + 0.453125s system = 3.656250s CPU (102.2%)

RUN-1004 : used memory is 532 MB, reserved memory is 472 MB, peak memory is 714 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
RUN-1002 : start command "read_sdc zaklad.sdc"
RUN-1002 : start command "get_nets clk_200MHz"
RUN-1002 : start command "create_clock -name clk_200MHz -period 5 -waveform 0 2 "
RUN-1102 : create_clock: clock name: clk_200MHz, type: 0, period: 5000, rise: 0, fall: 2000.
RUN-1002 : start command "get_ports i_xtal"
RUN-1002 : start command "create_clock -name i_xtal -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: i_xtal, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_clocks i_xtal"
RUN-1002 : start command "set_clock_latency -source 1 "
RUN-1104 : Import SDC file zaklad.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db FPGA_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fnirsi_1013D
SYN-4027 : Net clk_200MHz is clkc0 of pll main_clock/pll_inst.
SYN-4027 : Net clk_RAM is clkc1 of pll main_clock/pll_inst.
SYN-4019 : Net i_xtal_pad is refclk of pll main_clock/pll_inst.
SYN-4024 : Net "i_mcu_clk_pad" drive clk pins.
SYN-4024 : Net "sample_write_clock" drive clk pins.
SYN-4024 : Net "clk_50MHz" drive clk pins.
SYN-4025 : Tag rtl::Net clk_200MHz as clock net
SYN-4025 : Tag rtl::Net clk_50MHz as clock net
SYN-4025 : Tag rtl::Net clk_RAM as clock net
SYN-4025 : Tag rtl::Net i_mcu_clk_pad as clock net
SYN-4025 : Tag rtl::Net i_xtal_pad as clock net
SYN-4025 : Tag rtl::Net sample_write_clock as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net i_mcu_clk_pad to drive 132 clock pins.
SYN-4015 : Create BUFG instance for clk Net sample_write_clock to drive 72 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_50MHz to drive 40 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 349 instances, 269 slices, 13 macros(99 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074888s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (104.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 175216
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1966): len = 139988, overlap = 36
PHY-3002 : Step(1967): len = 125978, overlap = 36
PHY-3002 : Step(1968): len = 119071, overlap = 36
PHY-3002 : Step(1969): len = 108324, overlap = 36
PHY-3002 : Step(1970): len = 101607, overlap = 36
PHY-3002 : Step(1971): len = 93314.7, overlap = 36
PHY-3002 : Step(1972): len = 87815.1, overlap = 29.25
PHY-3002 : Step(1973): len = 80566.5, overlap = 29.25
PHY-3002 : Step(1974): len = 76003.3, overlap = 33.75
PHY-3002 : Step(1975): len = 69887.2, overlap = 31.5
PHY-3002 : Step(1976): len = 66065.8, overlap = 31.5
PHY-3002 : Step(1977): len = 61308.7, overlap = 31.5
PHY-3002 : Step(1978): len = 58104.6, overlap = 31.5
PHY-3002 : Step(1979): len = 54135.1, overlap = 36
PHY-3002 : Step(1980): len = 51470.5, overlap = 36
PHY-3002 : Step(1981): len = 48220.1, overlap = 36
PHY-3002 : Step(1982): len = 45928.4, overlap = 36
PHY-3002 : Step(1983): len = 43266.9, overlap = 36.75
PHY-3002 : Step(1984): len = 41352.8, overlap = 37.5
PHY-3002 : Step(1985): len = 39264.1, overlap = 37.5
PHY-3002 : Step(1986): len = 37675.9, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.7833e-06
PHY-3002 : Step(1987): len = 39048.4, overlap = 29.75
PHY-3002 : Step(1988): len = 38638.1, overlap = 29.75
PHY-3002 : Step(1989): len = 37165.6, overlap = 28.25
PHY-3002 : Step(1990): len = 36148.8, overlap = 28
PHY-3002 : Step(1991): len = 35006.5, overlap = 28.75
PHY-3002 : Step(1992): len = 33988, overlap = 27.75
PHY-3002 : Step(1993): len = 32898.2, overlap = 29.75
PHY-3002 : Step(1994): len = 32150.8, overlap = 29.75
PHY-3002 : Step(1995): len = 31269.2, overlap = 30.5
PHY-3002 : Step(1996): len = 30888.4, overlap = 37.5
PHY-3002 : Step(1997): len = 30891.8, overlap = 37.75
PHY-3002 : Step(1998): len = 30906.9, overlap = 37.75
PHY-3002 : Step(1999): len = 30382.6, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.35666e-05
PHY-3002 : Step(2000): len = 31019.7, overlap = 34
PHY-3002 : Step(2001): len = 31291.5, overlap = 29.25
PHY-3002 : Step(2002): len = 31153.7, overlap = 27
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.57418e-05
PHY-3002 : Step(2003): len = 31527, overlap = 29
PHY-3002 : Step(2004): len = 31836.4, overlap = 27
PHY-3002 : Step(2005): len = 31948.4, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017716s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (441.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.26636e-07
PHY-3002 : Step(2006): len = 33006.7, overlap = 19.25
PHY-3002 : Step(2007): len = 32927.2, overlap = 19.25
PHY-3002 : Step(2008): len = 32918.8, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45327e-06
PHY-3002 : Step(2009): len = 32791.8, overlap = 19.5
PHY-3002 : Step(2010): len = 32703.1, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90655e-06
PHY-3002 : Step(2011): len = 32639.9, overlap = 20
PHY-3002 : Step(2012): len = 32639.9, overlap = 20
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.92915e-06
PHY-3002 : Step(2013): len = 32692.7, overlap = 30.5
PHY-3002 : Step(2014): len = 32830.9, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.85829e-06
PHY-3002 : Step(2015): len = 32744.1, overlap = 29.25
PHY-3002 : Step(2016): len = 33101.1, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53039e-05
PHY-3002 : Step(2017): len = 33077.7, overlap = 28
PHY-3002 : Step(2018): len = 33671.8, overlap = 25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.79863e-05
PHY-3002 : Step(2019): len = 33713.4, overlap = 24.75
PHY-3002 : Step(2020): len = 34919.5, overlap = 22.25
PHY-3002 : Step(2021): len = 35167, overlap = 21.25
PHY-3002 : Step(2022): len = 35226.2, overlap = 21.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.59726e-05
PHY-3002 : Step(2023): len = 35290, overlap = 21.25
PHY-3002 : Step(2024): len = 35817.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.060501s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (129.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.962639
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000221711
PHY-3002 : Step(2025): len = 39504.3, overlap = 15.25
PHY-3002 : Step(2026): len = 38963.8, overlap = 19.75
PHY-3002 : Step(2027): len = 38903.8, overlap = 18.75
PHY-3002 : Step(2028): len = 38812.9, overlap = 17
PHY-3002 : Step(2029): len = 38369.7, overlap = 15.75
PHY-3002 : Step(2030): len = 38176.8, overlap = 15
PHY-3002 : Step(2031): len = 38144.4, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000443422
PHY-3002 : Step(2032): len = 38635.3, overlap = 16
PHY-3002 : Step(2033): len = 38750.6, overlap = 14.75
PHY-3002 : Step(2034): len = 38684.5, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000751288
PHY-3002 : Step(2035): len = 38886.7, overlap = 13.75
PHY-3002 : Step(2036): len = 39030.6, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004325s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39615.6, Over = 0
PHY-3001 : Spreading special nets. 4 out of 1330 tiles have overflows.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 0.
PHY-3001 : Final: Len = 39549.6, Over = 0
RUN-1003 : finish command "place" in  2.705624s wall, 2.984375s user + 3.015625s system = 6.000000s CPU (221.8%)

RUN-1004 : used memory is 532 MB, reserved memory is 472 MB, peak memory is 714 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 381 to 311
PHY-1001 : Pin misalignment score is improved from 311 to 296
PHY-1001 : Pin misalignment score is improved from 296 to 297
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 351 instances
RUN-1001 : 134 mslices, 135 lslices, 60 pads, 16 brams, 0 dsps
RUN-1001 : There are total 987 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 324 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81008, over cnt = 65(0%), over = 90, worst = 2
PHY-1002 : len = 81168, over cnt = 53(0%), over = 74, worst = 2
PHY-1002 : len = 81096, over cnt = 31(0%), over = 51, worst = 2
PHY-1002 : len = 76256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166431s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (122.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 219 to 55
PHY-1001 : End pin swap;  0.021801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.7%)

PHY-1001 : End global routing;  0.485171s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (112.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.122653s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 142688, over cnt = 105(0%), over = 106, worst = 2
PHY-1001 : End Routed; 2.360202s wall, 1.859375s user + 1.140625s system = 3.000000s CPU (127.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 139216, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 1; 0.259579s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (102.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 138872, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 2; 0.048756s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (96.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 138904, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.036938s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (169.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 138936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138936
PHY-1001 : End DR Iter 4; 0.025148s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (186.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.728469s wall, 3.203125s user + 1.281250s system = 4.484375s CPU (120.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.307941s wall, 3.796875s user + 1.343750s system = 5.140625s CPU (119.3%)

RUN-1004 : used memory is 534 MB, reserved memory is 474 MB, peak memory is 714 MB
RUN-1002 : start command "report_area -io_info -file FPGA_phy.area"
RUN-1001 : standard
***Report Model: fnirsi_1013D***

IO Statistics
#IO                    60
  #input               36
  #output              16
  #inout                8

Utilization Statistics
#lut                  526   out of   8640    6.09%
#reg                  366   out of   8640    4.24%
#le                   536
  #lut only           170   out of    536   31.72%
  #reg only            10   out of    536    1.87%
  #lut&reg            356   out of    536   66.42%
#dsp                    0   out of      3    0.00%
#bram                  16   out of     48   33.33%
  #bram9k              16
  #fifo9k               0
#bram32k                0   out of      2    0.00%
#pad                   60   out of     93   64.52%
  #ireg                 0
  #oreg                13
  #treg                 0
#pll                    1   out of      2   50.00%
#gclk                   3   out of     16   18.75%

RUN-1001 : 

RUN-1002 : start command "export_db FPGA_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model fnirsi_1013D.
TMR-2506 : Build timing graph completely. Port num: 25, tpin num: 4007, tnet num: 985, tinst num: 349, tnode num: 4949, tedge num: 6714.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file FPGA_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_200MHz will be routed on clock mesh
PHY-1001 : clock net clk_50MHz_gclk_net will be merged with clock clk_50MHz
PHY-1001 : net clk_RAM will be routed on clock mesh
PHY-1001 : clock net i_mcu_clk_pad_gclk_net will be merged with clock i_mcu_clk_pad
PHY-1001 : net i_xtal_pad will be routed on clock mesh
PHY-1001 : clock net sample_write_clock_gclk_net will be merged with clock sample_write_clock
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 985 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 2.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in FPGA_phy.timing, timing summary in FPGA_phy.tsm.
RUN-1002 : start command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 351
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 987, pip num: 9729
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 951 valid insts, and 26126 bits set as '1'.
BIT-1004 : Generate bits file FPGA.bit.
BIT-1004 : Generate bin file FPGA.bin.
RUN-1003 : finish command "bitgen -bit FPGA.bit -version 0X00 -g ucode:00000000110100100000000000000000 -bin FPGA.bin" in  1.357879s wall, 7.921875s user + 0.375000s system = 8.296875s CPU (611.0%)

RUN-1004 : used memory is 655 MB, reserved memory is 596 MB, peak memory is 718 MB
