

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Tue Nov 10 10:06:17 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Pipeline_unroll
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.954|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9411|  9411|  9411|  9411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7488|  7488|       117|          -|          -|    64|    no    |
        | + Loop 1.1  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Loop 1.2  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Loop 1.3  |    21|    21|        19|          1|          1|     4|    yes   |
        | + Loop 1.4  |    21|    21|        19|          1|          1|     4|    yes   |
        |- Loop 2     |  1920|  1920|         5|          4|          1|   480|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    831|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        0|     30|   2124|   4558|    -|
|Memory           |        2|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    953|    -|
|Register         |        0|      -|   2655|    640|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|     30|   4779|   6982|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|     37|     13|     39|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Reorder_fft_AXILiteS_s_axi_U  |Reorder_fft_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |Reorder_fft_fadd_dEe_U1       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U2       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U3       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U4       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U5       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fadd_dEe_U6       |Reorder_fft_fadd_dEe        |        0|      2|  205|  390|    0|
    |Reorder_fft_fmul_eOg_U7       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U8       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U9       |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U10      |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U11      |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_fmul_eOg_U12      |Reorder_fft_fmul_eOg        |        0|      3|  143|  321|    0|
    |Reorder_fft_mux_4fYi_U13      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U14      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U15      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U16      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U17      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U18      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U19      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U20      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U21      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U22      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U23      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    |Reorder_fft_mux_4fYi_U24      |Reorder_fft_mux_4fYi        |        0|      0|    0|   21|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        0|     30| 2124| 4558|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_reorder_I_U  |Reorder_fft_lut_rbkb  |        1|  0|   0|    0|   480|   10|     1|         4800|
    |lut_reorder_J_U  |Reorder_fft_lut_rcud  |        1|  0|   0|    0|   480|   10|     1|         4800|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        2|  0|   0|    0|   960|   20|     2|         9600|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln41_fu_1388_p2       |     +    |      0|  0|  13|          11|           5|
    |add_ln65_1_fu_960_p2      |     +    |      0|  0|  12|           3|           1|
    |add_ln65_2_fu_1115_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln65_3_fu_1281_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln65_fu_793_p2        |     +    |      0|  0|  12|           3|           1|
    |add_ln84_1_fu_1377_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln84_fu_1056_p2       |     +    |      0|  0|  13|          11|          11|
    |i_fu_1400_p2              |     +    |      0|  0|  15|           9|           1|
    |icmp_ln65_1_fu_954_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln65_2_fu_1109_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln65_3_fu_1275_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln65_fu_787_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln91_fu_1394_p2      |   icmp   |      0|  0|  13|           9|           7|
    |or_ln41_1_fu_1067_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln41_2_fu_1230_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln41_fu_909_p2         |    or    |      0|  0|  10|          10|           3|
    |or_ln43_1_fu_914_p2       |    or    |      0|  0|  10|          10|           3|
    |or_ln43_2_fu_1072_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln43_3_fu_1235_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln43_fu_749_p2         |    or    |      0|  0|  10|          10|           1|
    |or_ln44_1_fu_930_p2       |    or    |      0|  0|  10|          10|           3|
    |or_ln44_2_fu_1088_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln44_3_fu_1251_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln44_fu_766_p2         |    or    |      0|  0|  10|          10|           2|
    |or_ln45_1_fu_935_p2       |    or    |      0|  0|  10|          10|           3|
    |or_ln45_2_fu_1093_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln45_3_fu_1256_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln45_fu_771_p2         |    or    |      0|  0|  10|          10|           2|
    |select_ln75_1_fu_841_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln75_2_fu_990_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln75_3_fu_1008_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln75_4_fu_1145_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln75_5_fu_1163_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln75_6_fu_1311_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln75_7_fu_1329_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln75_fu_823_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln81_1_fu_849_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln81_2_fu_999_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln81_3_fu_1016_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln81_4_fu_1154_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln81_5_fu_1171_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln81_6_fu_1320_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln81_7_fu_1337_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln81_fu_832_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 831|         254|         630|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |Imag_Addr_A_orig                    |  149|         33|   32|       1056|
    |Imag_Din_A                          |   21|          4|   32|        128|
    |Imag_WEN_A                          |    9|          2|    4|          8|
    |Real_r_Addr_A_orig                  |  117|         25|   32|        800|
    |Real_r_Din_A                        |   21|          4|   32|        128|
    |Real_r_WEN_A                        |    9|          2|    4|          8|
    |ap_NS_fsm                           |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter18            |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |    9|          2|    1|          2|
    |ap_phi_mux_c_aux_0_0_phi_fu_520_p4  |    9|          2|    3|          6|
    |ap_phi_mux_c_aux_0_1_phi_fu_532_p4  |    9|          2|    3|          6|
    |ap_phi_mux_c_aux_0_2_phi_fu_544_p4  |    9|          2|    3|          6|
    |ap_phi_mux_c_aux_0_3_phi_fu_556_p4  |    9|          2|    3|          6|
    |ap_phi_mux_i_0_phi_fu_568_p4        |    9|          2|    9|         18|
    |c_0_0_reg_504                       |    9|          2|   11|         22|
    |c_aux_0_0_reg_516                   |    9|          2|    3|          6|
    |c_aux_0_1_reg_528                   |    9|          2|    3|          6|
    |c_aux_0_2_reg_540                   |    9|          2|    3|          6|
    |c_aux_0_3_reg_552                   |    9|          2|    3|          6|
    |grp_fu_575_p1                       |   27|          5|   32|        160|
    |grp_fu_579_p1                       |   27|          5|   32|        160|
    |grp_fu_599_p0                       |   27|          5|   32|        160|
    |grp_fu_599_p1                       |   27|          5|   32|        160|
    |grp_fu_603_p0                       |   27|          5|   32|        160|
    |grp_fu_603_p1                       |   27|          5|   32|        160|
    |grp_fu_607_p0                       |   27|          5|   32|        160|
    |grp_fu_611_p0                       |   27|          5|   32|        160|
    |grp_fu_615_p0                       |   27|          5|   32|        160|
    |grp_fu_619_p0                       |   27|          5|   32|        160|
    |i_0_reg_564                         |    9|          2|    9|         18|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  953|        200|  519|       3892|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |Imag_addr_11_reg_1693     |   8|   0|   10|          2|
    |Imag_addr_12_reg_1713     |   7|   0|   10|          3|
    |Imag_addr_16_reg_1807     |   7|   0|   10|          3|
    |Imag_addr_17_reg_1827     |   6|   0|   10|          4|
    |Imag_addr_1_reg_1480      |   8|   0|   10|          2|
    |Imag_addr_4_reg_1940      |  10|   0|   10|          0|
    |Imag_addr_5_reg_1950      |  10|   0|   10|          0|
    |Imag_addr_6_reg_1574      |   8|   0|   10|          2|
    |Imag_addr_7_reg_1594      |   7|   0|   10|          3|
    |Imag_addr_reg_1460        |   9|   0|   10|          1|
    |Real_addr_13_reg_1688     |   8|   0|   10|          2|
    |Real_addr_14_reg_1708     |   7|   0|   10|          3|
    |Real_addr_18_reg_1802     |   7|   0|   10|          3|
    |Real_addr_19_reg_1822     |   6|   0|   10|          4|
    |Real_addr_2_reg_1455      |   9|   0|   10|          1|
    |Real_addr_3_reg_1475      |   8|   0|   10|          2|
    |Real_addr_4_reg_1935      |  10|   0|   10|          0|
    |Real_addr_5_reg_1945      |  10|   0|   10|          0|
    |Real_addr_8_reg_1569      |   8|   0|   10|          2|
    |Real_addr_9_reg_1589      |   7|   0|   10|          3|
    |add_ln65_1_reg_1618       |   3|   0|    3|          0|
    |add_ln65_2_reg_1732       |   3|   0|    3|          0|
    |add_ln65_3_reg_1851       |   3|   0|    3|          0|
    |add_ln65_reg_1499         |   3|   0|    3|          0|
    |ap_CS_fsm                 |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1   |   1|   0|    1|          0|
    |c_0_0_reg_504             |  11|   0|   11|          0|
    |c_aux_0_0_reg_516         |   3|   0|    3|          0|
    |c_aux_0_1_reg_528         |   3|   0|    3|          0|
    |c_aux_0_2_reg_540         |   3|   0|    3|          0|
    |c_aux_0_3_reg_552         |   3|   0|    3|          0|
    |empty_19_reg_1427         |  10|   0|   10|          0|
    |i_0_reg_564               |   9|   0|    9|          0|
    |i_reg_1915                |   9|   0|    9|          0|
    |icmp_ln65_1_reg_1614      |   1|   0|    1|          0|
    |icmp_ln65_2_reg_1728      |   1|   0|    1|          0|
    |icmp_ln65_3_reg_1847      |   1|   0|    1|          0|
    |icmp_ln65_reg_1495        |   1|   0|    1|          0|
    |icmp_ln91_reg_1911        |   1|   0|    1|          0|
    |indexJ_reg_1930           |  10|   0|   10|          0|
    |or_ln41_1_reg_1673        |   9|   0|   10|          1|
    |or_ln41_2_reg_1787        |   8|   0|   10|          2|
    |or_ln41_reg_1554          |   9|   0|   10|          1|
    |reg_623                   |  32|   0|   32|          0|
    |reg_629                   |  32|   0|   32|          0|
    |reg_634                   |  32|   0|   32|          0|
    |reg_639                   |  32|   0|   32|          0|
    |reg_643                   |  32|   0|   32|          0|
    |reg_647                   |  32|   0|   32|          0|
    |reg_652                   |  32|   0|   32|          0|
    |reg_656                   |  32|   0|   32|          0|
    |reg_661                   |  32|   0|   32|          0|
    |reg_665                   |  32|   0|   32|          0|
    |reg_669                   |  32|   0|   32|          0|
    |reg_673                   |  32|   0|   32|          0|
    |reg_677                   |  32|   0|   32|          0|
    |reg_682                   |  32|   0|   32|          0|
    |reg_687                   |  32|   0|   32|          0|
    |reg_692                   |  32|   0|   32|          0|
    |reg_697                   |  32|   0|   32|          0|
    |reg_702                   |  32|   0|   32|          0|
    |reg_707                   |  32|   0|   32|          0|
    |reg_712                   |  32|   0|   32|          0|
    |reg_717                   |  32|   0|   32|          0|
    |reg_722                   |  32|   0|   32|          0|
    |reg_727                   |  32|   0|   32|          0|
    |reg_732                   |  32|   0|   32|          0|
    |tmp_24_reg_1629           |  32|   0|   32|          0|
    |tmp_29_reg_1743           |  32|   0|   32|          0|
    |tmp_34_reg_1862           |  32|   0|   32|          0|
    |tmp_4_reg_1510            |  32|   0|   32|          0|
    |trunc_ln74_1_reg_1623     |   2|   0|    2|          0|
    |trunc_ln74_2_reg_1737     |   2|   0|    2|          0|
    |trunc_ln74_3_reg_1856     |   2|   0|    2|          0|
    |trunc_ln74_reg_1504       |   2|   0|    2|          0|
    |trunc_ln75_1_reg_1637     |   1|   0|    1|          0|
    |trunc_ln75_2_reg_1751     |   1|   0|    1|          0|
    |trunc_ln75_3_reg_1870     |   1|   0|    1|          0|
    |trunc_ln75_reg_1518       |   1|   0|    1|          0|
    |zext_ln47_1_reg_1559      |   9|   0|   64|         55|
    |zext_ln47_2_reg_1678      |   9|   0|   64|         55|
    |zext_ln47_3_reg_1792      |   8|   0|   64|         56|
    |zext_ln47_4_reg_1609      |   9|   0|   11|          2|
    |zext_ln47_5_reg_1842      |   8|   0|   11|          3|
    |zext_ln47_reg_1445        |  11|   0|   64|         53|
    |zext_ln48_1_reg_1579      |   8|   0|   64|         56|
    |zext_ln48_2_reg_1698      |   8|   0|   64|         56|
    |zext_ln48_3_reg_1812      |   7|   0|   64|         57|
    |zext_ln48_reg_1465        |   9|   0|   64|         55|
    |c_aux_0_0_reg_516         |  64|  32|    3|          0|
    |c_aux_0_1_reg_528         |  64|  32|    3|          0|
    |c_aux_0_2_reg_540         |  64|  32|    3|          0|
    |c_aux_0_3_reg_552         |  64|  32|    3|          0|
    |icmp_ln65_1_reg_1614      |  64|  32|    1|          0|
    |icmp_ln65_2_reg_1728      |  64|  32|    1|          0|
    |icmp_ln65_3_reg_1847      |  64|  32|    1|          0|
    |icmp_ln65_reg_1495        |  64|  32|    1|          0|
    |tmp_24_reg_1629           |  64|  32|   32|          0|
    |tmp_29_reg_1743           |  64|  32|   32|          0|
    |tmp_34_reg_1862           |  64|  32|   32|          0|
    |tmp_4_reg_1510            |  64|  32|   32|          0|
    |trunc_ln74_1_reg_1623     |  64|  32|    2|          0|
    |trunc_ln74_2_reg_1737     |  64|  32|    2|          0|
    |trunc_ln74_3_reg_1856     |  64|  32|    2|          0|
    |trunc_ln74_reg_1504       |  64|  32|    2|          0|
    |trunc_ln75_1_reg_1637     |  64|  32|    1|          0|
    |trunc_ln75_2_reg_1751     |  64|  32|    1|          0|
    |trunc_ln75_3_reg_1870     |  64|  32|    1|          0|
    |trunc_ln75_reg_1518       |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |2655| 640| 2023|        492|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  Reorder_fft | return value |
|interrupt               | out |    1| ap_ctrl_hs |  Reorder_fft | return value |
|Real_r_Addr_A           | out |   32|    bram    |    Real_r    |     array    |
|Real_r_EN_A             | out |    1|    bram    |    Real_r    |     array    |
|Real_r_WEN_A            | out |    4|    bram    |    Real_r    |     array    |
|Real_r_Din_A            | out |   32|    bram    |    Real_r    |     array    |
|Real_r_Dout_A           |  in |   32|    bram    |    Real_r    |     array    |
|Real_r_Clk_A            | out |    1|    bram    |    Real_r    |     array    |
|Real_r_Rst_A            | out |    1|    bram    |    Real_r    |     array    |
|Imag_Addr_A             | out |   32|    bram    |     Imag     |     array    |
|Imag_EN_A               | out |    1|    bram    |     Imag     |     array    |
|Imag_WEN_A              | out |    4|    bram    |     Imag     |     array    |
|Imag_Din_A              | out |   32|    bram    |     Imag     |     array    |
|Imag_Dout_A             |  in |   32|    bram    |     Imag     |     array    |
|Imag_Clk_A              | out |    1|    bram    |     Imag     |     array    |
|Imag_Rst_A              | out |    1|    bram    |     Imag     |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19
  * Pipeline-1: initiation interval (II) = 1, depth = 19
  * Pipeline-2: initiation interval (II) = 1, depth = 19
  * Pipeline-3: initiation interval (II) = 1, depth = 19
  * Pipeline-4: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 112
* Pipeline : 5
  Pipeline-0 : II = 1, D = 19, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
  Pipeline-1 : II = 1, D = 19, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
  Pipeline-2 : II = 1, D = 19, States = { 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
  Pipeline-3 : II = 1, D = 19, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
  Pipeline-4 : II = 4, D = 5, States = { 107 108 109 110 111 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 107 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 28 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 54 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 35 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 80 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 61 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 106 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 87 
106 --> 2 
107 --> 112 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 107 
112 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 115 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:7]   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:10]   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:13]   --->   Operation 119 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:14]   --->   Operation 120 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 121 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%c_0_0 = phi i11 [ 0, %meminst35.preheader ], [ %add_ln41, %hls_label_0_end ]" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 122 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 124 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %.preheader.preheader, label %hls_label_0_begin" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%empty_19 = trunc i11 %c_0_0 to i10" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 126 'trunc' 'empty_19' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln43 = or i10 %empty_19, 1" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 127 'or' 'or_ln43' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %c_0_0 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 128 'zext' 'zext_ln47' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 129 'getelementptr' 'Real_addr' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 130 'load' 'Real_load' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %or_ln43 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 131 'zext' 'zext_ln49' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 132 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 133 'getelementptr' 'Imag_addr' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 134 'load' 'RE_vec_128_c_1' <Predicate = (!tmp_37)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 135 'br' <Predicate = (tmp_37)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln44 = or i10 %empty_19, 2" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 136 'or' 'or_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln45 = or i10 %empty_19, 3" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 137 'or' 'or_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 138 'load' 'Real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i10 %or_ln44 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 139 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 140 'getelementptr' 'Real_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 141 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 142 'load' 'RE_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln45 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 143 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 144 'getelementptr' 'Real_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 145 'getelementptr' 'Imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 146 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 147 [1/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 147 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 148 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 148 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 149 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 149 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 150 'getelementptr' 'Imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 151 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 152 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 153 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 153 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 154 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 155 'getelementptr' 'Imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 156 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 157 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 157 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 158 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 159 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 159 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 160 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 160 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 161 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 161 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 162 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 162 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 163 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 163 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 164 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 164 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 165 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 166 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 167 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 167 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 168 [1/1] (1.76ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 168 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.66>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%c_aux_0_0 = phi i3 [ 0, %hls_label_0_begin ], [ %add_ln65, %hls_label_1 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 169 'phi' 'c_aux_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.13ns)   --->   "%icmp_ln65 = icmp eq i3 %c_aux_0_0, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 170 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (1.65ns)   --->   "%add_ln65 = add i3 %c_aux_0_0, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 172 'add' 'add_ln65' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %hls_label_0, label %hls_label_1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i3 %c_aux_0_0 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 174 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (1.95ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 175 'mux' 'tmp_4' <Predicate = (!icmp_ln65)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i3 %c_aux_0_0 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 176 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln75 = select i1 %trunc_ln75, float %RE_vec_128_d_1, float %RE_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 177 'select' 'select_ln75' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 178 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln81 = select i1 %trunc_ln75, float %IM_vec_128_d_1, float %IM_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 179 'select' 'select_ln81' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 180 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 181 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 181 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 182 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 183 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 183 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 184 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 185 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_4, %select_ln75" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 185 'fmul' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 186 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_4, %select_ln81" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 186 'fmul' 'tmp_8' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.95>
ST_13 : Operation 187 [4/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 187 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.69ns)   --->   "%select_ln75_1 = select i1 %trunc_ln75, float %RE_vec_128_c_1, float %RE_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 188 'select' 'select_ln75_1' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [5/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 189 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [4/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 190 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.69ns)   --->   "%select_ln81_1 = select i1 %trunc_ln75, float %IM_vec_128_c_1, float %IM_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 191 'select' 'select_ln81_1' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 192 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 193 [3/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 193 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 194 [4/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 194 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 195 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 196 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 197 [2/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 197 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [3/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 198 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 199 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 200 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 201 [1/4] (5.70ns)   --->   "%tmp5 = fmul float %tmp_4, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 201 'fmul' 'tmp5' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [2/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 202 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %tmp_4, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 203 'fmul' 'tmp_17' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 204 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 205 [5/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 205 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/5] (7.25ns)   --->   "%tmp_11 = fadd float %tmp_10, %select_ln75_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 206 'fadd' 'tmp_11' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 207 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln81_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 208 'fadd' 'tmp_9' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.66>
ST_18 : Operation 209 [4/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 209 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (1.95ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 210 'mux' 'tmp_14' <Predicate = (!icmp_ln65)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [4/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 211 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 212 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (1.95ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 213 'mux' 'tmp_20' <Predicate = (!icmp_ln65)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 214 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 215 [3/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 215 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 216 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 216 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 217 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 218 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 219 [2/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 219 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 220 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 221 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 222 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 223 [1/5] (7.25ns)   --->   "%tmp_6 = fadd float %tmp5, %Real_load" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 223 'fadd' 'tmp_6' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %tmp_14, %tmp_11" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 224 'fmul' 'tmp_16' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_17, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 225 'fadd' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_20, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 226 'fmul' 'tmp_s' <Predicate = (!icmp_ln65)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 227 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 227 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [5/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 228 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 229 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 229 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [4/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 230 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 231 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 231 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [3/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 232 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 233 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 233 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [2/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 234 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 235 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_16, %tmp_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 235 'fadd' 'tmp_5' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [1/5] (7.25ns)   --->   "%tmp_21 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 236 'fadd' 'tmp_21' <Predicate = (!icmp_ln65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 237 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 238 'specpipeline' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %c_0_0, i32 3, i32 10)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 239 'partselect' 'tmp_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%add_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_23, i3 %c_aux_0_0)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 240 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i11 %add_ln to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 241 'zext' 'zext_ln84' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%Real_addr_10 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 242 'getelementptr' 'Real_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 243 'store' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%Imag_addr_10 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 244 'getelementptr' 'Imag_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (3.25ns)   --->   "store volatile float %tmp_21, float* %Imag_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 245 'store' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 246 'specregionend' 'empty_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 247 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 3.25>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln41 = or i10 %empty_19, 4" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 248 'or' 'or_ln41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i10 %empty_19, 5" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 249 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i10 %or_ln41 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 250 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%Real_addr_6 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47_1" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 251 'getelementptr' 'Real_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [2/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 252 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %or_ln43_1 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 253 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%Real_addr_8 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 254 'getelementptr' 'Real_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "%Imag_addr_6 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 255 'getelementptr' 'Imag_addr_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 256 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 10> <Delay = 3.25>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%or_ln44_1 = or i10 %empty_19, 6" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 257 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln45_1 = or i10 %empty_19, 7" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 258 'or' 'or_ln45_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 259 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i10 %or_ln44_1 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 260 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%Real_addr_7 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48_1" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 261 'getelementptr' 'Real_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [2/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 262 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 263 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 263 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i10 %or_ln45_1 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 264 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%Real_addr_9 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 265 'getelementptr' 'Real_addr_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%Imag_addr_7 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 266 'getelementptr' 'Imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 267 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 11> <Delay = 3.25>
ST_30 : Operation 268 [1/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 268 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 269 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 269 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 270 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 270 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%Imag_addr_8 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47_1" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 271 'getelementptr' 'Imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 272 [2/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 272 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 12> <Delay = 3.25>
ST_31 : Operation 273 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 273 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 274 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 274 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 275 [1/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 275 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 276 [1/1] (0.00ns)   --->   "%Imag_addr_9 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48_1" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 276 'getelementptr' 'Imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 277 [2/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 277 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 13> <Delay = 3.25>
ST_32 : Operation 278 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 278 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 279 [1/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 279 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 280 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 280 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 281 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 281 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 14> <Delay = 3.25>
ST_33 : Operation 282 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 282 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 283 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 283 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 284 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 284 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 285 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 285 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 15> <Delay = 3.25>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 286 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 287 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i10 %or_ln41 to i11" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 288 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 289 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 290 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 290 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 291 [1/1] (1.76ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 291 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 16> <Delay = 7.66>
ST_35 : Operation 292 [1/1] (0.00ns)   --->   "%c_aux_0_1 = phi i3 [ 0, %hls_label_0 ], [ %add_ln65_1, %hls_label_11 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 292 'phi' 'c_aux_0_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 293 [1/1] (1.13ns)   --->   "%icmp_ln65_1 = icmp eq i3 %c_aux_0_1, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 293 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 294 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 294 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 295 [1/1] (1.65ns)   --->   "%add_ln65_1 = add i3 %c_aux_0_1, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 295 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65_1, label %hls_label_01, label %hls_label_11" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i3 %c_aux_0_1 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 297 'trunc' 'trunc_ln74_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_35 : Operation 298 [1/1] (1.95ns)   --->   "%tmp_24 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 298 'mux' 'tmp_24' <Predicate = (!icmp_ln65_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i3 %c_aux_0_1 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 299 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_35 : Operation 300 [1/1] (0.69ns)   --->   "%select_ln75_2 = select i1 %trunc_ln75_1, float %RE_vec_128_d_1_1, float %RE_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 300 'select' 'select_ln75_2' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 301 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 301 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 302 [1/1] (0.69ns)   --->   "%select_ln81_2 = select i1 %trunc_ln75_1, float %IM_vec_128_d_1_1, float %IM_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 302 'select' 'select_ln81_2' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 303 [4/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 303 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 5.70>
ST_36 : Operation 304 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 304 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 305 [3/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 305 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 5.70>
ST_37 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 306 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 307 [2/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 307 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 5.70>
ST_38 : Operation 308 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_24, %select_ln75_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 308 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 309 [1/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_24, %select_ln81_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 309 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 7.95>
ST_39 : Operation 310 [4/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 310 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 311 [1/1] (0.69ns)   --->   "%select_ln75_3 = select i1 %trunc_ln75_1, float %RE_vec_128_c_1_1, float %RE_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 311 'select' 'select_ln75_3' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 312 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 312 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 313 [4/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 313 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 314 [1/1] (0.69ns)   --->   "%select_ln81_3 = select i1 %trunc_ln75_1, float %IM_vec_128_c_1_1, float %IM_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 314 'select' 'select_ln81_3' <Predicate = (!icmp_ln65_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 315 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 315 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 7.25>
ST_40 : Operation 316 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 316 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 317 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 317 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 318 [3/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 318 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 319 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 319 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 7.25>
ST_41 : Operation 320 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 320 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 321 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 321 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 322 [2/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 322 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 323 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 323 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 7.25>
ST_42 : Operation 324 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %tmp_24, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 324 'fmul' 'tmp_15' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 325 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 325 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_24, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 326 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 327 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 7.25>
ST_43 : Operation 328 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 328 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 329 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln75_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 329 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 330 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 330 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 331 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln81_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 331 'fadd' 'tmp_9_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 7.66>
ST_44 : Operation 332 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 332 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 333 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 333 'mux' 'tmp_26' <Predicate = (!icmp_ln65_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 334 [4/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 334 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 335 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 335 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 336 [1/1] (1.95ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 336 'mux' 'tmp_28' <Predicate = (!icmp_ln65_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 337 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 337 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 7.25>
ST_45 : Operation 338 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 338 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 339 [3/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 339 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 340 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 340 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 341 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 341 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 7.25>
ST_46 : Operation 342 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 342 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 343 [2/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 343 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 344 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 344 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 345 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 345 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 7.25>
ST_47 : Operation 346 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_15, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 346 'fadd' 'tmp_1_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 347 [1/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_26, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 347 'fmul' 'tmp_4_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 348 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 348 'fadd' 'tmp_7_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 349 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %tmp_28, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 349 'fmul' 'tmp_1' <Predicate = (!icmp_ln65_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 7.25>
ST_48 : Operation 350 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 350 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 351 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 351 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 7.25>
ST_49 : Operation 352 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 352 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 353 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 353 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 7.25>
ST_50 : Operation 354 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 354 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 355 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 355 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 356 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 356 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 357 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 7.25>
ST_52 : Operation 358 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 358 'fadd' 'tmp_5_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 359 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 359 'fadd' 'tmp_10_1' <Predicate = (!icmp_ln65_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 4.98>
ST_53 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 360 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 361 'specpipeline' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i3 %c_aux_0_1 to i11" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 362 'zext' 'zext_ln74' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 363 [1/1] (1.73ns)   --->   "%add_ln84 = add i11 %zext_ln47_4, %zext_ln74" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 363 'add' 'add_ln84' <Predicate = (!icmp_ln65_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i11 %add_ln84 to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 364 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 365 [1/1] (0.00ns)   --->   "%Real_addr_15 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 365 'getelementptr' 'Real_addr_15' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 366 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 366 'store' <Predicate = (!icmp_ln65_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 367 [1/1] (0.00ns)   --->   "%Imag_addr_15 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 367 'getelementptr' 'Imag_addr_15' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 368 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 368 'store' <Predicate = (!icmp_ln65_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_13) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 369 'specregionend' 'empty_23' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 370 'br' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>

State 54 <SV = 17> <Delay = 3.25>
ST_54 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln41_1 = or i10 %empty_19, 8" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 371 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln43_2 = or i10 %empty_19, 9" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 372 'or' 'or_ln43_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i10 %or_ln41_1 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 373 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 374 [1/1] (0.00ns)   --->   "%Real_addr_11 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47_2" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 374 'getelementptr' 'Real_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 375 [2/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 375 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i10 %or_ln43_2 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 376 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 377 [1/1] (0.00ns)   --->   "%Real_addr_13 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 377 'getelementptr' 'Real_addr_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 378 [1/1] (0.00ns)   --->   "%Imag_addr_11 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 378 'getelementptr' 'Imag_addr_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 379 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 379 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 18> <Delay = 3.25>
ST_55 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln44_2 = or i10 %empty_19, 10" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 380 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln45_2 = or i10 %empty_19, 11" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 381 'or' 'or_ln45_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 382 [1/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 382 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i10 %or_ln44_2 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 383 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 384 [1/1] (0.00ns)   --->   "%Real_addr_12 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48_2" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 384 'getelementptr' 'Real_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 385 [2/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 385 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 386 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 386 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i10 %or_ln45_2 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 387 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 388 [1/1] (0.00ns)   --->   "%Real_addr_14 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 388 'getelementptr' 'Real_addr_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 389 [1/1] (0.00ns)   --->   "%Imag_addr_12 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 389 'getelementptr' 'Imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 390 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 390 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 19> <Delay = 3.25>
ST_56 : Operation 391 [1/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 391 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 392 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 392 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 393 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 393 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 394 [1/1] (0.00ns)   --->   "%Imag_addr_13 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47_2" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 394 'getelementptr' 'Imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 395 [2/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 395 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 20> <Delay = 3.25>
ST_57 : Operation 396 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 396 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 397 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 397 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 398 [1/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 398 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 399 [1/1] (0.00ns)   --->   "%Imag_addr_14 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48_2" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 399 'getelementptr' 'Imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 400 [2/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 400 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 21> <Delay = 3.25>
ST_58 : Operation 401 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 401 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 402 [1/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 402 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 403 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 403 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 404 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 404 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 22> <Delay = 3.25>
ST_59 : Operation 405 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 405 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 406 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 406 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 407 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 407 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 408 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 408 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 23> <Delay = 3.25>
ST_60 : Operation 409 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 409 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 410 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 411 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 411 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 412 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 412 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 413 [1/1] (1.76ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 413 'br' <Predicate = true> <Delay = 1.76>

State 61 <SV = 24> <Delay = 7.66>
ST_61 : Operation 414 [1/1] (0.00ns)   --->   "%c_aux_0_2 = phi i3 [ 0, %hls_label_01 ], [ %add_ln65_2, %hls_label_12 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 414 'phi' 'c_aux_0_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 415 [1/1] (1.13ns)   --->   "%icmp_ln65_2 = icmp eq i3 %c_aux_0_2, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 415 'icmp' 'icmp_ln65_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 416 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 416 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 417 [1/1] (1.65ns)   --->   "%add_ln65_2 = add i3 %c_aux_0_2, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 417 'add' 'add_ln65_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65_2, label %hls_label_02, label %hls_label_12" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = trunc i3 %c_aux_0_2 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 419 'trunc' 'trunc_ln74_2' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_61 : Operation 420 [1/1] (1.95ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 420 'mux' 'tmp_29' <Predicate = (!icmp_ln65_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i3 %c_aux_0_2 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 421 'trunc' 'trunc_ln75_2' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_61 : Operation 422 [1/1] (0.69ns)   --->   "%select_ln75_4 = select i1 %trunc_ln75_2, float %RE_vec_128_d_1_2, float %RE_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 422 'select' 'select_ln75_4' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 423 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 423 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 424 [1/1] (0.69ns)   --->   "%select_ln81_4 = select i1 %trunc_ln75_2, float %IM_vec_128_d_1_2, float %IM_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 424 'select' 'select_ln81_4' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 425 [4/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 425 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 5.70>
ST_62 : Operation 426 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 426 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 427 [3/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 427 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 26> <Delay = 5.70>
ST_63 : Operation 428 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 428 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 429 [2/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 429 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 27> <Delay = 5.70>
ST_64 : Operation 430 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_29, %select_ln75_4" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 430 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 431 [1/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_29, %select_ln81_4" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 431 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 7.95>
ST_65 : Operation 432 [4/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 432 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 433 [1/1] (0.69ns)   --->   "%select_ln75_5 = select i1 %trunc_ln75_2, float %RE_vec_128_c_1_2, float %RE_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 433 'select' 'select_ln75_5' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 434 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 434 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 435 [4/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 435 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 436 [1/1] (0.69ns)   --->   "%select_ln81_5 = select i1 %trunc_ln75_2, float %IM_vec_128_c_1_2, float %IM_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 436 'select' 'select_ln81_5' <Predicate = (!icmp_ln65_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 437 [5/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 437 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 7.25>
ST_66 : Operation 438 [3/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 438 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 439 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 439 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 440 [3/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 440 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 441 [4/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 441 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 30> <Delay = 7.25>
ST_67 : Operation 442 [2/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 442 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 443 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 443 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 444 [2/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 444 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 445 [3/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 445 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 31> <Delay = 7.25>
ST_68 : Operation 446 [1/4] (5.70ns)   --->   "%tmp_22 = fmul float %tmp_29, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 446 'fmul' 'tmp_22' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 447 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 447 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 448 [1/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_29, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 448 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 449 [2/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 449 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 32> <Delay = 7.25>
ST_69 : Operation 450 [5/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 450 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 451 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln75_5" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 451 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 452 [5/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 452 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 453 [1/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln81_5" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 453 'fadd' 'tmp_9_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 33> <Delay = 7.66>
ST_70 : Operation 454 [4/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 454 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 455 [1/1] (1.95ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 455 'mux' 'tmp_30' <Predicate = (!icmp_ln65_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 456 [4/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 456 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 457 [4/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 457 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 458 [1/1] (1.95ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 458 'mux' 'tmp_31' <Predicate = (!icmp_ln65_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 459 [4/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 459 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 34> <Delay = 7.25>
ST_71 : Operation 460 [3/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 460 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 461 [3/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 461 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 462 [3/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 462 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 463 [3/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 463 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 7.25>
ST_72 : Operation 464 [2/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 464 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 465 [2/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 465 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 466 [2/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 466 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 467 [2/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 467 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 36> <Delay = 7.25>
ST_73 : Operation 468 [1/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_22, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 468 'fadd' 'tmp_1_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 469 [1/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_30, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 469 'fmul' 'tmp_4_2' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 470 [1/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 470 'fadd' 'tmp_7_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 471 [1/4] (5.70ns)   --->   "%tmp_2_26 = fmul float %tmp_31, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 471 'fmul' 'tmp_2_26' <Predicate = (!icmp_ln65_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 37> <Delay = 7.25>
ST_74 : Operation 472 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 472 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 473 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 473 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 7.25>
ST_75 : Operation 474 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 474 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 475 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 475 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 7.25>
ST_76 : Operation 476 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 476 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 477 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 477 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 40> <Delay = 7.25>
ST_77 : Operation 478 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 478 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 479 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 479 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 41> <Delay = 7.25>
ST_78 : Operation 480 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 480 'fadd' 'tmp_5_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 481 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_26, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 481 'fadd' 'tmp_10_2' <Predicate = (!icmp_ln65_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 42> <Delay = 3.25>
ST_79 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 482 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 483 'specpipeline' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln41_1, i32 3, i32 9)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 484 'partselect' 'tmp_32' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_33 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_32, i3 %c_aux_0_2)" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 485 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i10 %tmp_33 to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 486 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 487 [1/1] (0.00ns)   --->   "%Real_addr_20 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84_2" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 487 'getelementptr' 'Real_addr_20' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 488 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 488 'store' <Predicate = (!icmp_ln65_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 489 [1/1] (0.00ns)   --->   "%Imag_addr_20 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 489 'getelementptr' 'Imag_addr_20' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 490 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 490 'store' <Predicate = (!icmp_ln65_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 491 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_19) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 491 'specregionend' 'empty_27' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>
ST_79 : Operation 492 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 492 'br' <Predicate = (!icmp_ln65_2)> <Delay = 0.00>

State 80 <SV = 25> <Delay = 3.25>
ST_80 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln41_2 = or i10 %empty_19, 12" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 493 'or' 'or_ln41_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln43_3 = or i10 %empty_19, 13" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 494 'or' 'or_ln43_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i10 %or_ln41_2 to i64" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 495 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 496 [1/1] (0.00ns)   --->   "%Real_addr_16 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln47_3" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 496 'getelementptr' 'Real_addr_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 497 [2/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 497 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i10 %or_ln43_3 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 498 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 499 [1/1] (0.00ns)   --->   "%Real_addr_18 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 499 'getelementptr' 'Real_addr_18' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 500 [1/1] (0.00ns)   --->   "%Imag_addr_16 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 500 'getelementptr' 'Imag_addr_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 501 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 501 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 26> <Delay = 3.25>
ST_81 : Operation 502 [1/1] (0.00ns)   --->   "%or_ln44_3 = or i10 %empty_19, 14" [FFT_test_3/Reorder_FFT.cpp:44]   --->   Operation 502 'or' 'or_ln44_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln45_3 = or i10 %empty_19, 15" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 503 'or' 'or_ln45_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 504 [1/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 504 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i10 %or_ln44_3 to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 505 'zext' 'zext_ln48_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 506 [1/1] (0.00ns)   --->   "%Real_addr_17 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln48_3" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 506 'getelementptr' 'Real_addr_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 507 [2/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 507 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 508 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 508 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i10 %or_ln45_3 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 509 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 510 [1/1] (0.00ns)   --->   "%Real_addr_19 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 510 'getelementptr' 'Real_addr_19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 511 [1/1] (0.00ns)   --->   "%Imag_addr_17 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 511 'getelementptr' 'Imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 512 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 512 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 27> <Delay = 3.25>
ST_82 : Operation 513 [1/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 513 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 514 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 514 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 515 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 515 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 516 [1/1] (0.00ns)   --->   "%Imag_addr_18 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln47_3" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 516 'getelementptr' 'Imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 517 [2/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 517 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 28> <Delay = 3.25>
ST_83 : Operation 518 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 518 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 519 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 519 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 520 [1/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:56]   --->   Operation 520 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 521 [1/1] (0.00ns)   --->   "%Imag_addr_19 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln48_3" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 521 'getelementptr' 'Imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 522 [2/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 522 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 29> <Delay = 3.25>
ST_84 : Operation 523 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 523 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 524 [1/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 524 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 525 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 525 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 526 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 526 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 30> <Delay = 3.25>
ST_85 : Operation 527 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 527 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 528 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 528 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 529 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 529 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 530 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 530 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 86 <SV = 31> <Delay = 3.25>
ST_86 : Operation 531 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 531 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 532 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i10 %or_ln41_2 to i11" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 533 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 534 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 534 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 535 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 535 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 536 [1/1] (1.76ns)   --->   "br label %4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 536 'br' <Predicate = true> <Delay = 1.76>

State 87 <SV = 32> <Delay = 7.66>
ST_87 : Operation 537 [1/1] (0.00ns)   --->   "%c_aux_0_3 = phi i3 [ 0, %hls_label_02 ], [ %add_ln65_3, %hls_label_13 ]" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 537 'phi' 'c_aux_0_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 538 [1/1] (1.13ns)   --->   "%icmp_ln65_3 = icmp eq i3 %c_aux_0_3, -4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 538 'icmp' 'icmp_ln65_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 539 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 539 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 540 [1/1] (1.65ns)   --->   "%add_ln65_3 = add i3 %c_aux_0_3, 1" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 540 'add' 'add_ln65_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 541 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65_3, label %hls_label_0_end, label %hls_label_13" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 541 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln74_3 = trunc i3 %c_aux_0_3 to i2" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 542 'trunc' 'trunc_ln74_3' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_87 : Operation 543 [1/1] (1.95ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 543 'mux' 'tmp_34' <Predicate = (!icmp_ln65_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = trunc i3 %c_aux_0_3 to i1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 544 'trunc' 'trunc_ln75_3' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_87 : Operation 545 [1/1] (0.69ns)   --->   "%select_ln75_6 = select i1 %trunc_ln75_3, float %RE_vec_128_d_1_3, float %RE_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 545 'select' 'select_ln75_6' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 546 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 546 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 547 [1/1] (0.69ns)   --->   "%select_ln81_6 = select i1 %trunc_ln75_3, float %IM_vec_128_d_1_3, float %IM_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 547 'select' 'select_ln81_6' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 548 [4/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 548 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 5.70>
ST_88 : Operation 549 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 549 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 550 [3/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 550 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 5.70>
ST_89 : Operation 551 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 551 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 552 [2/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 552 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 5.70>
ST_90 : Operation 553 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_34, %select_ln75_6" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 553 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 554 [1/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_34, %select_ln81_6" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 554 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 7.95>
ST_91 : Operation 555 [4/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 555 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 556 [1/1] (0.69ns)   --->   "%select_ln75_7 = select i1 %trunc_ln75_3, float %RE_vec_128_c_1_3, float %RE_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 556 'select' 'select_ln75_7' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 557 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 557 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 558 [4/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 558 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 559 [1/1] (0.69ns)   --->   "%select_ln81_7 = select i1 %trunc_ln75_3, float %IM_vec_128_c_1_3, float %IM_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 559 'select' 'select_ln81_7' <Predicate = (!icmp_ln65_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 560 [5/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 560 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 37> <Delay = 7.25>
ST_92 : Operation 561 [3/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 561 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 562 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 562 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 563 [3/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 563 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 564 [4/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 564 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 7.25>
ST_93 : Operation 565 [2/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 565 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 566 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 566 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 567 [2/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 567 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 568 [3/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 568 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 7.25>
ST_94 : Operation 569 [1/4] (5.70ns)   --->   "%tmp_27 = fmul float %tmp_34, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 569 'fmul' 'tmp_27' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 570 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 570 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 571 [1/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_34, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 571 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 572 [2/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 572 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 7.25>
ST_95 : Operation 573 [5/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 573 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 574 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln75_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 574 'fadd' 'tmp_3_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 575 [5/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 575 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 576 [1/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln81_7" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 576 'fadd' 'tmp_9_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 7.66>
ST_96 : Operation 577 [4/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 577 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 578 [1/1] (1.95ns)   --->   "%tmp_35 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln74_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 578 'mux' 'tmp_35' <Predicate = (!icmp_ln65_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 579 [4/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 579 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 580 [4/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 580 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 581 [1/1] (1.95ns)   --->   "%tmp_36 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln74_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 581 'mux' 'tmp_36' <Predicate = (!icmp_ln65_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 582 [4/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 582 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 42> <Delay = 7.25>
ST_97 : Operation 583 [3/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 583 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 584 [3/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 584 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 585 [3/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 585 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 586 [3/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 586 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 7.25>
ST_98 : Operation 587 [2/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 587 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 588 [2/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 588 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 589 [2/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 589 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 590 [2/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 590 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 7.25>
ST_99 : Operation 591 [1/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_27, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 591 'fadd' 'tmp_1_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 592 [1/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_35, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 592 'fmul' 'tmp_4_3' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 593 [1/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:80]   --->   Operation 593 'fadd' 'tmp_7_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 594 [1/4] (5.70ns)   --->   "%tmp_3_30 = fmul float %tmp_36, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 594 'fmul' 'tmp_3_30' <Predicate = (!icmp_ln65_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 7.25>
ST_100 : Operation 595 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 595 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 596 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 596 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 7.25>
ST_101 : Operation 597 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 597 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 598 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 598 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 7.25>
ST_102 : Operation 599 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 599 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 600 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 600 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 48> <Delay = 7.25>
ST_103 : Operation 601 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 601 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 602 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 602 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 7.25>
ST_104 : Operation 603 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 603 'fadd' 'tmp_5_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 604 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_30, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 604 'fadd' 'tmp_10_3' <Predicate = (!icmp_ln65_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 50> <Delay = 4.98>
ST_105 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 605 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:66]   --->   Operation 606 'specpipeline' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i3 %c_aux_0_3 to i11" [FFT_test_3/Reorder_FFT.cpp:74]   --->   Operation 607 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 608 [1/1] (1.73ns)   --->   "%add_ln84_1 = add i11 %zext_ln47_5, %zext_ln74_1" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 608 'add' 'add_ln84_1' <Predicate = (!icmp_ln65_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i11 %add_ln84_1 to i64" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 609 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 610 [1/1] (0.00ns)   --->   "%Real_addr_21 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln84_3" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 610 'getelementptr' 'Real_addr_21' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 611 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:84]   --->   Operation 611 'store' <Predicate = (!icmp_ln65_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 612 [1/1] (0.00ns)   --->   "%Imag_addr_21 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln84_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 612 'getelementptr' 'Imag_addr_21' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 613 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 613 'store' <Predicate = (!icmp_ln65_3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 614 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_25) nounwind" [FFT_test_3/Reorder_FFT.cpp:87]   --->   Operation 614 'specregionend' 'empty_31' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>
ST_105 : Operation 615 [1/1] (0.00ns)   --->   "br label %4" [FFT_test_3/Reorder_FFT.cpp:65]   --->   Operation 615 'br' <Predicate = (!icmp_ln65_3)> <Delay = 0.00>

State 106 <SV = 33> <Delay = 1.63>
ST_106 : Operation 616 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_18) nounwind" [FFT_test_3/Reorder_FFT.cpp:89]   --->   Operation 616 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 617 [1/1] (1.63ns)   --->   "%add_ln41 = add i11 %c_0_0, 16" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 617 'add' 'add_ln41' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 618 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:41]   --->   Operation 618 'br' <Predicate = true> <Delay = 0.00>

State 107 <SV = 2> <Delay = 3.25>
ST_107 : Operation 619 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 619 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 620 [1/1] (1.66ns)   --->   "%icmp_ln91 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 620 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 621 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 621 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 622 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 622 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 623 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %5, label %hls_label_2" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 624 'zext' 'zext_ln96' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_107 : Operation 625 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 625 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_107 : Operation 626 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 626 'load' 'indexI' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_107 : Operation 627 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 627 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_107 : Operation 628 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 628 'load' 'indexJ' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>

State 108 <SV = 3> <Delay = 6.50>
ST_108 : Operation 629 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 629 'load' 'indexI' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_108 : Operation 630 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 630 'load' 'indexJ' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_108 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 631 'zext' 'zext_ln99' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_108 : Operation 632 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 632 'getelementptr' 'Real_addr_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_108 : Operation 633 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 633 'load' 'tempr' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 634 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 634 'getelementptr' 'Imag_addr_4' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_108 : Operation 635 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 635 'load' 'tempi' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 4> <Delay = 3.25>
ST_109 : Operation 636 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 636 'load' 'tempr' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 637 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 637 'load' 'tempi' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 638 'zext' 'zext_ln101' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_109 : Operation 639 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 639 'getelementptr' 'Real_addr_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_109 : Operation 640 [2/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 640 'load' 'Real_load_5' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 641 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 641 'getelementptr' 'Imag_addr_5' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_109 : Operation 642 [2/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 642 'load' 'Imag_load_7' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 5> <Delay = 6.50>
ST_110 : Operation 643 [1/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 643 'load' 'Real_load_5' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 644 [1/1] (3.25ns)   --->   "store volatile float %Real_load_5, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 644 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 645 [1/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 645 'load' 'Imag_load_7' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 646 [1/1] (3.25ns)   --->   "store volatile float %Imag_load_7, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 646 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 111 <SV = 6> <Delay = 3.25>
ST_111 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_1_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 647 'specregionbegin' 'tmp_1_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_111 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 648 'specpipeline' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_111 : Operation 649 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 649 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 650 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 650 'store' <Predicate = (!icmp_ln91)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 651 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1_33) nounwind" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 651 'specregionend' 'empty_34' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_111 : Operation 652 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:91]   --->   Operation 652 'br' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 112 <SV = 3> <Delay = 0.00>
ST_112 : Operation 653 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:107]   --->   Operation 653 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Real_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ Imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ lut_reorder_I]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lut_reorder_J]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln7  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln13   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln14   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln41            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_0_0              (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37             (bitselect        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln41            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_19           (trunc            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
or_ln43            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47          (zext             ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr          (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_2        (getelementptr    ) [ 00011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr          (getelementptr    ) [ 00011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
or_ln44            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln45            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load          (load             ) [ 00001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln48          (zext             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_1        (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1     (load             ) [ 00001111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln51          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_3        (getelementptr    ) [ 00001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_1        (getelementptr    ) [ 00001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_1        (load             ) [ 00000111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_1     (load             ) [ 00000111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_2        (getelementptr    ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0     (load             ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load          (load             ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_3        (getelementptr    ) [ 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0     (load             ) [ 00000001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load_1        (load             ) [ 00000001111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_0     (load             ) [ 00000000111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_1     (load             ) [ 00000000111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (specregionbegin  ) [ 00000000011111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_0     (load             ) [ 00000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_1     (load             ) [ 00000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_0          (phi              ) [ 00000000011111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln65          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_18           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln65           (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln65            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln74         (trunc            ) [ 00000000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4              (mux              ) [ 00000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln75         (trunc            ) [ 00000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln75        (select           ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln81        (select           ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10             (fmul             ) [ 00000000010001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8              (fmul             ) [ 00000000010001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln75_1      (select           ) [ 00000000010000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln81_1      (select           ) [ 00000000010000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp5               (fmul             ) [ 00000000010000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17             (fmul             ) [ 00000000010000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (fadd             ) [ 00000000010000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (fadd             ) [ 00000000010000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14             (mux              ) [ 00000000010000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20             (mux              ) [ 00000000010000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (fadd             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16             (fmul             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (fadd             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (fmul             ) [ 00000000010000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (fadd             ) [ 00000000010000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21             (fadd             ) [ 00000000010000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln66  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_10       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln84         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_10       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_20           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
or_ln41            (or               ) [ 00000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln43_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_1        (zext             ) [ 00000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_6        (getelementptr    ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_8        (getelementptr    ) [ 00000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_6        (getelementptr    ) [ 00000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln44_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln45_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_7        (load             ) [ 00000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000]
zext_ln48_1        (zext             ) [ 00000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_7        (getelementptr    ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1_1   (load             ) [ 00000000000000000000000000000011111111111111111111111100000000000000000000000000000000000000000000000000000000000]
zext_ln51_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_9        (getelementptr    ) [ 00000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_7        (getelementptr    ) [ 00000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_8        (load             ) [ 00000000000000000000000000000001111111111111111111111100000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_1_1   (load             ) [ 00000000000000000000000000000001111111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_addr_8        (getelementptr    ) [ 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0_1   (load             ) [ 00000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_load_9        (load             ) [ 00000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_addr_9        (getelementptr    ) [ 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0_1   (load             ) [ 00000000000000000000000000000000011111111111111111111100000000000000000000000000000000000000000000000000000000000]
Imag_load_10       (load             ) [ 00000000000000000000000000000000011111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_0_1   (load             ) [ 00000000000000000000000000000000001111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_c_1_1   (load             ) [ 00000000000000000000000000000000001111111111111111111100000000000000000000000000000000000000000000000000000000000]
empty_17           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (specregionbegin  ) [ 00000000000000000000000000000000000111111111111111111111111110000000000000000000000000000000000000000000000000000]
zext_ln47_4        (zext             ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_0_1   (load             ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
IM_vec_128_d_1_1   (load             ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_1          (phi              ) [ 00000000000000000000000000000000000111111111111111111100000000000000000000000000000000000000000000000000000000000]
icmp_ln65_1        (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_22           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln65_1         (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln65            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln74_1       (trunc            ) [ 00000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000000000000000000000000]
tmp_24             (mux              ) [ 00000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln75_1       (trunc            ) [ 00000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln75_2      (select           ) [ 00000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln81_2      (select           ) [ 00000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1            (fmul             ) [ 00000000000000000000000000000000000100011111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_1            (fmul             ) [ 00000000000000000000000000000000000100011111000000000000000000000000000000000000000000000000000000000000000000000]
select_ln75_3      (select           ) [ 00000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000000000000000000]
select_ln81_3      (select           ) [ 00000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15             (fmul             ) [ 00000000000000000000000000000000000100000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_6_1            (fmul             ) [ 00000000000000000000000000000000000100000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_3_1            (fadd             ) [ 00000000000000000000000000000000000100000000111100000000000000000000000000000000000000000000000000000000000000000]
tmp_9_1            (fadd             ) [ 00000000000000000000000000000000000100000000111100000000000000000000000000000000000000000000000000000000000000000]
tmp_26             (mux              ) [ 00000000000000000000000000000000000100000000011100000000000000000000000000000000000000000000000000000000000000000]
tmp_28             (mux              ) [ 00000000000000000000000000000000000100000000011100000000000000000000000000000000000000000000000000000000000000000]
tmp_1_1            (fadd             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_4_1            (fmul             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_7_1            (fadd             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_1              (fmul             ) [ 00000000000000000000000000000000000100000000000011111000000000000000000000000000000000000000000000000000000000000]
tmp_5_1            (fadd             ) [ 00000000000000000000000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_10_1           (fadd             ) [ 00000000000000000000000000000000000100000000000000000100000000000000000000000000000000000000000000000000000000000]
tmp_13             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln66  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_15       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln84         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_15       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_23           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
or_ln41_1          (or               ) [ 00000000000000000000000000000000000000000000000000000001111111111111111111111111000000000000000000000000000000000]
or_ln43_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000]
Real_addr_11       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000]
zext_ln49_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_13       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
Imag_addr_11       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
or_ln44_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln45_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_14       (load             ) [ 00000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000]
zext_ln48_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000]
Real_addr_12       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000111111111111111111111111000000000000000000000000000000000]
zext_ln51_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_14       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
Imag_addr_12       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
Real_load_15       (load             ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111000000000000000000000000000000000]
RE_vec_128_d_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111000000000000000000000000000000000]
Imag_addr_13       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000]
RE_vec_128_c_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111000000000000000000000000000000000]
Imag_load_15       (load             ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111000000000000000000000000000000000]
Imag_addr_14       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000]
RE_vec_128_d_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000000]
Imag_load_16       (load             ) [ 00000000000000000000000000000000000000000000000000000000000111111111111111111111000000000000000000000000000000000]
IM_vec_128_c_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000011111111111111111111000000000000000000000000000000000]
IM_vec_128_c_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000011111111111111111111000000000000000000000000000000000]
empty_21           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111111111100000000000000000000000000]
IM_vec_128_d_0_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000]
IM_vec_128_d_1_2   (load             ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_2          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000001111111111111111111000000000000000000000000000000000]
icmp_ln65_2        (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_25           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln65_2         (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln65            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln74_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
tmp_29             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000]
trunc_ln75_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
select_ln75_4      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
select_ln81_4      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
tmp_2_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000111110000000000000000000000000000000000000000000]
tmp_8_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000111110000000000000000000000000000000000000000000]
select_ln75_5      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000]
select_ln81_5      (select           ) [ 00000000000000000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000]
tmp_22             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000011111000000000000000000000000000000000000000]
tmp_6_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000011111000000000000000000000000000000000000000]
tmp_3_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000001111000000000000000000000000000000000000000]
tmp_9_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000001111000000000000000000000000000000000000000]
tmp_30             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000001000000000111000000000000000000000000000000000000000]
tmp_31             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000001000000000111000000000000000000000000000000000000000]
tmp_1_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_4_2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_7_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_2_26           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000111110000000000000000000000000000000000]
tmp_5_2            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000]
tmp_10_2           (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000001000000000000000001000000000000000000000000000000000]
tmp_19             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln66  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_20       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln84         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_20       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_27           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
or_ln41_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000]
or_ln43_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000]
Real_addr_16       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
zext_ln49_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_18       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
Imag_addr_16       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000]
or_ln44_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln45_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_load_20       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000]
zext_ln48_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000]
Real_addr_17       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
RE_vec_128_c_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111110000000]
zext_ln51_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_19       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
Imag_addr_17       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
Real_load_21       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000]
RE_vec_128_d_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000]
Imag_addr_18       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000]
RE_vec_128_c_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110000000]
Imag_load_20       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110000000]
Imag_addr_19       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000]
RE_vec_128_d_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111110000000]
Imag_load_21       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111110000000]
IM_vec_128_c_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000]
IM_vec_128_c_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000]
empty_24           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111000000]
zext_ln47_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
IM_vec_128_d_0_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
IM_vec_128_d_1_3   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
c_aux_0_3          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111110000000]
icmp_ln65_3        (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_29           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln65_3         (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln65            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln74_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000]
tmp_34             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000]
trunc_ln75_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
select_ln75_6      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000]
select_ln81_6      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000]
tmp_2_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111100000000000000000]
tmp_8_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111100000000000000000]
select_ln75_7      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000000000000000]
select_ln81_7      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000000000000000]
tmp_27             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000111110000000000000]
tmp_6_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000111110000000000000]
tmp_3_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000011110000000000000]
tmp_9_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000011110000000000000]
tmp_35             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001110000000000000]
tmp_36             (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001110000000000000]
tmp_1_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_4_3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_7_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_3_30           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001111100000000]
tmp_5_3            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000010000000]
tmp_10_3           (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000010000000]
tmp_25             (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln66  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln74_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84_1         (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_21       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln84         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_addr_21       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln85         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln65            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
empty_28           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln41           (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
br_ln41            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
i_0                (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
icmp_ln91          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
empty_32           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                  (add              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
br_ln91            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln96          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lut_reorder_I_addr (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
lut_reorder_J_addr (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
indexI             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indexJ             (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
zext_ln99          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_4        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
Imag_addr_4        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100]
tempr              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
tempi              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
zext_ln101         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Real_addr_5        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
Imag_addr_5        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110]
Real_load_5        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln101        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Imag_load_7        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln102        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_33           (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln93  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln103        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln104        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln91            (br               ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
ret_ln107          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Real_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Real_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Imag"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut_reorder_I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_I"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lut_reorder_J">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_reorder_J"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Reorder_fft_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="Real_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Real_load/2 Real_load_1/3 RE_vec_128_c_0/4 RE_vec_128_d_0/5 IM_vec_128_c_1/6 IM_vec_128_d_1/7 store_ln84/27 Real_load_7/28 Real_load_8/29 RE_vec_128_c_0_1/30 RE_vec_128_d_0_1/31 IM_vec_128_c_1_1/32 IM_vec_128_d_1_1/33 store_ln84/53 Real_load_14/54 Real_load_15/55 RE_vec_128_c_0_2/56 RE_vec_128_d_0_2/57 IM_vec_128_c_1_2/58 IM_vec_128_d_1_2/59 store_ln84/79 Real_load_20/80 Real_load_21/81 RE_vec_128_c_0_3/82 RE_vec_128_d_0_3/83 IM_vec_128_c_1_3/84 IM_vec_128_d_1_3/85 store_ln84/105 tempr/108 Real_load_5/109 store_ln101/110 store_ln103/111 "/>
</bind>
</comp>

<comp id="135" class="1004" name="Real_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="Imag_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="RE_vec_128_c_1/2 RE_vec_128_d_1/3 Imag_load/4 Imag_load_1/5 IM_vec_128_c_0/6 IM_vec_128_d_0/7 store_ln85/27 RE_vec_128_c_1_1/28 RE_vec_128_d_1_1/29 Imag_load_9/30 Imag_load_10/31 IM_vec_128_c_0_1/32 IM_vec_128_d_0_1/33 store_ln85/53 RE_vec_128_c_1_2/54 RE_vec_128_d_1_2/55 Imag_load_15/56 Imag_load_16/57 IM_vec_128_c_0_2/58 IM_vec_128_d_0_2/59 store_ln85/79 RE_vec_128_c_1_3/80 RE_vec_128_d_1_3/81 Imag_load_20/82 Imag_load_21/83 IM_vec_128_c_0_3/84 IM_vec_128_d_0_3/85 store_ln85/105 tempi/108 Imag_load_7/109 store_ln102/110 store_ln104/111 "/>
</bind>
</comp>

<comp id="155" class="1004" name="Real_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="10" slack="0"/>
<pin id="159" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Real_addr_3_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_3/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="Imag_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Imag_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="2"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_2/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Imag_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="2"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_3/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="Real_addr_10_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_10/27 "/>
</bind>
</comp>

<comp id="202" class="1004" name="Imag_addr_10_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="11" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_10/27 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Real_addr_6_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_6/28 "/>
</bind>
</comp>

<comp id="218" class="1004" name="Real_addr_8_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_8/28 "/>
</bind>
</comp>

<comp id="225" class="1004" name="Imag_addr_6_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_6/28 "/>
</bind>
</comp>

<comp id="233" class="1004" name="Real_addr_7_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_7/29 "/>
</bind>
</comp>

<comp id="241" class="1004" name="Real_addr_9_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_9/29 "/>
</bind>
</comp>

<comp id="248" class="1004" name="Imag_addr_7_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_7/29 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Imag_addr_8_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="2"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_8/30 "/>
</bind>
</comp>

<comp id="264" class="1004" name="Imag_addr_9_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="10" slack="2"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_9/31 "/>
</bind>
</comp>

<comp id="272" class="1004" name="Real_addr_15_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="11" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_15/53 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Imag_addr_15_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_15/53 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Real_addr_11_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_11/54 "/>
</bind>
</comp>

<comp id="296" class="1004" name="Real_addr_13_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_13/54 "/>
</bind>
</comp>

<comp id="303" class="1004" name="Imag_addr_11_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_11/54 "/>
</bind>
</comp>

<comp id="311" class="1004" name="Real_addr_12_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_12/55 "/>
</bind>
</comp>

<comp id="319" class="1004" name="Real_addr_14_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_14/55 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Imag_addr_12_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="10" slack="0"/>
<pin id="330" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_12/55 "/>
</bind>
</comp>

<comp id="334" class="1004" name="Imag_addr_13_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="2"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_13/56 "/>
</bind>
</comp>

<comp id="342" class="1004" name="Imag_addr_14_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="10" slack="2"/>
<pin id="346" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_14/57 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Real_addr_20_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_20/79 "/>
</bind>
</comp>

<comp id="358" class="1004" name="Imag_addr_20_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="10" slack="0"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_20/79 "/>
</bind>
</comp>

<comp id="366" class="1004" name="Real_addr_16_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_16/80 "/>
</bind>
</comp>

<comp id="374" class="1004" name="Real_addr_18_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_18/80 "/>
</bind>
</comp>

<comp id="381" class="1004" name="Imag_addr_16_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_16/80 "/>
</bind>
</comp>

<comp id="389" class="1004" name="Real_addr_17_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="10" slack="0"/>
<pin id="393" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_17/81 "/>
</bind>
</comp>

<comp id="397" class="1004" name="Real_addr_19_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="10" slack="0"/>
<pin id="401" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_19/81 "/>
</bind>
</comp>

<comp id="404" class="1004" name="Imag_addr_17_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="10" slack="0"/>
<pin id="408" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_17/81 "/>
</bind>
</comp>

<comp id="412" class="1004" name="Imag_addr_18_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="10" slack="2"/>
<pin id="416" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_18/82 "/>
</bind>
</comp>

<comp id="420" class="1004" name="Imag_addr_19_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="10" slack="2"/>
<pin id="424" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_19/83 "/>
</bind>
</comp>

<comp id="428" class="1004" name="Real_addr_21_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="11" slack="0"/>
<pin id="432" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_21/105 "/>
</bind>
</comp>

<comp id="436" class="1004" name="Imag_addr_21_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="11" slack="0"/>
<pin id="440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_21/105 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lut_reorder_I_addr_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="9" slack="0"/>
<pin id="448" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_I_addr/107 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_access_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexI/107 "/>
</bind>
</comp>

<comp id="457" class="1004" name="lut_reorder_J_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="9" slack="0"/>
<pin id="461" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_reorder_J_addr/107 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indexJ/107 "/>
</bind>
</comp>

<comp id="470" class="1004" name="Real_addr_4_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="10" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_4/108 "/>
</bind>
</comp>

<comp id="478" class="1004" name="Imag_addr_4_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="10" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_4/108 "/>
</bind>
</comp>

<comp id="486" class="1004" name="Real_addr_5_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="10" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Real_addr_5/109 "/>
</bind>
</comp>

<comp id="494" class="1004" name="Imag_addr_5_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="10" slack="0"/>
<pin id="498" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Imag_addr_5/109 "/>
</bind>
</comp>

<comp id="504" class="1005" name="c_0_0_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="1"/>
<pin id="506" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="c_0_0_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="11" slack="1"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="c_aux_0_0_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="1"/>
<pin id="518" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_0 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="c_aux_0_0_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_0/9 "/>
</bind>
</comp>

<comp id="528" class="1005" name="c_aux_0_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_1 (phireg) "/>
</bind>
</comp>

<comp id="532" class="1004" name="c_aux_0_1_phi_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_1/35 "/>
</bind>
</comp>

<comp id="540" class="1005" name="c_aux_0_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="1"/>
<pin id="542" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_2 (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="c_aux_0_2_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="3" slack="0"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_2/61 "/>
</bind>
</comp>

<comp id="552" class="1005" name="c_aux_0_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="1"/>
<pin id="554" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_aux_0_3 (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="c_aux_0_3_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="3" slack="0"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_aux_0_3/87 "/>
</bind>
</comp>

<comp id="564" class="1005" name="i_0_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="1"/>
<pin id="566" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="568" class="1004" name="i_0_phi_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="0"/>
<pin id="570" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="1" slack="1"/>
<pin id="572" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/107 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_11/13 tmp_3_1/39 tmp_3_2/65 tmp_3_3/91 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_9/13 tmp_9_1/39 tmp_9_2/65 tmp_9_3/91 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="0" index="1" bw="32" slack="14"/>
<pin id="586" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_6/17 tmp_1_1/43 tmp_1_2/69 tmp_1_3/95 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="0" index="1" bw="32" slack="12"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_7/17 tmp_7_1/43 tmp_7_2/69 tmp_7_3/95 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="1"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_5/22 tmp_5_1/48 tmp_5_2/74 tmp_5_3/100 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="0" index="1" bw="32" slack="1"/>
<pin id="598" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_21/22 tmp_10_1/48 tmp_10_2/74 tmp_10_3/100 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_10/9 tmp_2_1/35 tmp_2_2/61 tmp_2_3/87 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/9 tmp_8_1/35 tmp_8_2/61 tmp_8_3/87 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="4"/>
<pin id="609" dir="0" index="1" bw="32" slack="9"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp5/13 tmp_15/39 tmp_22/65 tmp_27/91 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="4"/>
<pin id="613" dir="0" index="1" bw="32" slack="7"/>
<pin id="614" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_17/13 tmp_6_1/39 tmp_6_2/65 tmp_6_3/91 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="1"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_16/18 tmp_4_1/44 tmp_4_2/70 tmp_4_3/96 "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="1"/>
<pin id="622" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/18 tmp_1/44 tmp_2_26/70 tmp_3_30/96 "/>
</bind>
</comp>

<comp id="623" class="1005" name="reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="2"/>
<pin id="625" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="Real_load Real_load_7 Real_load_14 Real_load_20 tempr "/>
</bind>
</comp>

<comp id="629" class="1005" name="reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="RE_vec_128_c_1 RE_vec_128_c_1_1 RE_vec_128_c_1_2 RE_vec_128_c_1_3 tempi "/>
</bind>
</comp>

<comp id="634" class="1005" name="reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="9"/>
<pin id="636" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="Real_load_1 Real_load_8 Real_load_15 Real_load_21 "/>
</bind>
</comp>

<comp id="639" class="1005" name="reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="5"/>
<pin id="641" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="RE_vec_128_d_1 RE_vec_128_d_1_1 RE_vec_128_d_1_2 RE_vec_128_d_1_3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="8"/>
<pin id="645" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="RE_vec_128_c_0 RE_vec_128_c_0_1 RE_vec_128_c_0_2 RE_vec_128_c_0_3 "/>
</bind>
</comp>

<comp id="647" class="1005" name="reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="12"/>
<pin id="649" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="Imag_load Imag_load_9 Imag_load_15 Imag_load_20 "/>
</bind>
</comp>

<comp id="652" class="1005" name="reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="3"/>
<pin id="654" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="RE_vec_128_d_0 RE_vec_128_d_0_1 RE_vec_128_d_0_2 RE_vec_128_d_0_3 "/>
</bind>
</comp>

<comp id="656" class="1005" name="reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="7"/>
<pin id="658" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="Imag_load_1 Imag_load_10 Imag_load_16 Imag_load_21 "/>
</bind>
</comp>

<comp id="661" class="1005" name="reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="6"/>
<pin id="663" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="IM_vec_128_c_0 IM_vec_128_c_0_1 IM_vec_128_c_0_2 IM_vec_128_c_0_3 "/>
</bind>
</comp>

<comp id="665" class="1005" name="reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="6"/>
<pin id="667" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="IM_vec_128_c_1 IM_vec_128_c_1_1 IM_vec_128_c_1_2 IM_vec_128_c_1_3 "/>
</bind>
</comp>

<comp id="669" class="1005" name="reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_d_0 IM_vec_128_d_0_1 IM_vec_128_d_0_2 IM_vec_128_d_0_3 "/>
</bind>
</comp>

<comp id="673" class="1005" name="reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IM_vec_128_d_1 IM_vec_128_d_1_1 IM_vec_128_d_1_2 IM_vec_128_d_1_3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 tmp_2_1 tmp_2_2 tmp_2_3 "/>
</bind>
</comp>

<comp id="682" class="1005" name="reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 tmp_8_1 tmp_8_2 tmp_8_3 "/>
</bind>
</comp>

<comp id="687" class="1005" name="reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 tmp_15 tmp_22 tmp_27 "/>
</bind>
</comp>

<comp id="692" class="1005" name="reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 tmp_6_1 tmp_6_2 tmp_6_3 "/>
</bind>
</comp>

<comp id="697" class="1005" name="reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 tmp_3_1 tmp_3_2 tmp_3_3 "/>
</bind>
</comp>

<comp id="702" class="1005" name="reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_9_1 tmp_9_2 tmp_9_3 "/>
</bind>
</comp>

<comp id="707" class="1005" name="reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_1_1 tmp_1_2 tmp_1_3 "/>
</bind>
</comp>

<comp id="712" class="1005" name="reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 tmp_4_1 tmp_4_2 tmp_4_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_7_1 tmp_7_2 tmp_7_3 "/>
</bind>
</comp>

<comp id="722" class="1005" name="reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1 tmp_2_26 tmp_3_30 "/>
</bind>
</comp>

<comp id="727" class="1005" name="reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_5_1 tmp_5_2 tmp_5_3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 tmp_10_1 tmp_10_2 tmp_10_3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_37_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="11" slack="0"/>
<pin id="740" dir="0" index="2" bw="5" slack="0"/>
<pin id="741" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="empty_19_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="0"/>
<pin id="747" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_19/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="or_ln43_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="10" slack="0"/>
<pin id="751" dir="0" index="1" bw="10" slack="0"/>
<pin id="752" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln47_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln49_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_ln44_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="1"/>
<pin id="768" dir="0" index="1" bw="10" slack="0"/>
<pin id="769" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="or_ln45_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="1"/>
<pin id="773" dir="0" index="1" bw="10" slack="0"/>
<pin id="774" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln48_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln51_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln65_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="0" index="1" bw="3" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/9 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln65_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln74_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="3" slack="0"/>
<pin id="801" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_4_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="0" index="2" bw="32" slack="0"/>
<pin id="807" dir="0" index="3" bw="32" slack="0"/>
<pin id="808" dir="0" index="4" bw="32" slack="0"/>
<pin id="809" dir="0" index="5" bw="2" slack="0"/>
<pin id="810" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="819" class="1004" name="trunc_ln75_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="0"/>
<pin id="821" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="select_ln75_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="32" slack="5"/>
<pin id="826" dir="0" index="2" bw="32" slack="3"/>
<pin id="827" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln81_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="1"/>
<pin id="835" dir="0" index="2" bw="32" slack="1"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln75_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="4"/>
<pin id="843" dir="0" index="1" bw="32" slack="10"/>
<pin id="844" dir="0" index="2" bw="32" slack="8"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="select_ln81_1_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="4"/>
<pin id="851" dir="0" index="1" bw="32" slack="6"/>
<pin id="852" dir="0" index="2" bw="32" slack="6"/>
<pin id="853" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_1/13 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_14_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="0" index="2" bw="32" slack="0"/>
<pin id="861" dir="0" index="3" bw="32" slack="0"/>
<pin id="862" dir="0" index="4" bw="32" slack="0"/>
<pin id="863" dir="0" index="5" bw="2" slack="9"/>
<pin id="864" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/18 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_20_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="0" index="1" bw="32" slack="0"/>
<pin id="874" dir="0" index="2" bw="32" slack="0"/>
<pin id="875" dir="0" index="3" bw="32" slack="0"/>
<pin id="876" dir="0" index="4" bw="32" slack="0"/>
<pin id="877" dir="0" index="5" bw="2" slack="9"/>
<pin id="878" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_23_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="0" index="1" bw="11" slack="25"/>
<pin id="888" dir="0" index="2" bw="3" slack="0"/>
<pin id="889" dir="0" index="3" bw="5" slack="0"/>
<pin id="890" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/27 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="11" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="0" index="2" bw="3" slack="18"/>
<pin id="899" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/27 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln84_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/27 "/>
</bind>
</comp>

<comp id="909" class="1004" name="or_ln41_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="8"/>
<pin id="911" dir="0" index="1" bw="10" slack="0"/>
<pin id="912" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/28 "/>
</bind>
</comp>

<comp id="914" class="1004" name="or_ln43_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="8"/>
<pin id="916" dir="0" index="1" bw="10" slack="0"/>
<pin id="917" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/28 "/>
</bind>
</comp>

<comp id="919" class="1004" name="zext_ln47_1_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="10" slack="0"/>
<pin id="921" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/28 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln49_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="10" slack="0"/>
<pin id="926" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/28 "/>
</bind>
</comp>

<comp id="930" class="1004" name="or_ln44_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="10" slack="9"/>
<pin id="932" dir="0" index="1" bw="10" slack="0"/>
<pin id="933" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_1/29 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln45_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="9"/>
<pin id="937" dir="0" index="1" bw="10" slack="0"/>
<pin id="938" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_1/29 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln48_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="0"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/29 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln51_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/29 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln47_4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="6"/>
<pin id="953" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_4/34 "/>
</bind>
</comp>

<comp id="954" class="1004" name="icmp_ln65_1_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="3" slack="0"/>
<pin id="956" dir="0" index="1" bw="3" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/35 "/>
</bind>
</comp>

<comp id="960" class="1004" name="add_ln65_1_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="3" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/35 "/>
</bind>
</comp>

<comp id="966" class="1004" name="trunc_ln74_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="0"/>
<pin id="968" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_1/35 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_24_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="0" index="2" bw="32" slack="0"/>
<pin id="974" dir="0" index="3" bw="32" slack="0"/>
<pin id="975" dir="0" index="4" bw="32" slack="0"/>
<pin id="976" dir="0" index="5" bw="2" slack="0"/>
<pin id="977" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/35 "/>
</bind>
</comp>

<comp id="986" class="1004" name="trunc_ln75_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="3" slack="0"/>
<pin id="988" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_1/35 "/>
</bind>
</comp>

<comp id="990" class="1004" name="select_ln75_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="5"/>
<pin id="993" dir="0" index="2" bw="32" slack="3"/>
<pin id="994" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_2/35 "/>
</bind>
</comp>

<comp id="999" class="1004" name="select_ln81_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="1"/>
<pin id="1002" dir="0" index="2" bw="32" slack="1"/>
<pin id="1003" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_2/35 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="select_ln75_3_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="4"/>
<pin id="1010" dir="0" index="1" bw="32" slack="10"/>
<pin id="1011" dir="0" index="2" bw="32" slack="8"/>
<pin id="1012" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_3/39 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="select_ln81_3_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="4"/>
<pin id="1018" dir="0" index="1" bw="32" slack="6"/>
<pin id="1019" dir="0" index="2" bw="32" slack="6"/>
<pin id="1020" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_3/39 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_26_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="0" index="2" bw="32" slack="0"/>
<pin id="1028" dir="0" index="3" bw="32" slack="0"/>
<pin id="1029" dir="0" index="4" bw="32" slack="0"/>
<pin id="1030" dir="0" index="5" bw="2" slack="9"/>
<pin id="1031" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/44 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_28_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="0"/>
<pin id="1041" dir="0" index="2" bw="32" slack="0"/>
<pin id="1042" dir="0" index="3" bw="32" slack="0"/>
<pin id="1043" dir="0" index="4" bw="32" slack="0"/>
<pin id="1044" dir="0" index="5" bw="2" slack="9"/>
<pin id="1045" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/44 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln74_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="18"/>
<pin id="1054" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/53 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln84_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="19"/>
<pin id="1058" dir="0" index="1" bw="3" slack="0"/>
<pin id="1059" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/53 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="zext_ln84_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="0"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/53 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="or_ln41_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="10" slack="16"/>
<pin id="1069" dir="0" index="1" bw="10" slack="0"/>
<pin id="1070" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_1/54 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="or_ln43_2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="10" slack="16"/>
<pin id="1074" dir="0" index="1" bw="10" slack="0"/>
<pin id="1075" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_2/54 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln47_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="10" slack="0"/>
<pin id="1079" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/54 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln49_2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="10" slack="0"/>
<pin id="1084" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/54 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="or_ln44_2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="17"/>
<pin id="1090" dir="0" index="1" bw="10" slack="0"/>
<pin id="1091" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_2/55 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="or_ln45_2_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="10" slack="17"/>
<pin id="1095" dir="0" index="1" bw="10" slack="0"/>
<pin id="1096" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_2/55 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln48_2_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="10" slack="0"/>
<pin id="1100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/55 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln51_2_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="0"/>
<pin id="1105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/55 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln65_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="3" slack="0"/>
<pin id="1111" dir="0" index="1" bw="3" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_2/61 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="add_ln65_2_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="0"/>
<pin id="1117" dir="0" index="1" bw="1" slack="0"/>
<pin id="1118" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/61 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="trunc_ln74_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="3" slack="0"/>
<pin id="1123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_2/61 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_29_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="0" index="2" bw="32" slack="0"/>
<pin id="1129" dir="0" index="3" bw="32" slack="0"/>
<pin id="1130" dir="0" index="4" bw="32" slack="0"/>
<pin id="1131" dir="0" index="5" bw="2" slack="0"/>
<pin id="1132" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/61 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="trunc_ln75_2_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="3" slack="0"/>
<pin id="1143" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_2/61 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="select_ln75_4_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="0"/>
<pin id="1147" dir="0" index="1" bw="32" slack="5"/>
<pin id="1148" dir="0" index="2" bw="32" slack="3"/>
<pin id="1149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_4/61 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="select_ln81_4_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="32" slack="1"/>
<pin id="1157" dir="0" index="2" bw="32" slack="1"/>
<pin id="1158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_4/61 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="select_ln75_5_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="4"/>
<pin id="1165" dir="0" index="1" bw="32" slack="10"/>
<pin id="1166" dir="0" index="2" bw="32" slack="8"/>
<pin id="1167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_5/65 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="select_ln81_5_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="4"/>
<pin id="1173" dir="0" index="1" bw="32" slack="6"/>
<pin id="1174" dir="0" index="2" bw="32" slack="6"/>
<pin id="1175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_5/65 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_30_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="0"/>
<pin id="1181" dir="0" index="1" bw="32" slack="0"/>
<pin id="1182" dir="0" index="2" bw="32" slack="0"/>
<pin id="1183" dir="0" index="3" bw="32" slack="0"/>
<pin id="1184" dir="0" index="4" bw="32" slack="0"/>
<pin id="1185" dir="0" index="5" bw="2" slack="9"/>
<pin id="1186" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/70 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_31_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="0"/>
<pin id="1195" dir="0" index="1" bw="32" slack="0"/>
<pin id="1196" dir="0" index="2" bw="32" slack="0"/>
<pin id="1197" dir="0" index="3" bw="32" slack="0"/>
<pin id="1198" dir="0" index="4" bw="32" slack="0"/>
<pin id="1199" dir="0" index="5" bw="2" slack="9"/>
<pin id="1200" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31/70 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_32_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="0"/>
<pin id="1209" dir="0" index="1" bw="10" slack="25"/>
<pin id="1210" dir="0" index="2" bw="3" slack="0"/>
<pin id="1211" dir="0" index="3" bw="5" slack="0"/>
<pin id="1212" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/79 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_33_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="10" slack="0"/>
<pin id="1218" dir="0" index="1" bw="7" slack="0"/>
<pin id="1219" dir="0" index="2" bw="3" slack="18"/>
<pin id="1220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/79 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="zext_ln84_2_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="0"/>
<pin id="1226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/79 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="or_ln41_2_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="10" slack="24"/>
<pin id="1232" dir="0" index="1" bw="10" slack="0"/>
<pin id="1233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_2/80 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="or_ln43_3_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="10" slack="24"/>
<pin id="1237" dir="0" index="1" bw="10" slack="0"/>
<pin id="1238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_3/80 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="zext_ln47_3_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="10" slack="0"/>
<pin id="1242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/80 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="zext_ln49_3_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="10" slack="0"/>
<pin id="1247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_3/80 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="or_ln44_3_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="10" slack="25"/>
<pin id="1253" dir="0" index="1" bw="10" slack="0"/>
<pin id="1254" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44_3/81 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="or_ln45_3_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="25"/>
<pin id="1258" dir="0" index="1" bw="10" slack="0"/>
<pin id="1259" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45_3/81 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="zext_ln48_3_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="10" slack="0"/>
<pin id="1263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/81 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="zext_ln51_3_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="10" slack="0"/>
<pin id="1268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/81 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="zext_ln47_5_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="10" slack="6"/>
<pin id="1274" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_5/86 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="icmp_ln65_3_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="3" slack="0"/>
<pin id="1277" dir="0" index="1" bw="3" slack="0"/>
<pin id="1278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_3/87 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="add_ln65_3_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="3" slack="0"/>
<pin id="1283" dir="0" index="1" bw="1" slack="0"/>
<pin id="1284" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/87 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="trunc_ln74_3_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="3" slack="0"/>
<pin id="1289" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_3/87 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_34_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="0"/>
<pin id="1293" dir="0" index="1" bw="32" slack="0"/>
<pin id="1294" dir="0" index="2" bw="32" slack="0"/>
<pin id="1295" dir="0" index="3" bw="32" slack="0"/>
<pin id="1296" dir="0" index="4" bw="32" slack="0"/>
<pin id="1297" dir="0" index="5" bw="2" slack="0"/>
<pin id="1298" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/87 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="trunc_ln75_3_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="3" slack="0"/>
<pin id="1309" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_3/87 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="select_ln75_6_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="32" slack="5"/>
<pin id="1314" dir="0" index="2" bw="32" slack="3"/>
<pin id="1315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_6/87 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="select_ln81_6_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="32" slack="1"/>
<pin id="1323" dir="0" index="2" bw="32" slack="1"/>
<pin id="1324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_6/87 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="select_ln75_7_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="4"/>
<pin id="1331" dir="0" index="1" bw="32" slack="10"/>
<pin id="1332" dir="0" index="2" bw="32" slack="8"/>
<pin id="1333" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_7/91 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="select_ln81_7_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="4"/>
<pin id="1339" dir="0" index="1" bw="32" slack="6"/>
<pin id="1340" dir="0" index="2" bw="32" slack="6"/>
<pin id="1341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln81_7/91 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="tmp_35_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="0"/>
<pin id="1347" dir="0" index="1" bw="32" slack="0"/>
<pin id="1348" dir="0" index="2" bw="32" slack="0"/>
<pin id="1349" dir="0" index="3" bw="32" slack="0"/>
<pin id="1350" dir="0" index="4" bw="32" slack="0"/>
<pin id="1351" dir="0" index="5" bw="2" slack="9"/>
<pin id="1352" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_35/96 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_36_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="0"/>
<pin id="1361" dir="0" index="1" bw="32" slack="0"/>
<pin id="1362" dir="0" index="2" bw="32" slack="0"/>
<pin id="1363" dir="0" index="3" bw="32" slack="0"/>
<pin id="1364" dir="0" index="4" bw="32" slack="0"/>
<pin id="1365" dir="0" index="5" bw="2" slack="9"/>
<pin id="1366" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_36/96 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="zext_ln74_1_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="3" slack="18"/>
<pin id="1375" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/105 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="add_ln84_1_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="10" slack="19"/>
<pin id="1379" dir="0" index="1" bw="3" slack="0"/>
<pin id="1380" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/105 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="zext_ln84_3_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="11" slack="0"/>
<pin id="1384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/105 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="add_ln41_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="11" slack="32"/>
<pin id="1390" dir="0" index="1" bw="6" slack="0"/>
<pin id="1391" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/106 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="icmp_ln91_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="9" slack="0"/>
<pin id="1396" dir="0" index="1" bw="9" slack="0"/>
<pin id="1397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/107 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="i_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="9" slack="0"/>
<pin id="1402" dir="0" index="1" bw="1" slack="0"/>
<pin id="1403" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/107 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="zext_ln96_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="9" slack="0"/>
<pin id="1408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/107 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="zext_ln99_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="10" slack="0"/>
<pin id="1414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/108 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="zext_ln101_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="10" slack="1"/>
<pin id="1420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/109 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_37_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="empty_19_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="10" slack="1"/>
<pin id="1429" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_19 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="zext_ln47_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="64" slack="2"/>
<pin id="1447" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="Real_addr_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="10" slack="1"/>
<pin id="1452" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr "/>
</bind>
</comp>

<comp id="1455" class="1005" name="Real_addr_2_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="10" slack="2"/>
<pin id="1457" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_2 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="Imag_addr_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="10" slack="1"/>
<pin id="1462" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr "/>
</bind>
</comp>

<comp id="1465" class="1005" name="zext_ln48_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="64" slack="2"/>
<pin id="1467" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="Real_addr_1_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="10" slack="1"/>
<pin id="1472" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_1 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="Real_addr_3_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="10" slack="2"/>
<pin id="1477" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_3 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="Imag_addr_1_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="10" slack="1"/>
<pin id="1482" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="Imag_addr_2_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="10" slack="1"/>
<pin id="1487" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_2 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="Imag_addr_3_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="10" slack="1"/>
<pin id="1492" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_3 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="icmp_ln65_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="1"/>
<pin id="1497" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="add_ln65_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="3" slack="0"/>
<pin id="1501" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="trunc_ln74_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="2" slack="9"/>
<pin id="1506" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln74 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="tmp_4_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="1"/>
<pin id="1512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="trunc_ln75_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="1" slack="4"/>
<pin id="1520" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="select_ln75_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="1"/>
<pin id="1526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="select_ln81_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="1"/>
<pin id="1531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="select_ln75_1_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="select_ln81_1_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="32" slack="1"/>
<pin id="1541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_1 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="tmp_14_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="1"/>
<pin id="1546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="tmp_20_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="1"/>
<pin id="1551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="or_ln41_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="10" slack="6"/>
<pin id="1556" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="or_ln41 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="zext_ln47_1_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="64" slack="2"/>
<pin id="1561" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln47_1 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="Real_addr_6_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="10" slack="1"/>
<pin id="1566" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_6 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="Real_addr_8_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="10" slack="2"/>
<pin id="1571" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_8 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="Imag_addr_6_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="10" slack="1"/>
<pin id="1576" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_6 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="zext_ln48_1_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="64" slack="2"/>
<pin id="1581" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln48_1 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="Real_addr_7_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="10" slack="1"/>
<pin id="1586" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_7 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="Real_addr_9_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="10" slack="2"/>
<pin id="1591" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_9 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="Imag_addr_7_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="10" slack="1"/>
<pin id="1596" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_7 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="Imag_addr_8_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="10" slack="1"/>
<pin id="1601" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_8 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="Imag_addr_9_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="10" slack="1"/>
<pin id="1606" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_9 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="zext_ln47_4_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="11" slack="19"/>
<pin id="1611" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln47_4 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="icmp_ln65_1_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="1" slack="1"/>
<pin id="1616" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65_1 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="add_ln65_1_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="3" slack="0"/>
<pin id="1620" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65_1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="trunc_ln74_1_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="2" slack="9"/>
<pin id="1625" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln74_1 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="tmp_24_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="32" slack="1"/>
<pin id="1631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="trunc_ln75_1_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="1" slack="4"/>
<pin id="1639" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln75_1 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="select_ln75_2_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="1"/>
<pin id="1645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_2 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="select_ln81_2_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="1"/>
<pin id="1650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_2 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="select_ln75_3_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_3 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="select_ln81_3_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_3 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="tmp_26_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="1"/>
<pin id="1665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_28_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="32" slack="1"/>
<pin id="1670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="or_ln41_1_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="10" slack="25"/>
<pin id="1675" dir="1" index="1" bw="10" slack="25"/>
</pin_list>
<bind>
<opset="or_ln41_1 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="zext_ln47_2_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="64" slack="2"/>
<pin id="1680" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln47_2 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="Real_addr_11_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="10" slack="1"/>
<pin id="1685" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_11 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="Real_addr_13_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="10" slack="2"/>
<pin id="1690" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_13 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="Imag_addr_11_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="10" slack="1"/>
<pin id="1695" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_11 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="zext_ln48_2_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="64" slack="2"/>
<pin id="1700" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln48_2 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="Real_addr_12_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="10" slack="1"/>
<pin id="1705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_12 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="Real_addr_14_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="10" slack="2"/>
<pin id="1710" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_14 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="Imag_addr_12_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="10" slack="1"/>
<pin id="1715" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_12 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="Imag_addr_13_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="10" slack="1"/>
<pin id="1720" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_13 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="Imag_addr_14_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="10" slack="1"/>
<pin id="1725" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_14 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="icmp_ln65_2_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="1" slack="1"/>
<pin id="1730" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65_2 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="add_ln65_2_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="3" slack="0"/>
<pin id="1734" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65_2 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="trunc_ln74_2_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="2" slack="9"/>
<pin id="1739" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln74_2 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="tmp_29_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="1"/>
<pin id="1745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="trunc_ln75_2_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="4"/>
<pin id="1753" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln75_2 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="select_ln75_4_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="32" slack="1"/>
<pin id="1759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_4 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="select_ln81_4_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="32" slack="1"/>
<pin id="1764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_4 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="select_ln75_5_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="1"/>
<pin id="1769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_5 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="select_ln81_5_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="32" slack="1"/>
<pin id="1774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_5 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="tmp_30_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="1"/>
<pin id="1779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="tmp_31_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="32" slack="1"/>
<pin id="1784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="or_ln41_2_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="10" slack="6"/>
<pin id="1789" dir="1" index="1" bw="10" slack="6"/>
</pin_list>
<bind>
<opset="or_ln41_2 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="zext_ln47_3_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="64" slack="2"/>
<pin id="1794" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln47_3 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="Real_addr_16_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="10" slack="1"/>
<pin id="1799" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_16 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="Real_addr_18_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="10" slack="2"/>
<pin id="1804" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_18 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="Imag_addr_16_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="10" slack="1"/>
<pin id="1809" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_16 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="zext_ln48_3_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="64" slack="2"/>
<pin id="1814" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln48_3 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="Real_addr_17_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="10" slack="1"/>
<pin id="1819" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_17 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="Real_addr_19_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="10" slack="2"/>
<pin id="1824" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="Real_addr_19 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="Imag_addr_17_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="10" slack="1"/>
<pin id="1829" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_17 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="Imag_addr_18_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="10" slack="1"/>
<pin id="1834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_18 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="Imag_addr_19_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="10" slack="1"/>
<pin id="1839" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_19 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="zext_ln47_5_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="11" slack="19"/>
<pin id="1844" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln47_5 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="icmp_ln65_3_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="1" slack="1"/>
<pin id="1849" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65_3 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="add_ln65_3_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="3" slack="0"/>
<pin id="1853" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65_3 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="trunc_ln74_3_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="2" slack="9"/>
<pin id="1858" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln74_3 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="tmp_34_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="32" slack="1"/>
<pin id="1864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1870" class="1005" name="trunc_ln75_3_reg_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="1" slack="4"/>
<pin id="1872" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln75_3 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="select_ln75_6_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="32" slack="1"/>
<pin id="1878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_6 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="select_ln81_6_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="32" slack="1"/>
<pin id="1883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_6 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="select_ln75_7_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="1"/>
<pin id="1888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_7 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="select_ln81_7_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="32" slack="1"/>
<pin id="1893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln81_7 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="tmp_35_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="32" slack="1"/>
<pin id="1898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="tmp_36_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="32" slack="1"/>
<pin id="1903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1906" class="1005" name="add_ln41_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="11" slack="1"/>
<pin id="1908" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1911" class="1005" name="icmp_ln91_reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="1" slack="1"/>
<pin id="1913" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="i_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="9" slack="0"/>
<pin id="1917" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1920" class="1005" name="lut_reorder_I_addr_reg_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="9" slack="1"/>
<pin id="1922" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_I_addr "/>
</bind>
</comp>

<comp id="1925" class="1005" name="lut_reorder_J_addr_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="9" slack="1"/>
<pin id="1927" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lut_reorder_J_addr "/>
</bind>
</comp>

<comp id="1930" class="1005" name="indexJ_reg_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="10" slack="1"/>
<pin id="1932" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indexJ "/>
</bind>
</comp>

<comp id="1935" class="1005" name="Real_addr_4_reg_1935">
<pin_list>
<pin id="1936" dir="0" index="0" bw="10" slack="1"/>
<pin id="1937" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_4 "/>
</bind>
</comp>

<comp id="1940" class="1005" name="Imag_addr_4_reg_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="10" slack="1"/>
<pin id="1942" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_4 "/>
</bind>
</comp>

<comp id="1945" class="1005" name="Real_addr_5_reg_1945">
<pin_list>
<pin id="1946" dir="0" index="0" bw="10" slack="1"/>
<pin id="1947" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Real_addr_5 "/>
</bind>
</comp>

<comp id="1950" class="1005" name="Imag_addr_5_reg_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="10" slack="1"/>
<pin id="1952" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Imag_addr_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="288" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="324"><net_src comp="0" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="339"><net_src comp="2" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="42" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="347"><net_src comp="2" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="350" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="363"><net_src comp="2" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="358" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="371"><net_src comp="0" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="42" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="379"><net_src comp="0" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="42" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="2" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="42" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="389" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="402"><net_src comp="0" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="404" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="417"><net_src comp="2" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="425"><net_src comp="2" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="433"><net_src comp="0" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="428" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="441"><net_src comp="2" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="436" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="449"><net_src comp="4" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="6" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="0" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="483"><net_src comp="2" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="478" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="491"><net_src comp="0" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="42" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="486" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="499"><net_src comp="2" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="42" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="494" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="502"><net_src comp="129" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="503"><net_src comp="149" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="507"><net_src comp="30" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="508" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="520" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="531"><net_src comp="52" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="532" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="543"><net_src comp="52" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="544" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="555"><net_src comp="52" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="556" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="567"><net_src comp="112" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="626"><net_src comp="129" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="632"><net_src comp="149" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="637"><net_src comp="129" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="642"><net_src comp="149" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="129" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="149" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="655"><net_src comp="129" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="149" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="664"><net_src comp="149" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="129" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="149" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="129" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="599" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="685"><net_src comp="603" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="690"><net_src comp="607" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="695"><net_src comp="611" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="700"><net_src comp="575" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="705"><net_src comp="579" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="710"><net_src comp="583" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="715"><net_src comp="615" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="720"><net_src comp="587" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="725"><net_src comp="619" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="730"><net_src comp="591" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="735"><net_src comp="595" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="742"><net_src comp="36" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="508" pin="4"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="38" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="508" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="40" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="508" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="763"><net_src comp="749" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="770"><net_src comp="44" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="46" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="766" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="784"><net_src comp="771" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="791"><net_src comp="520" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="54" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="520" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="58" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="520" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="811"><net_src comp="60" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="62" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="64" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="62" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="815"><net_src comp="64" pin="0"/><net_sink comp="803" pin=4"/></net>

<net id="816"><net_src comp="799" pin="1"/><net_sink comp="803" pin=5"/></net>

<net id="817"><net_src comp="803" pin="6"/><net_sink comp="599" pin=0"/></net>

<net id="818"><net_src comp="803" pin="6"/><net_sink comp="603" pin=0"/></net>

<net id="822"><net_src comp="520" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="819" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="639" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="652" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="831"><net_src comp="823" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="837"><net_src comp="819" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="673" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="669" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="840"><net_src comp="832" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="846"><net_src comp="629" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="643" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="848"><net_src comp="841" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="854"><net_src comp="665" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="855"><net_src comp="661" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="856"><net_src comp="849" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="865"><net_src comp="60" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="62" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="62" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="868"><net_src comp="64" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="869"><net_src comp="64" pin="0"/><net_sink comp="857" pin=4"/></net>

<net id="870"><net_src comp="857" pin="6"/><net_sink comp="615" pin=0"/></net>

<net id="879"><net_src comp="60" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="62" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="64" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="64" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="883"><net_src comp="62" pin="0"/><net_sink comp="871" pin=4"/></net>

<net id="884"><net_src comp="871" pin="6"/><net_sink comp="619" pin=0"/></net>

<net id="891"><net_src comp="72" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="504" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="74" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="38" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="900"><net_src comp="76" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="885" pin="4"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="516" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="906"><net_src comp="895" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="913"><net_src comp="80" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="82" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="909" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="927"><net_src comp="914" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="934"><net_src comp="84" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="86" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="930" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="948"><net_src comp="935" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="958"><net_src comp="532" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="54" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="532" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="58" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="532" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="978"><net_src comp="60" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="62" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="64" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="981"><net_src comp="62" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="982"><net_src comp="64" pin="0"/><net_sink comp="970" pin=4"/></net>

<net id="983"><net_src comp="966" pin="1"/><net_sink comp="970" pin=5"/></net>

<net id="984"><net_src comp="970" pin="6"/><net_sink comp="599" pin=0"/></net>

<net id="985"><net_src comp="970" pin="6"/><net_sink comp="603" pin=0"/></net>

<net id="989"><net_src comp="532" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="995"><net_src comp="986" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="639" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="652" pin="1"/><net_sink comp="990" pin=2"/></net>

<net id="998"><net_src comp="990" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="1004"><net_src comp="986" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="673" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1006"><net_src comp="669" pin="1"/><net_sink comp="999" pin=2"/></net>

<net id="1007"><net_src comp="999" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="1013"><net_src comp="629" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1014"><net_src comp="643" pin="1"/><net_sink comp="1008" pin=2"/></net>

<net id="1015"><net_src comp="1008" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="1021"><net_src comp="665" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1022"><net_src comp="661" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1023"><net_src comp="1016" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="1032"><net_src comp="60" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="62" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1034"><net_src comp="62" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1035"><net_src comp="64" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1036"><net_src comp="64" pin="0"/><net_sink comp="1024" pin=4"/></net>

<net id="1037"><net_src comp="1024" pin="6"/><net_sink comp="615" pin=0"/></net>

<net id="1046"><net_src comp="60" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1047"><net_src comp="62" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="64" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1049"><net_src comp="64" pin="0"/><net_sink comp="1038" pin=3"/></net>

<net id="1050"><net_src comp="62" pin="0"/><net_sink comp="1038" pin=4"/></net>

<net id="1051"><net_src comp="1038" pin="6"/><net_sink comp="619" pin=0"/></net>

<net id="1055"><net_src comp="528" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="1056" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1071"><net_src comp="88" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1076"><net_src comp="90" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1080"><net_src comp="1067" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1085"><net_src comp="1072" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1092"><net_src comp="92" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="94" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1101"><net_src comp="1088" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1106"><net_src comp="1093" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1113"><net_src comp="544" pin="4"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="54" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="544" pin="4"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="58" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1124"><net_src comp="544" pin="4"/><net_sink comp="1121" pin=0"/></net>

<net id="1133"><net_src comp="60" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1134"><net_src comp="62" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="64" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1136"><net_src comp="62" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1137"><net_src comp="64" pin="0"/><net_sink comp="1125" pin=4"/></net>

<net id="1138"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=5"/></net>

<net id="1139"><net_src comp="1125" pin="6"/><net_sink comp="599" pin=0"/></net>

<net id="1140"><net_src comp="1125" pin="6"/><net_sink comp="603" pin=0"/></net>

<net id="1144"><net_src comp="544" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1150"><net_src comp="1141" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1151"><net_src comp="639" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1152"><net_src comp="652" pin="1"/><net_sink comp="1145" pin=2"/></net>

<net id="1153"><net_src comp="1145" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="1159"><net_src comp="1141" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="673" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1161"><net_src comp="669" pin="1"/><net_sink comp="1154" pin=2"/></net>

<net id="1162"><net_src comp="1154" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="1168"><net_src comp="629" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1169"><net_src comp="643" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="1170"><net_src comp="1163" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="1176"><net_src comp="665" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1177"><net_src comp="661" pin="1"/><net_sink comp="1171" pin=2"/></net>

<net id="1178"><net_src comp="1171" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="1187"><net_src comp="60" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1188"><net_src comp="62" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="62" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1190"><net_src comp="64" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1191"><net_src comp="64" pin="0"/><net_sink comp="1179" pin=4"/></net>

<net id="1192"><net_src comp="1179" pin="6"/><net_sink comp="615" pin=0"/></net>

<net id="1201"><net_src comp="60" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1202"><net_src comp="62" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="64" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1204"><net_src comp="64" pin="0"/><net_sink comp="1193" pin=3"/></net>

<net id="1205"><net_src comp="62" pin="0"/><net_sink comp="1193" pin=4"/></net>

<net id="1206"><net_src comp="1193" pin="6"/><net_sink comp="619" pin=0"/></net>

<net id="1213"><net_src comp="96" pin="0"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="74" pin="0"/><net_sink comp="1207" pin=2"/></net>

<net id="1215"><net_src comp="98" pin="0"/><net_sink comp="1207" pin=3"/></net>

<net id="1221"><net_src comp="100" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="1207" pin="4"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="540" pin="1"/><net_sink comp="1216" pin=2"/></net>

<net id="1227"><net_src comp="1216" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1234"><net_src comp="102" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1239"><net_src comp="104" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="1230" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1248"><net_src comp="1235" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1255"><net_src comp="106" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="108" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1264"><net_src comp="1251" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1269"><net_src comp="1256" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1279"><net_src comp="556" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="54" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1285"><net_src comp="556" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1286"><net_src comp="58" pin="0"/><net_sink comp="1281" pin=1"/></net>

<net id="1290"><net_src comp="556" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1299"><net_src comp="60" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1300"><net_src comp="62" pin="0"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="64" pin="0"/><net_sink comp="1291" pin=2"/></net>

<net id="1302"><net_src comp="62" pin="0"/><net_sink comp="1291" pin=3"/></net>

<net id="1303"><net_src comp="64" pin="0"/><net_sink comp="1291" pin=4"/></net>

<net id="1304"><net_src comp="1287" pin="1"/><net_sink comp="1291" pin=5"/></net>

<net id="1305"><net_src comp="1291" pin="6"/><net_sink comp="599" pin=0"/></net>

<net id="1306"><net_src comp="1291" pin="6"/><net_sink comp="603" pin=0"/></net>

<net id="1310"><net_src comp="556" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1316"><net_src comp="1307" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="639" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1318"><net_src comp="652" pin="1"/><net_sink comp="1311" pin=2"/></net>

<net id="1319"><net_src comp="1311" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="1325"><net_src comp="1307" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1326"><net_src comp="673" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="1327"><net_src comp="669" pin="1"/><net_sink comp="1320" pin=2"/></net>

<net id="1328"><net_src comp="1320" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="1334"><net_src comp="629" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1335"><net_src comp="643" pin="1"/><net_sink comp="1329" pin=2"/></net>

<net id="1336"><net_src comp="1329" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="1342"><net_src comp="665" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1343"><net_src comp="661" pin="1"/><net_sink comp="1337" pin=2"/></net>

<net id="1344"><net_src comp="1337" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="1353"><net_src comp="60" pin="0"/><net_sink comp="1345" pin=0"/></net>

<net id="1354"><net_src comp="62" pin="0"/><net_sink comp="1345" pin=1"/></net>

<net id="1355"><net_src comp="62" pin="0"/><net_sink comp="1345" pin=2"/></net>

<net id="1356"><net_src comp="64" pin="0"/><net_sink comp="1345" pin=3"/></net>

<net id="1357"><net_src comp="64" pin="0"/><net_sink comp="1345" pin=4"/></net>

<net id="1358"><net_src comp="1345" pin="6"/><net_sink comp="615" pin=0"/></net>

<net id="1367"><net_src comp="60" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="62" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1369"><net_src comp="64" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1370"><net_src comp="64" pin="0"/><net_sink comp="1359" pin=3"/></net>

<net id="1371"><net_src comp="62" pin="0"/><net_sink comp="1359" pin=4"/></net>

<net id="1372"><net_src comp="1359" pin="6"/><net_sink comp="619" pin=0"/></net>

<net id="1376"><net_src comp="552" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1381"><net_src comp="1373" pin="1"/><net_sink comp="1377" pin=1"/></net>

<net id="1385"><net_src comp="1377" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1392"><net_src comp="504" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="110" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1398"><net_src comp="568" pin="4"/><net_sink comp="1394" pin=0"/></net>

<net id="1399"><net_src comp="114" pin="0"/><net_sink comp="1394" pin=1"/></net>

<net id="1404"><net_src comp="568" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="118" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1409"><net_src comp="568" pin="4"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1415"><net_src comp="451" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1421"><net_src comp="1418" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1426"><net_src comp="737" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1430"><net_src comp="745" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1433"><net_src comp="1427" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1434"><net_src comp="1427" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1435"><net_src comp="1427" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1436"><net_src comp="1427" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1437"><net_src comp="1427" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1438"><net_src comp="1427" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1439"><net_src comp="1427" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1440"><net_src comp="1427" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1441"><net_src comp="1427" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1442"><net_src comp="1427" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1443"><net_src comp="1427" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1444"><net_src comp="1427" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1448"><net_src comp="755" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1453"><net_src comp="122" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1458"><net_src comp="135" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1463"><net_src comp="142" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1468"><net_src comp="776" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1473"><net_src comp="155" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1478"><net_src comp="163" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1483"><net_src comp="170" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1488"><net_src comp="178" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1493"><net_src comp="186" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1498"><net_src comp="787" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1502"><net_src comp="793" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1507"><net_src comp="799" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="857" pin=5"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="871" pin=5"/></net>

<net id="1513"><net_src comp="803" pin="6"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1515"><net_src comp="1510" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1516"><net_src comp="1510" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1521"><net_src comp="819" pin="1"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1523"><net_src comp="1518" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1527"><net_src comp="823" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1532"><net_src comp="832" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1537"><net_src comp="841" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1542"><net_src comp="849" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1547"><net_src comp="857" pin="6"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1552"><net_src comp="871" pin="6"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1557"><net_src comp="909" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1562"><net_src comp="919" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1567"><net_src comp="210" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1572"><net_src comp="218" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1577"><net_src comp="225" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1582"><net_src comp="940" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1587"><net_src comp="233" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1592"><net_src comp="241" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1597"><net_src comp="248" pin="3"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1602"><net_src comp="256" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1607"><net_src comp="264" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1612"><net_src comp="951" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1617"><net_src comp="954" pin="2"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="960" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1626"><net_src comp="966" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1024" pin=5"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="1038" pin=5"/></net>

<net id="1632"><net_src comp="970" pin="6"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1635"><net_src comp="1629" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1636"><net_src comp="1629" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1640"><net_src comp="986" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1646"><net_src comp="990" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1651"><net_src comp="999" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1656"><net_src comp="1008" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1661"><net_src comp="1016" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1666"><net_src comp="1024" pin="6"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1671"><net_src comp="1038" pin="6"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1676"><net_src comp="1067" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1681"><net_src comp="1077" pin="1"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1686"><net_src comp="288" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1691"><net_src comp="296" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1696"><net_src comp="303" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1701"><net_src comp="1098" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1706"><net_src comp="311" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1711"><net_src comp="319" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1716"><net_src comp="326" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1721"><net_src comp="334" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1726"><net_src comp="342" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1731"><net_src comp="1109" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1735"><net_src comp="1115" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1740"><net_src comp="1121" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1179" pin=5"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="1193" pin=5"/></net>

<net id="1746"><net_src comp="1125" pin="6"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1748"><net_src comp="1743" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1749"><net_src comp="1743" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1750"><net_src comp="1743" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1754"><net_src comp="1141" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1756"><net_src comp="1751" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1760"><net_src comp="1145" pin="3"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1765"><net_src comp="1154" pin="3"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1770"><net_src comp="1163" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1775"><net_src comp="1171" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1780"><net_src comp="1179" pin="6"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1785"><net_src comp="1193" pin="6"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1790"><net_src comp="1230" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1795"><net_src comp="1240" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1800"><net_src comp="366" pin="3"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1805"><net_src comp="374" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1810"><net_src comp="381" pin="3"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1815"><net_src comp="1261" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1820"><net_src comp="389" pin="3"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1825"><net_src comp="397" pin="3"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1830"><net_src comp="404" pin="3"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1835"><net_src comp="412" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1840"><net_src comp="420" pin="3"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1845"><net_src comp="1272" pin="1"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1850"><net_src comp="1275" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1854"><net_src comp="1281" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1859"><net_src comp="1287" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="1345" pin=5"/></net>

<net id="1861"><net_src comp="1856" pin="1"/><net_sink comp="1359" pin=5"/></net>

<net id="1865"><net_src comp="1291" pin="6"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1867"><net_src comp="1862" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1868"><net_src comp="1862" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1869"><net_src comp="1862" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1873"><net_src comp="1307" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1874"><net_src comp="1870" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1875"><net_src comp="1870" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1879"><net_src comp="1311" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1884"><net_src comp="1320" pin="3"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1889"><net_src comp="1329" pin="3"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1894"><net_src comp="1337" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1899"><net_src comp="1345" pin="6"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="1904"><net_src comp="1359" pin="6"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1909"><net_src comp="1388" pin="2"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1914"><net_src comp="1394" pin="2"/><net_sink comp="1911" pin=0"/></net>

<net id="1918"><net_src comp="1400" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1923"><net_src comp="444" pin="3"/><net_sink comp="1920" pin=0"/></net>

<net id="1924"><net_src comp="1920" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1928"><net_src comp="457" pin="3"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1933"><net_src comp="464" pin="3"/><net_sink comp="1930" pin=0"/></net>

<net id="1934"><net_src comp="1930" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1938"><net_src comp="470" pin="3"/><net_sink comp="1935" pin=0"/></net>

<net id="1939"><net_src comp="1935" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1943"><net_src comp="478" pin="3"/><net_sink comp="1940" pin=0"/></net>

<net id="1944"><net_src comp="1940" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1948"><net_src comp="486" pin="3"/><net_sink comp="1945" pin=0"/></net>

<net id="1949"><net_src comp="1945" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1953"><net_src comp="494" pin="3"/><net_sink comp="1950" pin=0"/></net>

<net id="1954"><net_src comp="1950" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Real_r | {27 53 79 105 110 111 }
	Port: Imag | {27 53 79 105 110 111 }
 - Input state : 
	Port: Reorder_fft : Real_r | {2 3 4 5 6 7 8 28 29 30 31 32 33 34 54 55 56 57 58 59 60 80 81 82 83 84 85 86 108 109 110 }
	Port: Reorder_fft : Imag | {2 3 4 5 6 7 8 28 29 30 31 32 33 34 54 55 56 57 58 59 60 80 81 82 83 84 85 86 108 109 110 }
	Port: Reorder_fft : lut_reorder_I | {107 108 }
	Port: Reorder_fft : lut_reorder_J | {107 108 }
  - Chain level:
	State 1
	State 2
		tmp_37 : 1
		br_ln41 : 2
		empty_19 : 1
		or_ln43 : 2
		zext_ln47 : 1
		Real_addr : 2
		Real_load : 3
		zext_ln49 : 2
		Real_addr_2 : 3
		Imag_addr : 3
		RE_vec_128_c_1 : 4
	State 3
		Real_addr_1 : 1
		Real_load_1 : 2
		Real_addr_3 : 1
		Imag_addr_1 : 1
		RE_vec_128_d_1 : 2
	State 4
		Imag_load : 1
	State 5
		Imag_load_1 : 1
	State 6
	State 7
	State 8
	State 9
		icmp_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
		trunc_ln74 : 1
		tmp_4 : 2
		trunc_ln75 : 1
		select_ln75 : 2
		tmp_10 : 3
		select_ln81 : 2
		tmp_8 : 3
	State 10
	State 11
	State 12
	State 13
		tmp_11 : 1
		tmp_9 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_16 : 1
		tmp_s : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		add_ln : 1
		zext_ln84 : 2
		Real_addr_10 : 3
		store_ln84 : 4
		Imag_addr_10 : 3
		store_ln85 : 4
		empty_20 : 1
	State 28
		Real_addr_6 : 1
		Real_load_7 : 2
		Real_addr_8 : 1
		Imag_addr_6 : 1
		RE_vec_128_c_1_1 : 2
	State 29
		Real_addr_7 : 1
		Real_load_8 : 2
		Real_addr_9 : 1
		Imag_addr_7 : 1
		RE_vec_128_d_1_1 : 2
	State 30
		Imag_load_9 : 1
	State 31
		Imag_load_10 : 1
	State 32
	State 33
	State 34
	State 35
		icmp_ln65_1 : 1
		add_ln65_1 : 1
		br_ln65 : 2
		trunc_ln74_1 : 1
		tmp_24 : 2
		trunc_ln75_1 : 1
		select_ln75_2 : 2
		tmp_2_1 : 3
		select_ln81_2 : 2
		tmp_8_1 : 3
	State 36
	State 37
	State 38
	State 39
		tmp_3_1 : 1
		tmp_9_1 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp_4_1 : 1
		tmp_1 : 1
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		add_ln84 : 1
		zext_ln84_1 : 2
		Real_addr_15 : 3
		store_ln84 : 4
		Imag_addr_15 : 3
		store_ln85 : 4
		empty_23 : 1
	State 54
		Real_addr_11 : 1
		Real_load_14 : 2
		Real_addr_13 : 1
		Imag_addr_11 : 1
		RE_vec_128_c_1_2 : 2
	State 55
		Real_addr_12 : 1
		Real_load_15 : 2
		Real_addr_14 : 1
		Imag_addr_12 : 1
		RE_vec_128_d_1_2 : 2
	State 56
		Imag_load_15 : 1
	State 57
		Imag_load_16 : 1
	State 58
	State 59
	State 60
	State 61
		icmp_ln65_2 : 1
		add_ln65_2 : 1
		br_ln65 : 2
		trunc_ln74_2 : 1
		tmp_29 : 2
		trunc_ln75_2 : 1
		select_ln75_4 : 2
		tmp_2_2 : 3
		select_ln81_4 : 2
		tmp_8_2 : 3
	State 62
	State 63
	State 64
	State 65
		tmp_3_2 : 1
		tmp_9_2 : 1
	State 66
	State 67
	State 68
	State 69
	State 70
		tmp_4_2 : 1
		tmp_2_26 : 1
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		tmp_33 : 1
		zext_ln84_2 : 2
		Real_addr_20 : 3
		store_ln84 : 4
		Imag_addr_20 : 3
		store_ln85 : 4
		empty_27 : 1
	State 80
		Real_addr_16 : 1
		Real_load_20 : 2
		Real_addr_18 : 1
		Imag_addr_16 : 1
		RE_vec_128_c_1_3 : 2
	State 81
		Real_addr_17 : 1
		Real_load_21 : 2
		Real_addr_19 : 1
		Imag_addr_17 : 1
		RE_vec_128_d_1_3 : 2
	State 82
		Imag_load_20 : 1
	State 83
		Imag_load_21 : 1
	State 84
	State 85
	State 86
	State 87
		icmp_ln65_3 : 1
		add_ln65_3 : 1
		br_ln65 : 2
		trunc_ln74_3 : 1
		tmp_34 : 2
		trunc_ln75_3 : 1
		select_ln75_6 : 2
		tmp_2_3 : 3
		select_ln81_6 : 2
		tmp_8_3 : 3
	State 88
	State 89
	State 90
	State 91
		tmp_3_3 : 1
		tmp_9_3 : 1
	State 92
	State 93
	State 94
	State 95
	State 96
		tmp_4_3 : 1
		tmp_3_30 : 1
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
		add_ln84_1 : 1
		zext_ln84_3 : 2
		Real_addr_21 : 3
		store_ln84 : 4
		Imag_addr_21 : 3
		store_ln85 : 4
		empty_31 : 1
	State 106
	State 107
		icmp_ln91 : 1
		i : 1
		br_ln91 : 2
		zext_ln96 : 1
		lut_reorder_I_addr : 2
		indexI : 3
		lut_reorder_J_addr : 2
		indexJ : 3
	State 108
		zext_ln99 : 1
		Real_addr_4 : 2
		tempr : 3
		Imag_addr_4 : 2
		tempi : 3
	State 109
		Real_addr_5 : 1
		Real_load_5 : 2
		Imag_addr_5 : 1
		Imag_load_7 : 2
	State 110
		store_ln101 : 1
		store_ln102 : 1
	State 111
		empty_34 : 1
	State 112


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_575      |    2    |   205   |   390   |
|          |       grp_fu_579      |    2    |   205   |   390   |
|   fadd   |       grp_fu_583      |    2    |   205   |   390   |
|          |       grp_fu_587      |    2    |   205   |   390   |
|          |       grp_fu_591      |    2    |   205   |   390   |
|          |       grp_fu_595      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_599      |    3    |   143   |   321   |
|          |       grp_fu_603      |    3    |   143   |   321   |
|   fmul   |       grp_fu_607      |    3    |   143   |   321   |
|          |       grp_fu_611      |    3    |   143   |   321   |
|          |       grp_fu_615      |    3    |   143   |   321   |
|          |       grp_fu_619      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln75_fu_823  |    0    |    0    |    32   |
|          |   select_ln81_fu_832  |    0    |    0    |    32   |
|          |  select_ln75_1_fu_841 |    0    |    0    |    32   |
|          |  select_ln81_1_fu_849 |    0    |    0    |    32   |
|          |  select_ln75_2_fu_990 |    0    |    0    |    32   |
|          |  select_ln81_2_fu_999 |    0    |    0    |    32   |
|          | select_ln75_3_fu_1008 |    0    |    0    |    32   |
|  select  | select_ln81_3_fu_1016 |    0    |    0    |    32   |
|          | select_ln75_4_fu_1145 |    0    |    0    |    32   |
|          | select_ln81_4_fu_1154 |    0    |    0    |    32   |
|          | select_ln75_5_fu_1163 |    0    |    0    |    32   |
|          | select_ln81_5_fu_1171 |    0    |    0    |    32   |
|          | select_ln75_6_fu_1311 |    0    |    0    |    32   |
|          | select_ln81_6_fu_1320 |    0    |    0    |    32   |
|          | select_ln75_7_fu_1329 |    0    |    0    |    32   |
|          | select_ln81_7_fu_1337 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_803     |    0    |    0    |    21   |
|          |     tmp_14_fu_857     |    0    |    0    |    21   |
|          |     tmp_20_fu_871     |    0    |    0    |    21   |
|          |     tmp_24_fu_970     |    0    |    0    |    21   |
|          |     tmp_26_fu_1024    |    0    |    0    |    21   |
|    mux   |     tmp_28_fu_1038    |    0    |    0    |    21   |
|          |     tmp_29_fu_1125    |    0    |    0    |    21   |
|          |     tmp_30_fu_1179    |    0    |    0    |    21   |
|          |     tmp_31_fu_1193    |    0    |    0    |    21   |
|          |     tmp_34_fu_1291    |    0    |    0    |    21   |
|          |     tmp_35_fu_1345    |    0    |    0    |    21   |
|          |     tmp_36_fu_1359    |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln65_fu_793    |    0    |    0    |    12   |
|          |   add_ln65_1_fu_960   |    0    |    0    |    12   |
|          |    add_ln84_fu_1056   |    0    |    0    |    14   |
|    add   |   add_ln65_2_fu_1115  |    0    |    0    |    12   |
|          |   add_ln65_3_fu_1281  |    0    |    0    |    12   |
|          |   add_ln84_1_fu_1377  |    0    |    0    |    14   |
|          |    add_ln41_fu_1388   |    0    |    0    |    13   |
|          |       i_fu_1400       |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln65_fu_787   |    0    |    0    |    9    |
|          |   icmp_ln65_1_fu_954  |    0    |    0    |    9    |
|   icmp   |  icmp_ln65_2_fu_1109  |    0    |    0    |    9    |
|          |  icmp_ln65_3_fu_1275  |    0    |    0    |    9    |
|          |   icmp_ln91_fu_1394   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_37_fu_737     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    empty_19_fu_745    |    0    |    0    |    0    |
|          |   trunc_ln74_fu_799   |    0    |    0    |    0    |
|          |   trunc_ln75_fu_819   |    0    |    0    |    0    |
|          |  trunc_ln74_1_fu_966  |    0    |    0    |    0    |
|   trunc  |  trunc_ln75_1_fu_986  |    0    |    0    |    0    |
|          |  trunc_ln74_2_fu_1121 |    0    |    0    |    0    |
|          |  trunc_ln75_2_fu_1141 |    0    |    0    |    0    |
|          |  trunc_ln74_3_fu_1287 |    0    |    0    |    0    |
|          |  trunc_ln75_3_fu_1307 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln43_fu_749    |    0    |    0    |    0    |
|          |     or_ln44_fu_766    |    0    |    0    |    0    |
|          |     or_ln45_fu_771    |    0    |    0    |    0    |
|          |     or_ln41_fu_909    |    0    |    0    |    0    |
|          |    or_ln43_1_fu_914   |    0    |    0    |    0    |
|          |    or_ln44_1_fu_930   |    0    |    0    |    0    |
|          |    or_ln45_1_fu_935   |    0    |    0    |    0    |
|    or    |   or_ln41_1_fu_1067   |    0    |    0    |    0    |
|          |   or_ln43_2_fu_1072   |    0    |    0    |    0    |
|          |   or_ln44_2_fu_1088   |    0    |    0    |    0    |
|          |   or_ln45_2_fu_1093   |    0    |    0    |    0    |
|          |   or_ln41_2_fu_1230   |    0    |    0    |    0    |
|          |   or_ln43_3_fu_1235   |    0    |    0    |    0    |
|          |   or_ln44_3_fu_1251   |    0    |    0    |    0    |
|          |   or_ln45_3_fu_1256   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln47_fu_755   |    0    |    0    |    0    |
|          |    zext_ln49_fu_760   |    0    |    0    |    0    |
|          |    zext_ln48_fu_776   |    0    |    0    |    0    |
|          |    zext_ln51_fu_781   |    0    |    0    |    0    |
|          |    zext_ln84_fu_903   |    0    |    0    |    0    |
|          |   zext_ln47_1_fu_919  |    0    |    0    |    0    |
|          |   zext_ln49_1_fu_924  |    0    |    0    |    0    |
|          |   zext_ln48_1_fu_940  |    0    |    0    |    0    |
|          |   zext_ln51_1_fu_945  |    0    |    0    |    0    |
|          |   zext_ln47_4_fu_951  |    0    |    0    |    0    |
|          |   zext_ln74_fu_1052   |    0    |    0    |    0    |
|          |  zext_ln84_1_fu_1061  |    0    |    0    |    0    |
|          |  zext_ln47_2_fu_1077  |    0    |    0    |    0    |
|   zext   |  zext_ln49_2_fu_1082  |    0    |    0    |    0    |
|          |  zext_ln48_2_fu_1098  |    0    |    0    |    0    |
|          |  zext_ln51_2_fu_1103  |    0    |    0    |    0    |
|          |  zext_ln84_2_fu_1224  |    0    |    0    |    0    |
|          |  zext_ln47_3_fu_1240  |    0    |    0    |    0    |
|          |  zext_ln49_3_fu_1245  |    0    |    0    |    0    |
|          |  zext_ln48_3_fu_1261  |    0    |    0    |    0    |
|          |  zext_ln51_3_fu_1266  |    0    |    0    |    0    |
|          |  zext_ln47_5_fu_1272  |    0    |    0    |    0    |
|          |  zext_ln74_1_fu_1373  |    0    |    0    |    0    |
|          |  zext_ln84_3_fu_1382  |    0    |    0    |    0    |
|          |   zext_ln96_fu_1406   |    0    |    0    |    0    |
|          |   zext_ln99_fu_1412   |    0    |    0    |    0    |
|          |   zext_ln101_fu_1418  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_23_fu_885     |    0    |    0    |    0    |
|          |     tmp_32_fu_1207    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln_fu_895     |    0    |    0    |    0    |
|          |     tmp_33_fu_1216    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    30   |   2088  |   5183  |
|----------|-----------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|lut_reorder_I|    1   |    0   |    0   |
|lut_reorder_J|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   Imag_addr_11_reg_1693   |   10   |
|   Imag_addr_12_reg_1713   |   10   |
|   Imag_addr_13_reg_1718   |   10   |
|   Imag_addr_14_reg_1723   |   10   |
|   Imag_addr_16_reg_1807   |   10   |
|   Imag_addr_17_reg_1827   |   10   |
|   Imag_addr_18_reg_1832   |   10   |
|   Imag_addr_19_reg_1837   |   10   |
|    Imag_addr_1_reg_1480   |   10   |
|    Imag_addr_2_reg_1485   |   10   |
|    Imag_addr_3_reg_1490   |   10   |
|    Imag_addr_4_reg_1940   |   10   |
|    Imag_addr_5_reg_1950   |   10   |
|    Imag_addr_6_reg_1574   |   10   |
|    Imag_addr_7_reg_1594   |   10   |
|    Imag_addr_8_reg_1599   |   10   |
|    Imag_addr_9_reg_1604   |   10   |
|     Imag_addr_reg_1460    |   10   |
|   Real_addr_11_reg_1683   |   10   |
|   Real_addr_12_reg_1703   |   10   |
|   Real_addr_13_reg_1688   |   10   |
|   Real_addr_14_reg_1708   |   10   |
|   Real_addr_16_reg_1797   |   10   |
|   Real_addr_17_reg_1817   |   10   |
|   Real_addr_18_reg_1802   |   10   |
|   Real_addr_19_reg_1822   |   10   |
|    Real_addr_1_reg_1470   |   10   |
|    Real_addr_2_reg_1455   |   10   |
|    Real_addr_3_reg_1475   |   10   |
|    Real_addr_4_reg_1935   |   10   |
|    Real_addr_5_reg_1945   |   10   |
|    Real_addr_6_reg_1564   |   10   |
|    Real_addr_7_reg_1584   |   10   |
|    Real_addr_8_reg_1569   |   10   |
|    Real_addr_9_reg_1589   |   10   |
|     Real_addr_reg_1450    |   10   |
|     add_ln41_reg_1906     |   11   |
|    add_ln65_1_reg_1618    |    3   |
|    add_ln65_2_reg_1732    |    3   |
|    add_ln65_3_reg_1851    |    3   |
|     add_ln65_reg_1499     |    3   |
|       c_0_0_reg_504       |   11   |
|     c_aux_0_0_reg_516     |    3   |
|     c_aux_0_1_reg_528     |    3   |
|     c_aux_0_2_reg_540     |    3   |
|     c_aux_0_3_reg_552     |    3   |
|     empty_19_reg_1427     |   10   |
|        i_0_reg_564        |    9   |
|         i_reg_1915        |    9   |
|    icmp_ln65_1_reg_1614   |    1   |
|    icmp_ln65_2_reg_1728   |    1   |
|    icmp_ln65_3_reg_1847   |    1   |
|     icmp_ln65_reg_1495    |    1   |
|     icmp_ln91_reg_1911    |    1   |
|      indexJ_reg_1930      |   10   |
|lut_reorder_I_addr_reg_1920|    9   |
|lut_reorder_J_addr_reg_1925|    9   |
|     or_ln41_1_reg_1673    |   10   |
|     or_ln41_2_reg_1787    |   10   |
|      or_ln41_reg_1554     |   10   |
|          reg_623          |   32   |
|          reg_629          |   32   |
|          reg_634          |   32   |
|          reg_639          |   32   |
|          reg_643          |   32   |
|          reg_647          |   32   |
|          reg_652          |   32   |
|          reg_656          |   32   |
|          reg_661          |   32   |
|          reg_665          |   32   |
|          reg_669          |   32   |
|          reg_673          |   32   |
|          reg_677          |   32   |
|          reg_682          |   32   |
|          reg_687          |   32   |
|          reg_692          |   32   |
|          reg_697          |   32   |
|          reg_702          |   32   |
|          reg_707          |   32   |
|          reg_712          |   32   |
|          reg_717          |   32   |
|          reg_722          |   32   |
|          reg_727          |   32   |
|          reg_732          |   32   |
|   select_ln75_1_reg_1534  |   32   |
|   select_ln75_2_reg_1643  |   32   |
|   select_ln75_3_reg_1653  |   32   |
|   select_ln75_4_reg_1757  |   32   |
|   select_ln75_5_reg_1767  |   32   |
|   select_ln75_6_reg_1876  |   32   |
|   select_ln75_7_reg_1886  |   32   |
|    select_ln75_reg_1524   |   32   |
|   select_ln81_1_reg_1539  |   32   |
|   select_ln81_2_reg_1648  |   32   |
|   select_ln81_3_reg_1658  |   32   |
|   select_ln81_4_reg_1762  |   32   |
|   select_ln81_5_reg_1772  |   32   |
|   select_ln81_6_reg_1881  |   32   |
|   select_ln81_7_reg_1891  |   32   |
|    select_ln81_reg_1529   |   32   |
|      tmp_14_reg_1544      |   32   |
|      tmp_20_reg_1549      |   32   |
|      tmp_24_reg_1629      |   32   |
|      tmp_26_reg_1663      |   32   |
|      tmp_28_reg_1668      |   32   |
|      tmp_29_reg_1743      |   32   |
|      tmp_30_reg_1777      |   32   |
|      tmp_31_reg_1782      |   32   |
|      tmp_34_reg_1862      |   32   |
|      tmp_35_reg_1896      |   32   |
|      tmp_36_reg_1901      |   32   |
|      tmp_37_reg_1423      |    1   |
|       tmp_4_reg_1510      |   32   |
|   trunc_ln74_1_reg_1623   |    2   |
|   trunc_ln74_2_reg_1737   |    2   |
|   trunc_ln74_3_reg_1856   |    2   |
|    trunc_ln74_reg_1504    |    2   |
|   trunc_ln75_1_reg_1637   |    1   |
|   trunc_ln75_2_reg_1751   |    1   |
|   trunc_ln75_3_reg_1870   |    1   |
|    trunc_ln75_reg_1518    |    1   |
|    zext_ln47_1_reg_1559   |   64   |
|    zext_ln47_2_reg_1678   |   64   |
|    zext_ln47_3_reg_1792   |   64   |
|    zext_ln47_4_reg_1609   |   11   |
|    zext_ln47_5_reg_1842   |   11   |
|     zext_ln47_reg_1445    |   64   |
|    zext_ln48_1_reg_1579   |   64   |
|    zext_ln48_2_reg_1698   |   64   |
|    zext_ln48_3_reg_1812   |   64   |
|     zext_ln48_reg_1465    |   64   |
+---------------------------+--------+
|           Total           |  2708  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |  32  |  10  |   320  ||   145   |
| grp_access_fu_129 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_149 |  p0  |  40  |  10  |   400  ||   177   |
| grp_access_fu_149 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_451 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_464 |  p0  |   2  |   9  |   18   ||    9    |
|   c_0_0_reg_504   |  p0  |   2  |  11  |   22   ||    9    |
| c_aux_0_0_reg_516 |  p0  |   2  |   3  |    6   ||    9    |
| c_aux_0_1_reg_528 |  p0  |   2  |   3  |    6   ||    9    |
| c_aux_0_2_reg_540 |  p0  |   2  |   3  |    6   ||    9    |
| c_aux_0_3_reg_552 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_575    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_579    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_599    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_599    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_603    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_603    |  p1  |   8  |  32  |   256  ||    41   |
|     grp_fu_607    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_611    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_615    |  p0  |   8  |  32  |   256  ||    41   |
|     grp_fu_619    |  p0  |   8  |  32  |   256  ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  3298  || 41.4827 ||   785   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   30   |    -   |  2088  |  5183  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   41   |    -   |   785  |
|  Register |    -   |    -   |    -   |  2708  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   30   |   41   |  4796  |  5968  |
+-----------+--------+--------+--------+--------+--------+
