

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 19:49:40 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Pool_Row_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.621 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.800 us | 0.800 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |       18|       18|         4|          1|          1|    16|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 8.64>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i5 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [pooling.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_3, %ifFalse ]" [pooling.cpp:28]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i5 [ 0, %0 ], [ %select_ln13, %ifFalse ]" [pooling.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln25_2, %ifFalse ]" [pooling.cpp:25]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln16_1, %ifFalse ]" [pooling.cpp:16]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln16, %ifFalse ]" [pooling.cpp:16]   --->   Operation 16 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %0 ], [ %select_ln28_1, %ifFalse ]" [pooling.cpp:28]   --->   Operation 17 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 18 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 19 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %c_0, 1" [pooling.cpp:26]   --->   Operation 20 'shl' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln26 = or i2 %shl_ln26, 1" [pooling.cpp:26]   --->   Operation 21 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i5 %indvar_flatten53, -16" [pooling.cpp:10]   --->   Operation 22 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.36ns)   --->   "%add_ln10 = add i5 1, %indvar_flatten53" [pooling.cpp:10]   --->   Operation 23 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [pooling.cpp:10]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 25 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i5 %indvar_flatten20, 8" [pooling.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.62ns)   --->   "%select_ln28_2 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 27 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.62ns)   --->   "%select_ln28_3 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 28 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_3 to i7" [pooling.cpp:28]   --->   Operation 29 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i2 0, i2 %shl_ln25" [pooling.cpp:28]   --->   Operation 30 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 31 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pooling.cpp:20]   --->   Operation 32 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%and_ln28_4 = and i1 %icmp_ln20, %xor_ln28" [pooling.cpp:28]   --->   Operation 33 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.12ns)   --->   "%icmp_ln16 = icmp eq i4 %indvar_flatten, 4" [pooling.cpp:16]   --->   Operation 34 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%and_ln28_5 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 35 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28_2" [pooling.cpp:13]   --->   Operation 36 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%or_ln25 = or i1 %and_ln28_5, %icmp_ln13" [pooling.cpp:25]   --->   Operation 37 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln25 = select i1 %or_ln25, i2 0, i2 %c_0" [pooling.cpp:25]   --->   Operation 38 'select' 'select_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln25_1 = shl i2 %r, 1" [pooling.cpp:25]   --->   Operation 39 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln25_1 = select i1 %and_ln28_5, i2 %shl_ln25_1, i2 %select_ln28_4" [pooling.cpp:25]   --->   Operation 40 'select' 'select_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%select_ln25_2 = select i1 %and_ln28_5, i2 %r, i2 %select_ln28_2" [pooling.cpp:25]   --->   Operation 41 'select' 'select_ln25_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln16, true" [pooling.cpp:25]   --->   Operation 42 'xor' 'xor_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%or_ln25_1 = or i1 %icmp_ln13, %xor_ln25" [pooling.cpp:25]   --->   Operation 43 'or' 'or_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %and_ln28_4, %or_ln25_1" [pooling.cpp:25]   --->   Operation 44 'and' 'and_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln25" [pooling.cpp:16]   --->   Operation 45 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_2)   --->   "%or_ln26_1 = or i1 %and_ln25, %and_ln28_5" [pooling.cpp:26]   --->   Operation 46 'or' 'or_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln26_2 = or i1 %or_ln26_1, %icmp_ln13" [pooling.cpp:26]   --->   Operation 47 'or' 'or_ln26_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.62ns)   --->   "%select_ln26_1 = select i1 %or_ln26_2, i2 0, i2 %mpr_0" [pooling.cpp:26]   --->   Operation 48 'select' 'select_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln26_1 = shl i2 %c, 1" [pooling.cpp:26]   --->   Operation 49 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln26_3 = or i2 %shl_ln26_1, 1" [pooling.cpp:26]   --->   Operation 50 'or' 'or_ln26_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.62ns)   --->   "%select_ln16 = select i1 %and_ln25, i2 %c, i2 %select_ln25" [pooling.cpp:16]   --->   Operation 51 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.00ns) (out node of the LUT)   --->   "%i = add i2 %select_ln25_1, %select_ln26_1" [pooling.cpp:25]   --->   Operation 52 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%select_ln25_3 = select i1 %or_ln25, i2 0, i2 %shl_ln26" [pooling.cpp:25]   --->   Operation 53 'select' 'select_ln25_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%select_ln26_2 = select i1 %and_ln25, i2 %shl_ln26_1, i2 %select_ln25_3" [pooling.cpp:26]   --->   Operation 54 'select' 'select_ln26_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%tmp_15_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %i, i2 %select_ln26_2, i1 false)" [pooling.cpp:28]   --->   Operation 55 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28 = add i7 %zext_ln28_1, %tmp_15_cast" [pooling.cpp:28]   --->   Operation 56 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i7 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 57 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_2" [pooling.cpp:28]   --->   Operation 58 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%select_ln25_4 = select i1 %or_ln25, i2 1, i2 %or_ln26" [pooling.cpp:25]   --->   Operation 59 'select' 'select_ln25_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%select_ln26_3 = select i1 %and_ln25, i2 %or_ln26_3, i2 %select_ln25_4" [pooling.cpp:26]   --->   Operation 60 'select' 'select_ln26_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%tmp_18_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %i, i2 %select_ln26_3, i1 false)" [pooling.cpp:28]   --->   Operation 61 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28_1 = add i7 %zext_ln28_1, %tmp_18_cast" [pooling.cpp:28]   --->   Operation 62 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 63 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%mpr = add i2 1, %select_ln26_1" [pooling.cpp:20]   --->   Operation 64 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.36ns)   --->   "%add_ln16 = add i4 %indvar_flatten, 1" [pooling.cpp:16]   --->   Operation 65 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.65ns)   --->   "%select_ln16_1 = select i1 %or_ln25, i4 1, i4 %add_ln16" [pooling.cpp:16]   --->   Operation 66 'select' 'select_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.36ns)   --->   "%add_ln13_1 = add i5 %indvar_flatten20, 1" [pooling.cpp:13]   --->   Operation 67 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.79ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i5 1, i5 %add_ln13_1" [pooling.cpp:13]   --->   Operation 68 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 69 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_3 to i5" [pooling.cpp:28]   --->   Operation 70 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln25_2, i1 false)" [pooling.cpp:35]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp to i4" [pooling.cpp:35]   --->   Operation 72 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i7 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 73 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 74 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 75 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 76 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 76 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 77 [1/1] (0.61ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr, -2" [pooling.cpp:20]   --->   Operation 77 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [pooling.cpp:20]   --->   Operation 78 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i2 %select_ln16 to i4" [pooling.cpp:35]   --->   Operation 79 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln35_1" [pooling.cpp:35]   --->   Operation 80 'add' 'add_ln35' <Predicate = (icmp_ln20_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_20_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 81 'bitconcatenate' 'tmp_20_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %tmp_20_cast, %zext_ln28" [pooling.cpp:35]   --->   Operation 82 'add' 'add_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 34.6>
ST_4 : Operation 83 [1/1] (0.61ns)   --->   "%select_ln26 = select i1 %or_ln26_2, float 0x3810000000000000, float %max_0" [pooling.cpp:26]   --->   Operation 83 'select' 'select_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 84 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 86 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %select_ln26 to i32" [pooling.cpp:28]   --->   Operation 87 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 88 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 89 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 91 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 92 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 93 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 94 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 95 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 96 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (15.7ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load, %select_ln26" [pooling.cpp:28]   --->   Operation 97 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_6" [pooling.cpp:28]   --->   Operation 98 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %select_ln26" [pooling.cpp:28]   --->   Operation 99 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 100 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 101 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 102 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 103 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 104 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 105 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 106 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 107 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 108 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 109 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 110 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 111 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 112 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 113 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (15.7ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pooling.cpp:28]   --->   Operation 114 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_9" [pooling.cpp:28]   --->   Operation 115 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %select_ln28" [pooling.cpp:28]   --->   Operation 116 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [pooling.cpp:21]   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pooling.cpp:21]   --->   Operation 122 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [pooling.cpp:22]   --->   Operation 123 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [pooling.cpp:33]   --->   Operation 124 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 125 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pooling.cpp:35]   --->   Operation 126 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.42ns)   --->   "store float %select_ln28_1, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 127 'store' <Predicate = (icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 128 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 129 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten53', pooling.cpp:10) with incoming values : ('add_ln10', pooling.cpp:10) [8]  (1.18 ns)

 <State 2>: 8.65ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten20', pooling.cpp:13) with incoming values : ('select_ln13', pooling.cpp:13) [10]  (0 ns)
	'icmp' operation ('icmp_ln13', pooling.cpp:13) [26]  (1.12 ns)
	'xor' operation ('xor_ln28', pooling.cpp:28) [32]  (0.616 ns)
	'and' operation ('and_ln28_5', pooling.cpp:28) [36]  (0.616 ns)
	'or' operation ('or_ln26_1', pooling.cpp:26) [51]  (0 ns)
	'or' operation ('or_ln26_2', pooling.cpp:26) [52]  (0.616 ns)
	'select' operation ('select_ln26_1', pooling.cpp:26) [54]  (0.625 ns)
	'add' operation ('i', pooling.cpp:25) [61]  (1.01 ns)
	'add' operation ('add_ln28', pooling.cpp:28) [65]  (1.39 ns)
	'getelementptr' operation ('conv_1_out_addr', pooling.cpp:28) [67]  (0 ns)
	'load' operation ('conv_1_out_load', pooling.cpp:28) on array 'conv_1_out' [74]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('conv_1_out_addr_1', pooling.cpp:28) [73]  (0 ns)
	'load' operation ('conv_1_out_load_1', pooling.cpp:28) on array 'conv_1_out' [91]  (2.66 ns)

 <State 4>: 34.6ns
The critical path consists of the following:
	'select' operation ('select_ln26', pooling.cpp:26) [53]  (0.613 ns)
	'fcmp' operation ('tmp_6', pooling.cpp:28) [88]  (15.8 ns)
	'and' operation ('and_ln28_1', pooling.cpp:28) [89]  (0.616 ns)
	'select' operation ('select_ln28', pooling.cpp:28) [90]  (0.613 ns)
	'fcmp' operation ('tmp_9', pooling.cpp:28) [105]  (15.8 ns)
	'and' operation ('and_ln28_3', pooling.cpp:28) [106]  (0.616 ns)
	'select' operation ('select_ln28_1', pooling.cpp:28) [107]  (0.613 ns)

 <State 5>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('max_pool_1_out_addr', pooling.cpp:35) [118]  (0 ns)
	'store' operation ('store_ln35', pooling.cpp:35) of variable 'select_ln28_1', pooling.cpp:28 on array 'max_pool_1_out' [119]  (1.43 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
