Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Mon Sep 29 15:58:47 2014
| Host         : nova.ece.ucsb.edu running 64-bit CentOS release 6.5 (Final)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   100 |
| Minimum Number of register sites lost to control set restrictions |   357 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             421 |          153 |
| No           | No                    | Yes                    |              40 |           13 |
| No           | Yes                   | No                     |             282 |          130 |
| Yes          | No                    | No                     |             283 |           95 |
| Yes          | No                    | Yes                    |              14 |            8 |
| Yes          | Yes                   | No                     |             819 |          318 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                  Enable Signal                                                  |                                                     Set/Reset Signal                                                    | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                 | system_i/mdm_1/U0/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                    |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                 | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R43_in                                                                |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/axi_timer_0/n_0_TCSR1_GENERATE[23].TCSR1_FF_I_i_1                                                              |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/ex_potential_exception                                  |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                  |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_12_out                                                                  |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/mdm_1/U0/bus2ip_wrce[1]                                                                                        |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                            |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                            |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                       |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg  |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    | system_i/microblaze_0/U0/n_0_MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/axi_timer_0/n_0_TCSR0_GENERATE[23].TCSR0_FF_I_i_1                                                              |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                       |                                                                                                                         |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/axi_timer_0/n_0_READ_DONE1_I_i_1                                                                               |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                 | system_i/mdm_1/U0/n_0_MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2                                                   |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En    | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                 |                                                                                                                         |                2 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                       |                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_2                                                        | system_i/microblaze_0/U0/n_0_wb_exception_kind_i[27]_i_1                                                                |                1 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/mdm_1/U0/n_0_Use_Uart.reset_RX_FIFO_i_1                                                                        |                1 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Data_Present                                                  | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg                                                            |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                              |                3 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                            |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/rst_clk_wiz_1_100M/bus_struct_reset[0]                                                                         |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/RX_Data_Present                                                                   | system_i/mdm_1/U0/n_0_MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg                                                            |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                         | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                   |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE042_out                                                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_EX_ALU_Op[0]_i_1                                                                   |                                                                                                                         |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/WB_Halted                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                3 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/lcd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                              |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                           | system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                              |                2 |              4 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                 | system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                              |                2 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_TDI_Shifter[3]_i_1                                                                        | system_i/mdm_1/U0/n_0_PORT_Selector[3]_i_1                                                                              |                1 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En    |                                                                                                                         |                3 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/rst_clk_wiz_1_100M/lpf_int                                                                                     |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                   | system_i/rst_clk_wiz_1_100M/clear                                                                                       |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                          |                2 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_OF_PipeRun                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_DI                            |                2 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_count[0]__0_i_1                                                                           |                                                                                                                         |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start                                                    | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                              |                2 |              7 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/n_0_command[0]_i_1                                                                            |                                                                                                                         |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[8].LOAD_REG_I_i_1__0                                                      | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[8].LOAD_REG_I_i_1                                                         | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[0].LOAD_REG_I_i_1__0                                                      | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[0].LOAD_REG_I_i_1                                                         | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[16].LOAD_REG_I_i_1__0                                                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[24].LOAD_REG_I_i_1__0                                                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[24].LOAD_REG_I_i_1                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_LOAD_REG_GEN[16].LOAD_REG_I_i_1                                                        | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE028_out                                                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                         |                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2                                                              |                                                                                                                         |                1 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/SRL16_En          |                                                                                                                         |                7 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/Dbg_Shift_31                                                                                  |                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/n_0_Addr_Counters[0].XORCY_I_i_2__0                                                           |                                                                                                                         |                1 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_tdi_shifter[0]_i_1                                                                        |                                                                                                                         |                3 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/n_0_Use_UART.tdo_reg[0]_i_1                                                                   |                                                                                                                         |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/n_0_s_axi_rdata_i[7]_i_1                                                                      | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                   |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                            | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                4 |              9 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                4 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/lcd/U0/gpio_core_1/Read_Reg_Rst                                                                                |                5 |             11 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/lcd/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                     | system_i/lcd/U0/bus2ip_reset                                                                                            |                4 |             11 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/lcd/U0/n_0_Not_Dual.gpio_Data_Out[0]_i_1                                                               | system_i/lcd/U0/bus2ip_reset                                                                                            |                4 |             11 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/lcd/U0/n_0_s_axi_rdata_i[10]_i_1                                                                       | system_i/lcd/U0/bus2ip_reset                                                                                            |                6 |             11 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                               |                5 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/OF_Write_Imm_Reg                                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                8 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                      | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                |                6 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               10 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/lcd/U0/bus2ip_reset                                                                                            |                9 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0_axi_intc/U0/n_0_IVAR_INDEX_SYNC_ON_AXI_CLK_GEN.ivar_index_axi_clk[1]_i_1                          |                6 |             23 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                               |                5 |             27 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                 | system_i/mdm_1/U0/n_0_Config_Reg[30]_i_1                                                                                |                6 |             31 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in                                                               |                                                                                                                         |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/n_0_s_axi_rdata_i[31]_i_1                                                     | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                |               13 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/R                                  |               16 |             32 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK |                                                                                                                         |               11 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result0                     |               16 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/s_axi_rvalid[0]                                                           | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               10 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_mem_pc_i[0]_i_1                                                                    | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                      |               14 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/IF_PC_Write                                     | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               13 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/n_0_s_axi_rdata_i[31]_i_1                                                                  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                              |               32 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                   |                                                                                                                         |               13 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                          |                                                                                                                         |               11 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/CE                                                      | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/CE                                     | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                     |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_MEM_PipeRun                                                                      |                                                                                                                         |                8 |             34 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/Dbg_Capture_0                                                                                 |                                                                                                                         |               24 |             61 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/n_0_ram_reg_0_15_0_0_i_1                                                      |                                                                                                                         |                8 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/n_0_PC_Buffer_reg[3][0]_srl4_i_1                                                       |                                                                                                                         |               10 |             75 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_EX_PipeRun                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               31 |             84 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                 |                                                                                                                         |               43 |            107 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_Reg_Write                                                                        |                                                                                                                         |               16 |            128 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               67 |            139 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/Trace_OF_PipeRun                                                                       | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                   |               70 |            203 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                 |                                                                                                                         |              113 |            331 |
+------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


