INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omer/Desktop/Dersler/EHB436E/HW/Final-Project/Viv/Final_Project/Final_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND_8
INFO: [VRFC 10-311] analyzing module XOR_8
INFO: [VRFC 10-311] analyzing module ADD_8
INFO: [VRFC 10-311] analyzing module CLS_8
INFO: [VRFC 10-311] analyzing module MUX4_8
INFO: [VRFC 10-311] analyzing module MUX4_1
INFO: [VRFC 10-311] analyzing module ZeroComp_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omer/Desktop/Dersler/EHB436E/HW/Final-Project/Viv/Final_Project/Final_Project.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omer/Desktop/Dersler/EHB436E/HW/Final-Project/Viv/Final_Project/Final_Project.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module MUX8_8
INFO: [VRFC 10-311] analyzing module MUX16_8
INFO: [VRFC 10-311] analyzing module Decoder4
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omer/Desktop/Dersler/EHB436E/HW/Final-Project/Viv/Final_Project/Final_Project.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/omer/Desktop/Dersler/EHB436E/HW/Final-Project/Viv/Final_Project/Final_Project.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
