// Copyright (C) 2024-2025 Intel Corporation
// SPDX-License-Identifier: BSD-3-Clause
//
// cam_test.dart
// CAM (Contents-Addressable Memory) tests.
//
// 2025 September 18
// Author: Desmond Kirkpatrick <desmond.a.kirkpatrick@intel.com>

import 'dart:async';

import 'package:rohd/rohd.dart';
import 'package:rohd_hcl/rohd_hcl.dart';
import 'package:test/test.dart';

void main() {
  tearDown(() async {
    await Simulator.reset();
  });

  test('Cam smoke test', () async {
    final clk = SimpleClockGenerator(10).clk;

    final reset = Logic();

    final wrPort = DataPortInterface(8, 12);
    final wrPort2 = DataPortInterface(8, 12);
    final rdPort = TagInterface(8, 8);
    final rdPort2 = TagInterface(8, 8);

    final cam =
        Cam(clk, reset, [wrPort, wrPort2], [rdPort, rdPort2], numEntries: 32);

    await cam.build();
    unawaited(Simulator.run());

    await clk.nextPosedge;
    await clk.nextPosedge;
    wrPort.en.inject(0);
    rdPort.en.inject(0);
    rdPort2.en.inject(0);
    reset.inject(1);
    await clk.nextPosedge;
    reset.inject(0);
    await clk.nextPosedge;

    wrPort.en.inject(1);
    wrPort2.en.inject(1);
    wrPort.addr.inject(14);
    wrPort.data.inject(42);
    wrPort2.addr.inject(29);
    wrPort2.data.inject(7);
    await clk.nextPosedge;
    await clk.nextPosedge;
    wrPort.en.inject(0);
    wrPort2.en.inject(0);
    await clk.nextPosedge;
    rdPort.en.inject(1);
    rdPort2.en.inject(1);
    rdPort.tag.inject(42);
    rdPort2.tag.inject(7);
    await clk.nextPosedge;
    rdPort.en.inject(0);
    rdPort2.en.inject(0);
    expect(rdPort.hit.value, LogicValue.one);
    expect(rdPort.idx.value.toInt(), 14);
    expect(rdPort2.hit.value, LogicValue.one);
    expect(rdPort2.idx.value.toInt(), 29);
    await clk.nextPosedge;
    await clk.nextPosedge;

    await Simulator.endSimulation();
  });
}
