INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1 opened at Fri Jan 08 20:47:15 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.153 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.278 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.442 sec.
Execute   set_part xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.124 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'proximal.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling proximal.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted proximal.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "proximal.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E proximal.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp
WARNING: [HLS 200-40] In file included from proximal.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 0.914 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.869 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from proximal.cpp:1:
In file included from proximal.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 1.255 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.814 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.791 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.proximal.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.proximal.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.proximal.pp.0.cpp.err.log 
Command       ap_eval done; 0.756 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.proximal.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.proximal.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.proximal.pp.0.cpp.err.log 
Command         ap_eval done; 1.413 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.proximal.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.proximal.pp.0.cpp.err.log 
Command         ap_eval done; 0.55 sec.
Command       tidy_31 done; 1.988 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.974 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.bc
Command       clang done; 1.31 sec.
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fft_top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted fft_top.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fft_top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fft_top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp
WARNING: [HLS 200-40] In file included from fft_top.cpp:95:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 0.914 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.768 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from fft_top.cpp:1:
In file included from fft_top.cpp:95:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 1.228 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.736 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.71 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.err.log 
Command       ap_eval done; 0.677 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.err.log 
Command         ap_eval done; 1.299 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.fft_top.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.fft_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.491 sec.
Command       tidy_31 done; 1.808 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.383 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.bc
Command       clang done; 1.279 sec.
INFO: [HLS 200-10] Analyzing design file 'divergent.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling divergent.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted divergent.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "divergent.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E divergent.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp
Command       clang done; 0.888 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.522 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc
Command       clang done; 1.134 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.488 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.49 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.divergent.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.divergent.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.divergent.pp.0.cpp.err.log 
Command       ap_eval done; 0.462 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.divergent.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.divergent.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.divergent.pp.0.cpp.err.log 
Command         ap_eval done; 0.924 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.divergent.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.divergent.pp.0.cpp.err.log 
Command         ap_eval done; 0.291 sec.
Command       tidy_31 done; 1.257 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.588 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.bc
Command       clang done; 1.164 sec.
INFO: [HLS 200-10] Analyzing design file 'deblur.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling deblur.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted deblur.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "deblur.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E deblur.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp
WARNING: [HLS 200-40] In file included from deblur.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 0.917 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.761 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from deblur.cpp:1:
In file included from deblur.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 1.225 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.713 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 -directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.703 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.deblur.pp.0.cpp.diag.yml C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.deblur.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-dataflow-lawyer.deblur.pp.0.cpp.err.log 
Command       ap_eval done; 0.669 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.deblur.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.deblur.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/tidy-3.1.deblur.pp.0.cpp.err.log 
Command         ap_eval done; 1.306 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.deblur.pp.0.cpp.out.log 2> C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/xilinx-legacy-rewriter.deblur.pp.0.cpp.err.log 
Command         ap_eval done; 0.494 sec.
Command       tidy_31 done; 1.843 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.845 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.bc
Command       clang done; 1.252 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/proximal.g.bc C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.g.bc C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/divergent.g.bc C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/deblur.g.bc -hls-opt -except-internalize cross_channel_deblur -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.956 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 210.055 ; gain = 117.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 210.055 ; gain = 117.590
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.pp.bc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.612 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cross_channel_deblur -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.0.bc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 45.758 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:01:26 . Memory (MB): peak = 710.145 ; gain = 617.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.1.bc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'P2S' into 'ProxGS' (proximal.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'array_initialize' into 'cross_channel_deblur' (deblur.cpp:60) automatically.
Command         transform done; 181.856 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'cross_channel_deblur' (deblur.cpp:50) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.103 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:51 ; elapsed = 00:04:27 . Memory (MB): peak = 710.145 ; gain = 617.680
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.g.1.bc to C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.o.1.bc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'tmp' (proximal.cpp:12) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'MAD' (proximal.cpp:12) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'fft_result' (proximal.cpp:12) into a 32-bit variable.
INFO: [XFORM 203-602] Inlining function 'P2S' into 'ProxGS' (proximal.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'array_initialize' into 'cross_channel_deblur' (deblur.cpp:60) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'xk'  should be updated in process function 'hls::fft<config1>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe.1'
	 'hls::fft<config1>'
	 'dummy_proc_be.1'.
Command         transform done; 182.827 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (divergent.cpp:114:8) to (divergent.cpp:113:39) in function 'my_filter_v1'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (divergent.cpp:127:7) to (divergent.cpp:136:7) in function 'my_filter_v1'... converting 57 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (divergent.cpp:183:10) to (divergent.cpp:182:40) in function 'my_filter_v1'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (divergent.cpp:192:7) to (divergent.cpp:191:39) in function 'my_filter_v1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (proximal.cpp:60:10) to (proximal.cpp:59:42) in function 'S2P'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (divergent.cpp:210:14) to (divergent.cpp:209:46) in function 'Relax'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'S2P' into 'ProxGS' (proximal.cpp:39) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'my_filter_v1' (divergent.cpp:52)...3 expression(s) balanced.
Command         transform done; 0.82 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:54 ; elapsed = 00:07:31 . Memory (MB): peak = 710.145 ; gain = 617.680
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.o.2.bc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_y_1' (divergent.cpp:125:5) in function 'my_filter_v1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_y_4' (divergent.cpp:190:5) in function 'my_filter_v1'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (divergent.cpp:23:4) in function 'my_filter_fy'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (divergent.cpp:7:4) in function 'my_filter_fx'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (deblur.cpp:26:10) in function 'cross_channel_deblur'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (deblur.cpp:8:4) in function 'array_copy'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (divergent.cpp:208:10) in function 'Relax'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (proximal.cpp:44:6) in function 'ProxGS'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (proximal.cpp:25:6) in function 'ProxGS'.
INFO: [XFORM 203-541] Flattening a loop nest 'for_y' (proximal.cpp:58:6) in function 'ProxGS'.
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:557)
INFO: [HLS 200-472] Inferring partial write operation for 'Sxf.V' (divergent.cpp:115:64)
INFO: [HLS 200-472] Inferring partial write operation for 'Syf.V' (divergent.cpp:116:64)
INFO: [HLS 200-472] Inferring partial write operation for 'g1.V' (divergent.cpp:137:5)
INFO: [HLS 200-472] Inferring partial write operation for 'g2.V' (divergent.cpp:139:5)
INFO: [HLS 200-472] Inferring partial write operation for 'g3.V' (divergent.cpp:141:5)
INFO: [HLS 200-472] Inferring partial write operation for 'g4.V' (divergent.cpp:143:5)
INFO: [HLS 200-472] Inferring partial write operation for 'g5.V' (divergent.cpp:145:5)
INFO: [HLS 200-472] Inferring partial write operation for 'g6.V' (divergent.cpp:147:5)
INFO: [HLS 200-472] Inferring partial write operation for 'g7.V' (divergent.cpp:149:5)
INFO: [HLS 200-472] Inferring partial write operation for 'g1.V' (divergent.cpp:129:24)
INFO: [HLS 200-472] Inferring partial write operation for 'g2.V' (divergent.cpp:130:26)
INFO: [HLS 200-472] Inferring partial write operation for 'g3.V' (divergent.cpp:131:26)
INFO: [HLS 200-472] Inferring partial write operation for 'g4.V' (divergent.cpp:132:26)
INFO: [HLS 200-472] Inferring partial write operation for 'g5.V' (divergent.cpp:133:26)
INFO: [HLS 200-472] Inferring partial write operation for 'g6.V' (divergent.cpp:134:26)
INFO: [HLS 200-472] Inferring partial write operation for 'g7.V' (divergent.cpp:135:26)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_cross6.V' (divergent.cpp:172:33)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_cross7.V' (divergent.cpp:173:33)
INFO: [HLS 200-472] Inferring partial write operation for 'Sxtf.V' (divergent.cpp:184:55)
INFO: [HLS 200-472] Inferring partial write operation for 'Sytf.V' (divergent.cpp:185:55)
INFO: [HLS 200-472] Inferring partial write operation for 'f.V' (divergent.cpp:194:30)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.V' (divergent.cpp:28:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.V' (divergent.cpp:12:19)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (fft_top.cpp:161:9)
INFO: [HLS 200-472] Inferring partial write operation for 'y_1.V' (deblur.cpp:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_2.V' (deblur.cpp:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_3.V' (deblur.cpp:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_4.V' (deblur.cpp:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_5.V' (deblur.cpp:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_6.V' (deblur.cpp:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'y_7.V' (deblur.cpp:42:2)
INFO: [HLS 200-472] Inferring partial write operation for 'data_out.V' (deblur.cpp:12:2)
INFO: [HLS 200-472] Inferring partial write operation for 'x_bar.V' (divergent.cpp:212:21)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp9' (proximal.cpp:49:2)
INFO: [HLS 200-472] Inferring partial write operation for 'MAD' (proximal.cpp:33:42)
INFO: [HLS 200-472] Inferring partial write operation for 'x_io.V' (proximal.cpp:64:17)
WARNING: [HLS 200-657] Generating channel fft_config_data_V that flows backwards in the dataflow region.
Command         transform done; 11.71 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:06 ; elapsed = 00:07:43 . Memory (MB): peak = 710.145 ; gain = 617.680
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 423.788 sec.
Command     elaborate done; 460.895 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cross_channel_deblur' ...
Execute       ap_set_top_model cross_channel_deblur 
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_fe.1' to 'dummy_proc_fe_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_be.1' to 'dummy_proc_be_1'.
Execute       get_model_list cross_channel_deblur -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cross_channel_deblur 
Execute       preproc_iomode -model Relax 
Execute       preproc_iomode -model ProxGS 
Execute       preproc_iomode -model fft_top 
Execute       preproc_iomode -model dummy_proc_be.1 
Execute       preproc_iomode -model fft<config1> 
Execute       preproc_iomode -model dummy_proc_fe.1 
Execute       preproc_iomode -model my_filter_v1 
Execute       preproc_iomode -model my_filter_fy5 
Execute       preproc_iomode -model my_filter_fx6 
Execute       preproc_iomode -model array_copy 
Execute       get_model_list cross_channel_deblur -filter all-wo-channel 
INFO-FLOW: Model list for configure: array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur
INFO-FLOW: Configuring Module : array_copy ...
Execute       set_default_model array_copy 
Execute       apply_spec_resource_limit array_copy 
INFO-FLOW: Configuring Module : my_filter_fx6 ...
Execute       set_default_model my_filter_fx6 
Execute       apply_spec_resource_limit my_filter_fx6 
INFO-FLOW: Configuring Module : my_filter_fy5 ...
Execute       set_default_model my_filter_fy5 
Execute       apply_spec_resource_limit my_filter_fy5 
INFO-FLOW: Configuring Module : my_filter_v1 ...
Execute       set_default_model my_filter_v1 
Execute       apply_spec_resource_limit my_filter_v1 
INFO-FLOW: Configuring Module : dummy_proc_fe.1 ...
Execute       set_default_model dummy_proc_fe.1 
Execute       apply_spec_resource_limit dummy_proc_fe.1 
INFO-FLOW: Configuring Module : fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       apply_spec_resource_limit fft<config1> 
INFO-FLOW: Configuring Module : dummy_proc_be.1 ...
Execute       set_default_model dummy_proc_be.1 
Execute       apply_spec_resource_limit dummy_proc_be.1 
INFO-FLOW: Configuring Module : fft_top ...
Execute       set_default_model fft_top 
Execute       apply_spec_resource_limit fft_top 
INFO-FLOW: Configuring Module : ProxGS ...
Execute       set_default_model ProxGS 
Execute       apply_spec_resource_limit ProxGS 
INFO-FLOW: Configuring Module : Relax ...
Execute       set_default_model Relax 
Execute       apply_spec_resource_limit Relax 
INFO-FLOW: Configuring Module : cross_channel_deblur ...
Execute       set_default_model cross_channel_deblur 
Execute       apply_spec_resource_limit cross_channel_deblur 
INFO-FLOW: Model list for preprocess: array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur
INFO-FLOW: Preprocessing Module: array_copy ...
Execute       set_default_model array_copy 
Execute       cdfg_preprocess -model array_copy 
Execute       rtl_gen_preprocess array_copy 
INFO-FLOW: Preprocessing Module: my_filter_fx6 ...
Execute       set_default_model my_filter_fx6 
Execute       cdfg_preprocess -model my_filter_fx6 
Execute       rtl_gen_preprocess my_filter_fx6 
INFO-FLOW: Preprocessing Module: my_filter_fy5 ...
Execute       set_default_model my_filter_fy5 
Execute       cdfg_preprocess -model my_filter_fy5 
Execute       rtl_gen_preprocess my_filter_fy5 
INFO-FLOW: Preprocessing Module: my_filter_v1 ...
Execute       set_default_model my_filter_v1 
Execute       cdfg_preprocess -model my_filter_v1 
Execute       rtl_gen_preprocess my_filter_v1 
INFO-FLOW: Preprocessing Module: dummy_proc_fe.1 ...
Execute       set_default_model dummy_proc_fe.1 
Execute       cdfg_preprocess -model dummy_proc_fe.1 
Execute       rtl_gen_preprocess dummy_proc_fe.1 
INFO-FLOW: Preprocessing Module: fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       cdfg_preprocess -model fft<config1> 
Execute       rtl_gen_preprocess fft<config1> 
INFO-FLOW: Preprocessing Module: dummy_proc_be.1 ...
Execute       set_default_model dummy_proc_be.1 
Execute       cdfg_preprocess -model dummy_proc_be.1 
Execute       rtl_gen_preprocess dummy_proc_be.1 
INFO-FLOW: Preprocessing Module: fft_top ...
Execute       set_default_model fft_top 
Execute       cdfg_preprocess -model fft_top 
Execute       rtl_gen_preprocess fft_top 
INFO-FLOW: Preprocessing Module: ProxGS ...
Execute       set_default_model ProxGS 
Execute       cdfg_preprocess -model ProxGS 
Execute       rtl_gen_preprocess ProxGS 
INFO-FLOW: Preprocessing Module: Relax ...
Execute       set_default_model Relax 
Execute       cdfg_preprocess -model Relax 
Execute       rtl_gen_preprocess Relax 
INFO-FLOW: Preprocessing Module: cross_channel_deblur ...
Execute       set_default_model cross_channel_deblur 
Execute       cdfg_preprocess -model cross_channel_deblur 
Execute       rtl_gen_preprocess cross_channel_deblur 
INFO-FLOW: Model list for synthesis: array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model array_copy 
Execute       schedule -model array_copy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 462.979 seconds; current allocated memory: 350.957 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.sched.adb -f 
INFO-FLOW: Finish scheduling array_copy.
Execute       set_default_model array_copy 
Execute       bind -model array_copy 
BIND OPTION: model=array_copy
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 351.081 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.bind.adb -f 
INFO-FLOW: Finish binding array_copy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_filter_fx6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model my_filter_fx6 
Execute       schedule -model my_filter_fx6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 351.232 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.sched.adb -f 
INFO-FLOW: Finish scheduling my_filter_fx6.
Execute       set_default_model my_filter_fx6 
Execute       bind -model my_filter_fx6 
BIND OPTION: model=my_filter_fx6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 351.365 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.bind.adb -f 
INFO-FLOW: Finish binding my_filter_fx6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_filter_fy5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model my_filter_fy5 
Execute       schedule -model my_filter_fy5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 351.469 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.sched.adb -f 
INFO-FLOW: Finish scheduling my_filter_fy5.
Execute       set_default_model my_filter_fy5 
Execute       bind -model my_filter_fy5 
BIND OPTION: model=my_filter_fy5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 351.609 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.bind.adb -f 
INFO-FLOW: Finish binding my_filter_fy5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_filter_v1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model my_filter_v1 
Execute       schedule -model my_filter_v1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_y_1_Loop_x_1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('g1_V_addr_write_ln137', divergent.cpp:137) of constant 1 on array 'g1_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'g1_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop_y_4_Loop_x_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.455 sec.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 354.203 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.verbose.sched.rpt 
Command       syn_report done; 0.323 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.sched.adb -f 
Command       db_write done; 0.154 sec.
INFO-FLOW: Finish scheduling my_filter_v1.
Execute       set_default_model my_filter_v1 
Execute       bind -model my_filter_v1 
BIND OPTION: model=my_filter_v1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.233 sec.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 357.786 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.verbose.bind.rpt 
Command       syn_report done; 0.571 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.bind.adb -f 
Command       db_write done; 0.178 sec.
INFO-FLOW: Finish binding my_filter_v1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_fe.1 
Execute       schedule -model dummy_proc_fe.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 358.559 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_fe.1.
Execute       set_default_model dummy_proc_fe.1 
Execute       bind -model dummy_proc_fe.1 
BIND OPTION: model=dummy_proc_fe.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 358.663 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.bind.adb -f 
INFO-FLOW: Finish binding dummy_proc_fe.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft<config1> 
Execute       schedule -model fft<config1> 
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 358.729 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.sched.adb -f 
INFO-FLOW: Finish scheduling fft<config1>.
Execute       set_default_model fft<config1> 
Execute       bind -model fft<config1> 
BIND OPTION: model=fft<config1>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 358.747 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.bind.adb -f 
INFO-FLOW: Finish binding fft<config1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_be.1 
Execute       schedule -model dummy_proc_be.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 358.787 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_be.1.
Execute       set_default_model dummy_proc_be.1 
Execute       bind -model dummy_proc_be.1 
BIND OPTION: model=dummy_proc_be.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 358.877 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.bind.adb -f 
INFO-FLOW: Finish binding dummy_proc_be.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_top 
Execute       schedule -model fft_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 358.939 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.sched.adb -f 
INFO-FLOW: Finish scheduling fft_top.
Execute       set_default_model fft_top 
Execute       bind -model fft_top 
BIND OPTION: model=fft_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 359.393 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.verbose.bind.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.223 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.bind.adb -f 
INFO-FLOW: Finish binding fft_top.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ProxGS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ProxGS 
Execute       schedule -model ProxGS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 359.866 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.sched.adb -f 
INFO-FLOW: Finish scheduling ProxGS.
Execute       set_default_model ProxGS 
Execute       bind -model ProxGS 
BIND OPTION: model=ProxGS
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 360.406 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.verbose.bind.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.254 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.bind.adb -f 
INFO-FLOW: Finish binding ProxGS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Relax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Relax 
Execute       schedule -model Relax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 360.707 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.sched.adb -f 
INFO-FLOW: Finish scheduling Relax.
Execute       set_default_model Relax 
Execute       bind -model Relax 
BIND OPTION: model=Relax
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 361.008 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.verbose.bind.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.bind.adb -f 
INFO-FLOW: Finish binding Relax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cross_channel_deblur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cross_channel_deblur 
Execute       schedule -model cross_channel_deblur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'for_y_for_x'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 361.232 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.verbose.sched.rpt 
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.sched.adb -f 
INFO-FLOW: Finish scheduling cross_channel_deblur.
Execute       set_default_model cross_channel_deblur 
Execute       bind -model cross_channel_deblur 
BIND OPTION: model=cross_channel_deblur
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.968 sec.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 362.391 MB.
Execute       syn_report -verbosereport -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.verbose.bind.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.597 sec.
Execute       db_write -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.bind.adb -f 
INFO-FLOW: Finish binding cross_channel_deblur.
Execute       get_model_list cross_channel_deblur -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess array_copy 
Execute       rtl_gen_preprocess my_filter_fx6 
Execute       rtl_gen_preprocess my_filter_fy5 
Execute       rtl_gen_preprocess my_filter_v1 
Execute       rtl_gen_preprocess dummy_proc_fe.1 
Execute       rtl_gen_preprocess fft<config1> 
Execute       rtl_gen_preprocess dummy_proc_be.1 
Execute       rtl_gen_preprocess fft_top 
Execute       rtl_gen_preprocess ProxGS 
Execute       rtl_gen_preprocess Relax 
Execute       rtl_gen_preprocess cross_channel_deblur 
INFO-FLOW: Model list for RTL generation: array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model array_copy -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_copy'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 363.206 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl array_copy -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/array_copy -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl array_copy -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/array_copy 
Execute       gen_rtl array_copy -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/array_copy 
Execute       syn_report -csynth -model array_copy -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/array_copy_csynth.rpt 
Execute       syn_report -rtlxml -model array_copy -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/array_copy_csynth.xml 
Execute       syn_report -verbosereport -model array_copy -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.verbose.rpt 
Execute       db_write -model array_copy -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.adb 
Execute       gen_tb_info array_copy -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_filter_fx6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model my_filter_fx6 -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_filter_fx6'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 363.573 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl my_filter_fx6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/my_filter_fx6 -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl my_filter_fx6 -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/my_filter_fx6 
Execute       gen_rtl my_filter_fx6 -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/my_filter_fx6 
Execute       syn_report -csynth -model my_filter_fx6 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/my_filter_fx6_csynth.rpt 
Execute       syn_report -rtlxml -model my_filter_fx6 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/my_filter_fx6_csynth.xml 
Execute       syn_report -verbosereport -model my_filter_fx6 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.verbose.rpt 
Execute       db_write -model my_filter_fx6 -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.adb 
Execute       gen_tb_info my_filter_fx6 -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_filter_fy5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model my_filter_fy5 -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_filter_fy5'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 363.886 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl my_filter_fy5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/my_filter_fy5 -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl my_filter_fy5 -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/my_filter_fy5 
Execute       gen_rtl my_filter_fy5 -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/my_filter_fy5 
Execute       syn_report -csynth -model my_filter_fy5 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/my_filter_fy5_csynth.rpt 
Execute       syn_report -rtlxml -model my_filter_fy5 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/my_filter_fy5_csynth.xml 
Execute       syn_report -verbosereport -model my_filter_fy5 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.verbose.rpt 
Execute       db_write -model my_filter_fy5 -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.adb 
Execute       gen_tb_info my_filter_fy5 -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_filter_v1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model my_filter_v1 -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'my_filter_v1_temp_cross6_V' to 'my_filter_v1_tempbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_filter_v1_temp_cross7_V' to 'my_filter_v1_tempcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_filter_v1_cross_X' to 'my_filter_v1_crosdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'my_filter_v1_cross_Y' to 'my_filter_v1_croseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'cross_channel_debfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_dadd_64ns_64ns_64_5_full_dsp_1' to 'cross_channel_debg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_dmul_64ns_64ns_64_6_max_dsp_1' to 'cross_channel_debhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_sitodp_32s_64_6_1' to 'cross_channel_debibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_mac_mulsub_8s_8s_16ns_16_1_1' to 'cross_channel_debjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_mac_mulsub_8s_8s_8s_16_1_1' to 'cross_channel_debkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debg8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debibs': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debkbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_filter_v1'.
Command       create_rtl_model done; 0.291 sec.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 370.332 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl my_filter_v1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/my_filter_v1 -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl my_filter_v1 -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/my_filter_v1 
Execute       gen_rtl my_filter_v1 -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/my_filter_v1 
Execute       syn_report -csynth -model my_filter_v1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/my_filter_v1_csynth.rpt 
Command       syn_report done; 0.242 sec.
Execute       syn_report -rtlxml -model my_filter_v1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/my_filter_v1_csynth.xml 
Command       syn_report done; 0.114 sec.
Execute       syn_report -verbosereport -model my_filter_v1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.verbose.rpt 
Command       syn_report done; 0.702 sec.
Execute       db_write -model my_filter_v1 -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.adb 
Command       db_write done; 0.394 sec.
Execute       gen_tb_info my_filter_v1 -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dummy_proc_fe.1 -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe_1'.
INFO: [HLS 200-111]  Elapsed time: 2.602 seconds; current allocated memory: 372.803 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_fe.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/dummy_proc_fe_1 -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl dummy_proc_fe.1 -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/dummy_proc_fe_1 
Execute       gen_rtl dummy_proc_fe.1 -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/dummy_proc_fe_1 
Execute       syn_report -csynth -model dummy_proc_fe.1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/dummy_proc_fe_1_csynth.rpt 
Execute       syn_report -rtlxml -model dummy_proc_fe.1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/dummy_proc_fe_1_csynth.xml 
Execute       syn_report -verbosereport -model dummy_proc_fe.1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.verbose.rpt 
Execute       db_write -model dummy_proc_fe.1 -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.adb 
Execute       gen_tb_info dummy_proc_fe.1 -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft<config1> -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 372.892 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft<config1> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/fft_config1_s -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/fft_config1_s 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/fft_config1_s 
Execute       syn_report -csynth -model fft<config1> -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/fft_config1_s_csynth.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.128 sec.
Execute       syn_report -rtlxml -model fft<config1> -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/fft_config1_s_csynth.xml 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute       syn_report -verbosereport -model fft<config1> -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute       db_write -model fft<config1> -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.adb 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       db_write done; 0.113 sec.
Execute       gen_tb_info fft<config1> -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dummy_proc_be.1 -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be_1'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 373.078 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_be.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/dummy_proc_be_1 -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl dummy_proc_be.1 -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/dummy_proc_be_1 
Execute       gen_rtl dummy_proc_be.1 -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/dummy_proc_be_1 
Execute       syn_report -csynth -model dummy_proc_be.1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/dummy_proc_be_1_csynth.rpt 
Execute       syn_report -rtlxml -model dummy_proc_be.1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/dummy_proc_be_1_csynth.xml 
Execute       syn_report -verbosereport -model dummy_proc_be.1 -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.verbose.rpt 
Execute       db_write -model dummy_proc_be.1 -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.adb 
Execute       gen_tb_info dummy_proc_be.1 -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_top -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_fft_config1_U0' to 'start_for_fft_conlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dummy_proc_be_1_U0' to 'start_for_dummy_pmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 373.503 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_top -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/fft_top -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl fft_top -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/fft_top 
Execute       gen_rtl fft_top -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/fft_top 
Execute       syn_report -csynth -model fft_top -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/fft_top_csynth.rpt 
Execute       syn_report -rtlxml -model fft_top -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/fft_top_csynth.xml 
Execute       syn_report -verbosereport -model fft_top -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.207 sec.
Execute       db_write -model fft_top -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.adb 
Execute       gen_tb_info fft_top -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ProxGS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ProxGS -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_sdiv_17ns_8s_16_21_1' to 'cross_channel_debncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ProxGS'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 374.747 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl ProxGS -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/ProxGS -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl ProxGS -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/ProxGS 
Execute       gen_rtl ProxGS -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/ProxGS 
Execute       syn_report -csynth -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/ProxGS_csynth.rpt 
Execute       syn_report -rtlxml -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/ProxGS_csynth.xml 
Execute       syn_report -verbosereport -model ProxGS -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.276 sec.
Execute       db_write -model ProxGS -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.adb 
Execute       gen_tb_info ProxGS -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Relax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Relax -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'cross_channel_debibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Relax'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 375.515 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl Relax -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/Relax -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl Relax -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/Relax 
Execute       gen_rtl Relax -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/Relax 
Execute       syn_report -csynth -model Relax -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/Relax_csynth.rpt 
Execute       syn_report -rtlxml -model Relax -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/Relax_csynth.xml 
Execute       syn_report -verbosereport -model Relax -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.verbose.rpt 
Execute       db_write -model Relax -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.adb 
Execute       gen_tb_info Relax -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cross_channel_deblur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cross_channel_deblur -vendor xilinx -mg_file C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cross_channel_deblur/Img_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cross_channel_deblur/adjChImg_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cross_channel_deblur/coe_a_M_real_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cross_channel_deblur/coe_a_M_imag_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cross_channel_deblur/coe_b_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cross_channel_deblur' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_x_bar_V' to 'cross_channel_debocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_x_old_V' to 'cross_channel_debpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_x_V' to 'cross_channel_debqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_y_1_V' to 'cross_channel_debrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_y_2_V' to 'cross_channel_debsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_y_3_V' to 'cross_channel_debtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_y_4_V' to 'cross_channel_debudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_y_5_V' to 'cross_channel_debvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_y_6_V' to 'cross_channel_debwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cross_channel_deblur_y_7_V' to 'cross_channel_debxdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cross_channel_deblur'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 376.764 MB.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl cross_channel_deblur -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/systemc/cross_channel_deblur -synmodules array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur 
Execute       gen_rtl cross_channel_deblur -istop -style xilinx -f -lang vhdl -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/vhdl/cross_channel_deblur 
Execute       gen_rtl cross_channel_deblur -istop -style xilinx -f -lang vlog -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/verilog/cross_channel_deblur 
Execute       syn_report -csynth -model cross_channel_deblur -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/cross_channel_deblur_csynth.rpt 
Execute       syn_report -rtlxml -model cross_channel_deblur -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/syn/report/cross_channel_deblur_csynth.xml 
Execute       syn_report -verbosereport -model cross_channel_deblur -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.verbose.rpt 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.612 sec.
Execute       db_write -model cross_channel_deblur -f -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.adb 
Execute       gen_tb_info cross_channel_deblur -p C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur 
Execute       export_constraint_db -f -tool general -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.constraint.tcl 
Execute       syn_report -designview -model cross_channel_deblur -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.design.xml 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data names -quiet 
Execute         ap_part_info -name xc7z020clg484-2 -data info -quiet 
Command       syn_report done; 0.487 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cross_channel_deblur -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cross_channel_deblur -o C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cross_channel_deblur 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cross_channel_deblur 
INFO-FLOW: Model list for RTL component generation: array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe.1 fft<config1> dummy_proc_be.1 fft_top ProxGS Relax cross_channel_deblur
INFO-FLOW: Handling components in module [array_copy] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.compgen.tcl 
INFO-FLOW: Handling components in module [my_filter_fx6] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.compgen.tcl 
INFO-FLOW: Handling components in module [my_filter_fy5] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.compgen.tcl 
INFO-FLOW: Handling components in module [my_filter_v1] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.compgen.tcl 
INFO-FLOW: Found component cross_channel_debfYi.
INFO-FLOW: Append model cross_channel_debfYi
INFO-FLOW: Found component cross_channel_debg8j.
INFO-FLOW: Append model cross_channel_debg8j
INFO-FLOW: Found component cross_channel_debhbi.
INFO-FLOW: Append model cross_channel_debhbi
INFO-FLOW: Found component cross_channel_debibs.
INFO-FLOW: Append model cross_channel_debibs
INFO-FLOW: Found component cross_channel_debjbC.
INFO-FLOW: Append model cross_channel_debjbC
INFO-FLOW: Found component cross_channel_debkbM.
INFO-FLOW: Append model cross_channel_debkbM
INFO-FLOW: Found component my_filter_v1_fx_V.
INFO-FLOW: Append model my_filter_v1_fx_V
INFO-FLOW: Found component my_filter_v1_fxx.
INFO-FLOW: Append model my_filter_v1_fxx
INFO-FLOW: Handling components in module [dummy_proc_fe_1] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
INFO-FLOW: Handling components in module [fft_config1_s] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO-FLOW: Found component fft_config1_s.
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Handling components in module [dummy_proc_be_1] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
INFO-FLOW: Handling components in module [fft_top] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w32_d16384_A.
INFO-FLOW: Append model fifo_w32_d16384_A
INFO-FLOW: Found component fifo_w32_d16384_A.
INFO-FLOW: Append model fifo_w32_d16384_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_fft_conlbW.
INFO-FLOW: Append model start_for_fft_conlbW
INFO-FLOW: Found component start_for_dummy_pmb6.
INFO-FLOW: Append model start_for_dummy_pmb6
INFO-FLOW: Handling components in module [ProxGS] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
INFO-FLOW: Found component cross_channel_debncg.
INFO-FLOW: Append model cross_channel_debncg
INFO-FLOW: Found component ProxGS_MAD.
INFO-FLOW: Append model ProxGS_MAD
INFO-FLOW: Found component ProxGS_tmp9.
INFO-FLOW: Append model ProxGS_tmp9
INFO-FLOW: Handling components in module [Relax] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.compgen.tcl 
INFO-FLOW: Handling components in module [cross_channel_deblur] ... 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.compgen.tcl 
INFO-FLOW: Found component cross_channel_debocq.
INFO-FLOW: Append model cross_channel_debocq
INFO-FLOW: Append model array_copy
INFO-FLOW: Append model my_filter_fx6
INFO-FLOW: Append model my_filter_fy5
INFO-FLOW: Append model my_filter_v1
INFO-FLOW: Append model dummy_proc_fe_1
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Append model dummy_proc_be_1
INFO-FLOW: Append model fft_top
INFO-FLOW: Append model ProxGS
INFO-FLOW: Append model Relax
INFO-FLOW: Append model cross_channel_deblur
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cross_channel_debfYi cross_channel_debg8j cross_channel_debhbi cross_channel_debibs cross_channel_debjbC cross_channel_debkbM my_filter_v1_fx_V my_filter_v1_fxx fft_config1_s fifo_w16_d2_A fifo_w32_d16384_A fifo_w32_d16384_A fifo_w8_d2_A start_for_fft_conlbW start_for_dummy_pmb6 cross_channel_debncg ProxGS_MAD ProxGS_tmp9 cross_channel_debocq array_copy my_filter_fx6 my_filter_fy5 my_filter_v1 dummy_proc_fe_1 fft_config1_s dummy_proc_be_1 fft_top ProxGS Relax cross_channel_deblur
INFO-FLOW: To file: write model cross_channel_debfYi
INFO-FLOW: To file: write model cross_channel_debg8j
INFO-FLOW: To file: write model cross_channel_debhbi
INFO-FLOW: To file: write model cross_channel_debibs
INFO-FLOW: To file: write model cross_channel_debjbC
INFO-FLOW: To file: write model cross_channel_debkbM
INFO-FLOW: To file: write model my_filter_v1_fx_V
INFO-FLOW: To file: write model my_filter_v1_fxx
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w32_d16384_A
INFO-FLOW: To file: write model fifo_w32_d16384_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_fft_conlbW
INFO-FLOW: To file: write model start_for_dummy_pmb6
INFO-FLOW: To file: write model cross_channel_debncg
INFO-FLOW: To file: write model ProxGS_MAD
INFO-FLOW: To file: write model ProxGS_tmp9
INFO-FLOW: To file: write model cross_channel_debocq
INFO-FLOW: To file: write model array_copy
INFO-FLOW: To file: write model my_filter_fx6
INFO-FLOW: To file: write model my_filter_fy5
INFO-FLOW: To file: write model my_filter_v1
INFO-FLOW: To file: write model dummy_proc_fe_1
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model dummy_proc_be_1
INFO-FLOW: To file: write model fft_top
INFO-FLOW: To file: write model ProxGS
INFO-FLOW: To file: write model Relax
INFO-FLOW: To file: write model cross_channel_deblur
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model cross_channel_deblur -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'my_filter_v1_fx_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'my_filter_v1_fxx_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.312 sec.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fft_config_data_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xn_channel_U(fifo_w32_d16384_A)' using Block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xk_channel_U(fifo_w32_d16384_A)' using Block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'fft_status_data_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_conlbW_U(start_for_fft_conlbW)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_pmb6_U(start_for_dummy_pmb6)' using Shift Registers.
Command       ap_source done; 0.163 sec.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cross_channel_debncg_div'
INFO: [RTMG 210-278] Implementing memory 'ProxGS_MAD_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'ProxGS_tmp9_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.102 sec.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cross_channel_debocq_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cross_channel_deblur xml_exists=0
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.115 sec.
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute         source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute         source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute         source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute         source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.compgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.constraint.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=30 #gSsdmPorts=12
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.rtl_wrap.cfg.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.compgen.dataonly.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.constraint.tcl 
Execute       sc_get_clocks cross_channel_deblur 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/impl/misc/cross_channel_deblur_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/impl/misc/cross_channel_deblur_ap_dadddsub_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/impl/misc/cross_channel_deblur_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/impl/misc/cross_channel_deblur_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/impl/misc/fft_config1_s_core_ip.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/array_copy.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fx6.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_fy5.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/my_filter_v1.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_fe_1.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_config1_s.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/dummy_proc_be_1.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/fft_top.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/ProxGS.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/Relax.tbgen.tcl 
Execute       source C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/cross_channel_deblur.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/leo870823/Desktop/MSOC/Final_project/ISPfinal/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:18 ; elapsed = 00:07:59 . Memory (MB): peak = 710.145 ; gain = 617.680
INFO: [VHDL 208-304] Generating VHDL RTL for cross_channel_deblur.
INFO: [VLOG 209-307] Generating Verilog RTL for cross_channel_deblur.
Command     autosyn done; 16.108 sec.
Command   csynth_design done; 477.012 sec.
Command ap_source done; 478.602 sec.
Execute cleanup_all 
