// Seed: 3934135709
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9,
    input wor id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    output supply1 id_14,
    input wand id_15
    , id_18,
    input wor id_16
);
  wire id_19;
  assign id_12 = id_4;
  tri0 id_20 = id_2;
  assign id_20 = id_6 - id_1;
  wire id_21, id_22, id_23, id_24, id_25;
  assign id_18 = 1 - 1'b0 == 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    output supply1 id_6,
    input wire id_7,
    input wand id_8,
    input tri id_9,
    input wire id_10,
    output wor id_11,
    input tri1 id_12,
    input supply1 id_13
);
  assign id_1 = 1;
  module_0(
      id_8,
      id_10,
      id_12,
      id_9,
      id_5,
      id_9,
      id_13,
      id_13,
      id_9,
      id_2,
      id_10,
      id_3,
      id_4,
      id_13,
      id_11,
      id_12,
      id_8
  );
endmodule
