{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539677368682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539677368693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 02:09:28 2018 " "Processing started: Tue Oct 16 02:09:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539677368693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677368693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677368693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539677369701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539677369701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ALU " "Found entity 1: mux_ALU" {  } { { "mux_ALU.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/mux_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Sumador " "Found entity 1: mux_Sumador" {  } { { "mux_Sumador.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/mux_Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_logic " "Found entity 1: right_shift_logic" {  } { { "right_shift_logic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/right_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_arithmetic " "Found entity 1: right_shift_arithmetic" {  } { { "right_shift_arithmetic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/right_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_logic " "Found entity 1: left_shift_logic" {  } { { "left_shift_logic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/left_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_arithmetic " "Found entity 1: left_shift_arithmetic" {  } { { "left_shift_arithmetic.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/left_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_A " "Found entity 1: not_A" {  } { { "not_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/not_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_A " "Found entity 1: xor_A" {  } { { "xor_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/xor_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_A " "Found entity 1: or_A" {  } { { "or_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/or_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_A " "Found entity 1: and_A" {  } { { "and_A.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/and_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_N_bits " "Found entity 1: ALU_N_bits" {  } { { "ALU_N_bits.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "flags.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/flags.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539677388726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677388726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_N_bits " "Elaborating entity \"ALU_N_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539677388787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Sumador mux_Sumador:mux_S " "Elaborating entity \"mux_Sumador\" for hierarchy \"mux_Sumador:mux_S\"" {  } { { "ALU_N_bits.sv" "mux_S" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:suma_F " "Elaborating entity \"sumador\" for hierarchy \"sumador:suma_F\"" {  } { { "ALU_N_bits.sv" "suma_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_A and_A:and_F " "Elaborating entity \"and_A\" for hierarchy \"and_A:and_F\"" {  } { { "ALU_N_bits.sv" "and_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_A or_A:or_F " "Elaborating entity \"or_A\" for hierarchy \"or_A:or_F\"" {  } { { "ALU_N_bits.sv" "or_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_A xor_A:xor_F " "Elaborating entity \"xor_A\" for hierarchy \"xor_A:xor_F\"" {  } { { "ALU_N_bits.sv" "xor_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_A not_A:not_F " "Elaborating entity \"not_A\" for hierarchy \"not_A:not_F\"" {  } { { "ALU_N_bits.sv" "not_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_arithmetic left_shift_arithmetic:lsa " "Elaborating entity \"left_shift_arithmetic\" for hierarchy \"left_shift_arithmetic:lsa\"" {  } { { "ALU_N_bits.sv" "lsa" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_arithmetic right_shift_arithmetic:rsa " "Elaborating entity \"right_shift_arithmetic\" for hierarchy \"right_shift_arithmetic:rsa\"" {  } { { "ALU_N_bits.sv" "rsa" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677388991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_logic left_shift_logic:lsl " "Elaborating entity \"left_shift_logic\" for hierarchy \"left_shift_logic:lsl\"" {  } { { "ALU_N_bits.sv" "lsl" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677389020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_logic right_shift_logic:rsl " "Elaborating entity \"right_shift_logic\" for hierarchy \"right_shift_logic:rsl\"" {  } { { "ALU_N_bits.sv" "rsl" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677389043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU mux_ALU:mux_F " "Elaborating entity \"mux_ALU\" for hierarchy \"mux_ALU:mux_F\"" {  } { { "ALU_N_bits.sv" "mux_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677389061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags flags:flags_F " "Elaborating entity \"flags\" for hierarchy \"flags:flags_F\"" {  } { { "ALU_N_bits.sv" "flags_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677389083 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "7 3 0 ALUControl flags.sv(9) " "Verilog HDL error at flags.sv(9): index 7 cannot fall outside the declared range \[3:0\] for vector \"ALUControl\"" {  } { { "flags.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/flags.sv" 9 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677389084 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "flags:flags_F " "Can't elaborate user hierarchy \"flags:flags_F\"" {  } { { "ALU_N_bits.sv" "flags_F" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_3/ALU_N_bits/ALU_N_bits.sv" 37 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539677389084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539677389243 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 16 02:09:49 2018 " "Processing ended: Tue Oct 16 02:09:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539677389243 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539677389243 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539677389243 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677389243 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539677389962 ""}
