# This is the template file for creating symbols with tragesym
# every line starting with '#' is a comment line.

[options]
# wordswap swaps labels if the pin is on the right side an looks like this:
#   "PB1 (CLK)". That's useful for micro controller port labels
# rotate_labels rotates the pintext of top and bottom pins
#   this is useful for large symbols like FPGAs with more than 100 pins
# sort_labels will sort the pins by it's labels
#   useful for address ports, busses, ...
wordswap=yes
rotate_labels=yes
sort_labels=no
generate_pinseq=yes
sym_width=1000
pinwidthvertical=400
pinwidthhorizontal=400

[geda_attr]
# name will be printed in the top of the symbol
# if you have a device with slots, you'll have to use slot= and slotdef=
# use comment= if there are special information you want to add
version=20070420
name=LED Test Bottom Side
device=island-test-bottom
refdes=S?
footprint=
description="Bottom Side LEDs of Test Island"
documentation=
author=Paul Pham
numslots=0
#slot=1
#slotdef=1:
#slotdef=2:
#slotdef=3:
#slotdef=4:
#comment=
#comment=
#comment=

[pins]
# tabseparated list of pin descriptions
# ----------------------------------------
# pinnr is the physical number of the pin
# seq is the pinseq= attribute, leave it blank if it doesn't matter
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
# style can be (line,dot,clk,dotclk,none). none if only want to add a net
# posit. can be (l,r,t,b) or empty for nets
# net specifies the name of the net. Vcc or GND for example.
# label represents the pinlabel.
#	negation lines can be added with "\_" example: \_enable\_ 
#	if you want to write a "\" use "\\" as escape sequence
#-----------------------------------------------------
#pinnr	seq	type	style	posit.	net	label	
#-----------------------------------------------------
#Pin	Seq	Type	Style	Pos	Net	Label
B1	41	io	line	l		B1_PORT
B2	42	io	line	l		B2_PORT
B3	43	io	line	l		B3_PORT
B4	44	io	line	l		B4_PORT
B5	45	io	line	l		B5_PORT
B6	46	io	line	l		B6_PORT
B7	47	io	line	l		B7_PORT
B8	48	io	line	l		B8_PORT
B9	49	io	line	l		B9_PORT
B10	50	io	line	l		B10_PORT
B11	51	io	line	l		B11_PORT
B12	52	io	line	l		B12_PORT
B13	53	io	line	l		B13_PORT
B14	54	io	line	l		B14_PORT
B15	55	io	line	l		B15_PORT
B16	56	io	line	l		B16_PORT
B17	57	io	line	l		B17_PORT
B18	58	io	line	l		B18_PORT
B19	59	io	line	l		B19_PORT
B20	60	io	line	l		B20_PORT
B21	61	io	line	l		B21_PORT
B22	62	io	line	l		B22_PORT
B23	63	io	line	l		B23_PORT
B24	64	io	line	l		B24_PORT
B25	65	io	line	l		B25_PORT
B26	66	io	line	l		B26_PORT
B27	67	io	line	l		B27_PORT
B28	68	io	line	l		B28_PORT
B29	69	io	line	l		B29_PORT
B30	70	io	line	l		B30_PORT
B31	71	io	line	l		B31_PORT
B32	72	io	line	l		B32_PORT
B33	73	io	line	l		B33_PORT
B34	74	io	line	l		B34_PORT
B35	75	io	line	l		B35_PORT
B36	76	io	line	l		B36_PORT
B37	77	io	line	l		B37_PORT
B38	78	io	line	l		B38_PORT
B39	79	io	line	l		B39_PORT
B40	80	io	line	l		B40_PORT
