

================================================================
== Synthesis Summary Report of 'nnlayer'
================================================================
+ General Information: 
    * Date:           Tue May 10 10:12:22 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        HLS_Project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+-------------+-------------+-----+
    |                Modules               | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |         |             |             |     |
    |                & Loops               | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+-------------+-------------+-----+
    |+ nnlayer                             |     -|  0.22|        -|       -|         -|        -|     -|        no|  21 (7%)|   7 (3%)|  14365 (13%)|  11541 (21%)|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_45_1   |     -|  1.41|        -|       -|         -|        -|     -|        no|        -|        -|     46 (~0%)|    151 (~0%)|    -|
    |  o VITIS_LOOP_45_1                   |     -|  8.75|        -|       -|         3|        1|     -|       yes|        -|        -|            -|            -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_30_1   |     -|  1.34|        -|       -|         -|        -|     -|        no|        -|        -|    1665 (1%)|    1312 (2%)|    -|
    |  o VITIS_LOOP_30_1                   |     -|  8.75|        -|       -|        31|        1|     -|       yes|        -|        -|            -|            -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_16_1   |     -|  1.49|        -|       -|         -|        -|     -|        no|        -|        -|     35 (~0%)|     89 (~0%)|    -|
    |  o VITIS_LOOP_16_1                   |     -|  8.75|        -|       -|         2|        1|     -|       yes|        -|        -|            -|            -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_105_1  |     -|  2.24|        -|       -|         -|        -|     -|        no|        -|        -|     35 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_105_1                  |     -|  8.75|        -|       -|         2|        1|     -|       yes|        -|        -|            -|            -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_51_2   |     -|  0.24|        -|       -|         -|        -|     -|        no|        -|   5 (2%)|    3026 (2%)|    2220 (4%)|    -|
    |  o VITIS_LOOP_51_2                   |    II|  8.75|        -|       -|        40|        2|     -|       yes|        -|        -|            -|            -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_74_3   |     -|  0.22|        -|       -|         -|        -|     -|        no|        -|        -|    8868 (8%)|   6713 (12%)|    -|
    |  o VITIS_LOOP_74_3                   |     -|  8.75|        -|       -|        61|        1|     -|       yes|        -|        -|            -|            -|    -|
    | o VITIS_LOOP_83_1                    |     -|  8.75|        -|       -|         -|        -|     -|        no|        -|        -|            -|            -|    -|
    |  + nnlayer_Pipeline_VITIS_LOOP_86_2  |     -|  3.68|        -|       -|         -|        -|     -|        no|        -|  1 (~0%)|    106 (~0%)|    141 (~0%)|    -|
    |   o VITIS_LOOP_86_2                  |     -|  8.75|        -|       -|         5|        1|     -|       yes|        -|        -|            -|            -|    -|
    +--------------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 16            | 256    | 0        | BRAM=19           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                       | Bit Fields                                               |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                 |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | numOfInputNeurons  | 0x10   | 32    | W      | Data signal of numOfInputNeurons  |                                                          |
| s_axi_control | numOfOutputNeurons | 0x18   | 32    | W      | Data signal of numOfOutputNeurons |                                                          |
| s_axi_control | activation         | 0x20   | 32    | W      | Data signal of activation         |                                                          |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+--------------------------------------+
| Argument           | Direction | Datatype                             |
+--------------------+-----------+--------------------------------------+
| input              | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output             | out       | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| bias               | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| weights            | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| numOfInputNeurons  | in        | unsigned short                       |
| numOfOutputNeurons | in        | unsigned short                       |
| activation         | in        | unsigned char                        |
+--------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+----------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Info                                      |
+--------------------+---------------+-----------+----------------------------------------------+
| input              | s_axi_control | interface |                                              |
| output             | s_axi_control | interface |                                              |
| bias               | s_axi_control | memory    | name=bias offset=768 range=256               |
| weights            | s_axi_control | memory    | name=weights offset=32768 range=32768        |
| numOfInputNeurons  | s_axi_control | register  | name=numOfInputNeurons offset=0x10 range=32  |
| numOfOutputNeurons | s_axi_control | register  | name=numOfOutputNeurons offset=0x18 range=32 |
| activation         | s_axi_control | register  | name=activation offset=0x20 range=32         |
+--------------------+---------------+-----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+--------------+-----+--------+---------+
| + nnlayer                            | 7   |        |              |     |        |         |
|   outNeurons_2_fu_267_p2             | -   |        | outNeurons_2 | add | fabric | 0       |
|   mul_mul_14s_14s_14_4_1_U41         | 1   |        | mul_i        | mul | dsp    | 3       |
|  + nnlayer_Pipeline_VITIS_LOOP_45_1  | 0   |        |              |     |        |         |
|    i_6_fu_97_p2                      | -   |        | i_6          | add | fabric | 0       |
|    ret_V_fu_124_p2                   | -   |        | ret_V        | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_30_1  | 0   |        |              |     |        |         |
|    i_7_fu_112_p2                     | -   |        | i_7          | add | fabric | 0       |
|    sub_ln712_fu_136_p2               | -   |        | sub_ln712    | sub | fabric | 0       |
|    ret_V_fu_154_p2                   | -   |        | ret_V        | add | fabric | 0       |
|    ret_V_4_fu_182_p2                 | -   |        | ret_V_4      | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_16_1  | 0   |        |              |     |        |         |
|    i_8_fu_98_p2                      | -   |        | i_8          | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_105_1 | 0   |        |              |     |        |         |
|    i_10_fu_93_p2                     | -   |        | i_10         | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_86_2  | 1   |        |              |     |        |         |
|    inNeurons_2_fu_140_p2             | -   |        | inNeurons_2  | add | fabric | 0       |
|    add_ln88_fu_150_p2                | -   |        | add_ln88     | add | fabric | 0       |
|    mac_muladd_16s_16s_24ns_24_4_1_U1 | 1   |        | mul_ln1245   | mul | dsp    | 3       |
|    mac_muladd_16s_16s_24ns_24_4_1_U1 | 1   |        | ret_V        | add | dsp    | 3       |
|  + nnlayer_Pipeline_VITIS_LOOP_51_2  | 5   |        |              |     |        |         |
|    i_4_fu_184_p2                     | -   |        | i_4          | add | fabric | 0       |
|    ret_V_fu_205_p2                   | -   |        | ret_V        | sub | fabric | 0       |
|    x_V_fu_216_p2                     | -   |        | x_V          | sub | fabric | 0       |
|    sub_ln712_fu_229_p2               | -   |        | sub_ln712    | sub | fabric | 0       |
|    mul_24s_26ns_50_1_1_U12           | 2   |        | mul_ln1201   | mul | auto   | 0       |
|    sub_ln1201_fu_296_p2              | -   |        | sub_ln1201   | sub | fabric | 0       |
|    sub_ln1201_1_fu_317_p2            | -   |        | sub_ln1201_1 | sub | fabric | 0       |
|    ret_V_3_fu_346_p2                 | -   |        | ret_V_3      | sub | fabric | 0       |
|    ret_V_2_fu_359_p2                 | -   |        | ret_V_2      | add | fabric | 0       |
|    mul_32ns_26ns_42_1_1_U14          | 3   |        | r_V_1        | mul | auto   | 0       |
|    sum_V_1_fu_452_p2                 | -   |        | sum_V_1      | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_74_3  | 0   |        |              |     |        |         |
|    i_2_fu_106_p2                     | -   |        | i_2          | add | fabric | 0       |
+--------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + nnlayer      | 21   | 0    |        |            |         |      |         |
|   resArray_V_U | 1    | -    |        | resArray_V | ram_1p  | auto | 1       |
|   output_V_U   | 1    | -    |        | output_V   | ram_s2p | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------+-----------------------------------------------------------------+
| Type      | Options                                | Location                                                        |
+-----------+----------------------------------------+-----------------------------------------------------------------+
| inline    |                                        | HLS_Project/neural_layer.cpp:6 in abs                           |
| inline    |                                        | HLS_Project/neural_layer.cpp:15 in relu                         |
| inline    |                                        | HLS_Project/neural_layer.cpp:29 in sigmod_approx                |
| inline    |                                        | HLS_Project/neural_layer.cpp:38 in softmax_approx               |
| inline    |                                        | HLS_Project/neural_layer.cpp:82 in runlayer                     |
| inline    |                                        | HLS_Project/neural_layer.cpp:94 in runactivation                |
| interface | mode=s_axilite port=input              | HLS_Project/neural_layer.cpp:113 in nnlayer, input              |
| interface | mode=s_axilite port=output             | HLS_Project/neural_layer.cpp:114 in nnlayer, output             |
| interface | mode=s_axilite port=bias               | HLS_Project/neural_layer.cpp:115 in nnlayer, bias               |
| interface | mode=s_axilite port=weights            | HLS_Project/neural_layer.cpp:116 in nnlayer, weights            |
| interface | mode=s_axilite port=numOfInputNeurons  | HLS_Project/neural_layer.cpp:117 in nnlayer, numOfInputNeurons  |
| interface | mode=s_axilite port=numOfOutputNeurons | HLS_Project/neural_layer.cpp:118 in nnlayer, numOfOutputNeurons |
| interface | mode=s_axilite port=activation         | HLS_Project/neural_layer.cpp:119 in nnlayer, activation         |
| interface | mode=s_axilite port=return             | HLS_Project/neural_layer.cpp:120 in nnlayer, return             |
+-----------+----------------------------------------+-----------------------------------------------------------------+


