#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561c6f7932d0 .scope module, "bancoPruebas" "bancoPruebas" 2 4;
 .timescale -9 -12;
v0x561c6f7b35c0_0 .net "clk32f", 0 0, v0x561c6f78ce60_0;  1 drivers
v0x561c6f7b3680_0 .net "clk4f", 0 0, v0x561c6f78d2e0_0;  1 drivers
v0x561c6f7b3790_0 .net "in", 0 0, v0x561c6f7b2780_0;  1 drivers
v0x561c6f7b3880_0 .net "out", 7 0, v0x561c6f7b31b0_0;  1 drivers
v0x561c6f7b3970_0 .net "reset", 0 0, v0x561c6f7b2920_0;  1 drivers
v0x561c6f7b3ab0_0 .net "valid", 0 0, v0x561c6f7b3390_0;  1 drivers
S_0x561c6f793450 .scope module, "Probador" "tester" 2 12, 3 20 0, S_0x561c6f7932d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "out"
    .port_info 1 /INPUT 1 "valid"
    .port_info 2 /OUTPUT 1 "in"
    .port_info 3 /OUTPUT 1 "reset"
    .port_info 4 /OUTPUT 1 "clk32f"
    .port_info 5 /OUTPUT 1 "clk4f"
v0x561c6f78c200_0 .var "clk", 0 0;
v0x561c6f78c520_0 .var "clk16f", 0 0;
v0x561c6f78c840_0 .var "clk1f", 0 0;
v0x561c6f78cb60_0 .var "clk2f", 0 0;
v0x561c6f78ce60_0 .var "clk32f", 0 0;
v0x561c6f78d2e0_0 .var "clk4f", 0 0;
v0x561c6f7b26c0_0 .var "clk8f", 0 0;
v0x561c6f7b2780_0 .var "in", 0 0;
v0x561c6f7b2840_0 .net "out", 7 0, v0x561c6f7b31b0_0;  alias, 1 drivers
v0x561c6f7b2920_0 .var "reset", 0 0;
v0x561c6f7b29e0_0 .net "valid", 0 0, v0x561c6f7b3390_0;  alias, 1 drivers
E_0x561c6f784e20 .event posedge, v0x561c6f78cb60_0;
E_0x561c6f785100 .event posedge, v0x561c6f78d2e0_0;
E_0x561c6f788c70 .event posedge, v0x561c6f7b26c0_0;
E_0x561c6f792330 .event posedge, v0x561c6f78c520_0;
E_0x561c6f792840 .event posedge, v0x561c6f78ce60_0;
E_0x561c6f7756d0 .event posedge, v0x561c6f78c200_0;
S_0x561c6f7b2b60 .scope module, "sp" "serieparalelo" 2 21, 4 22 0, S_0x561c6f7932d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "clk32f"
    .port_info 2 /INPUT 1 "clk4f"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /OUTPUT 1 "valid"
v0x561c6f7b2dc0_0 .var "BC_counter", 3 0;
v0x561c6f7b2ec0_0 .var "active", 0 0;
v0x561c6f7b2f80_0 .net "clk32f", 0 0, v0x561c6f78ce60_0;  alias, 1 drivers
v0x561c6f7b3020_0 .net "clk4f", 0 0, v0x561c6f78d2e0_0;  alias, 1 drivers
v0x561c6f7b30c0_0 .net "in", 0 0, v0x561c6f7b2780_0;  alias, 1 drivers
v0x561c6f7b31b0_0 .var "out", 7 0;
v0x561c6f7b3250_0 .var "register", 7 0;
v0x561c6f7b32f0_0 .net "reset", 0 0, v0x561c6f7b2920_0;  alias, 1 drivers
v0x561c6f7b3390_0 .var "valid", 0 0;
v0x561c6f7b34c0_0 .var "valido", 0 0;
E_0x561c6f7747f0 .event edge, v0x561c6f7b2dc0_0;
    .scope S_0x561c6f793450;
T_0 ;
    %vpi_call 3 36 "$dumpfile", "muxy.vcd" {0 0 0};
    %vpi_call 3 37 "$dumpvars" {0 0 0};
    %vpi_call 3 38 "$display", "\011clk32f,\011clk4f,\011in,\011out,\011reset" {0 0 0};
    %vpi_call 3 39 "$monitor", $time, "\011%b\011%b\011%b\011%b\011%b", v0x561c6f78ce60_0, v0x561c6f78d2e0_0, v0x561c6f7b2780_0, v0x561c6f7b2840_0, v0x561c6f7b2920_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561c6f792840;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x561c6f792840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c6f7b2920_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561c6f792840;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_0.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561c6f792840;
    %load/vec4 v0x561c6f7b2780_0;
    %inv;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 32;
T_0.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.7, 5;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561c6f792840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %wait E_0x561c6f792840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %wait E_0x561c6f792840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %wait E_0x561c6f792840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %wait E_0x561c6f792840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %wait E_0x561c6f792840;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %wait E_0x561c6f792840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %wait E_0x561c6f792840;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %jmp T_0.6;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 32;
T_0.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.9, 5;
    %jmp/1 T_0.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561c6f792840;
    %load/vec4 v0x561c6f7b2780_0;
    %inv;
    %assign/vec4 v0x561c6f7b2780_0, 0;
    %jmp T_0.8;
T_0.9 ;
    %pop/vec4 1;
    %vpi_call 3 84 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x561c6f793450;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c6f7b2780_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x561c6f793450;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c6f7b2920_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x561c6f793450;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c6f78c200_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x561c6f793450;
T_4 ;
    %delay 3567587328, 232;
    %load/vec4 v0x561c6f78c200_0;
    %inv;
    %store/vec4 v0x561c6f78c200_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561c6f793450;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f78ce60_0, 0;
    %end;
    .thread T_5;
    .scope S_0x561c6f793450;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f78c520_0, 0;
    %end;
    .thread T_6;
    .scope S_0x561c6f793450;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f7b26c0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x561c6f793450;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f78d2e0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x561c6f793450;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f78cb60_0, 0;
    %end;
    .thread T_9;
    .scope S_0x561c6f793450;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f78c840_0, 0;
    %end;
    .thread T_10;
    .scope S_0x561c6f793450;
T_11 ;
    %wait E_0x561c6f7756d0;
    %load/vec4 v0x561c6f78ce60_0;
    %inv;
    %assign/vec4 v0x561c6f78ce60_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561c6f793450;
T_12 ;
    %wait E_0x561c6f792840;
    %load/vec4 v0x561c6f78c520_0;
    %inv;
    %assign/vec4 v0x561c6f78c520_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561c6f793450;
T_13 ;
    %wait E_0x561c6f792330;
    %load/vec4 v0x561c6f7b26c0_0;
    %inv;
    %assign/vec4 v0x561c6f7b26c0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561c6f793450;
T_14 ;
    %wait E_0x561c6f788c70;
    %load/vec4 v0x561c6f78d2e0_0;
    %inv;
    %assign/vec4 v0x561c6f78d2e0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561c6f793450;
T_15 ;
    %wait E_0x561c6f785100;
    %load/vec4 v0x561c6f78cb60_0;
    %inv;
    %assign/vec4 v0x561c6f78cb60_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561c6f793450;
T_16 ;
    %wait E_0x561c6f784e20;
    %load/vec4 v0x561c6f78c840_0;
    %inv;
    %assign/vec4 v0x561c6f78c840_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561c6f7b2b60;
T_17 ;
    %wait E_0x561c6f792840;
    %load/vec4 v0x561c6f7b32f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561c6f7b3250_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x561c6f7b3250_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561c6f7b30c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561c6f7b3250_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561c6f7b2b60;
T_18 ;
    %wait E_0x561c6f785100;
    %load/vec4 v0x561c6f7b32f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561c6f7b2dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f7b34c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561c6f7b31b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x561c6f7b3250_0;
    %pad/u 32;
    %cmpi/e 188, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x561c6f7b2ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x561c6f7b2dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561c6f7b2dc0_0, 0;
T_18.4 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x561c6f7b2dc0_0;
    %assign/vec4 v0x561c6f7b2dc0_0, 0;
T_18.3 ;
    %load/vec4 v0x561c6f7b2ec0_0;
    %load/vec4 v0x561c6f7b3250_0;
    %pad/u 32;
    %pushi/vec4 188, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c6f7b34c0_0, 0, 1;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c6f7b34c0_0, 0, 1;
T_18.7 ;
    %load/vec4 v0x561c6f7b34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x561c6f7b3250_0;
    %assign/vec4 v0x561c6f7b31b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561c6f7b3390_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x561c6f7b31b0_0;
    %assign/vec4 v0x561c6f7b31b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561c6f7b3390_0, 0;
T_18.9 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x561c6f7b2b60;
T_19 ;
    %wait E_0x561c6f7747f0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x561c6f7b2dc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561c6f7b2ec0_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561c6f7b2ec0_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "./tester.v";
    "./serieparalelo.v";
