Warning (10268): Verilog HDL information at Mux.sv(24): always construct contains both blocking and non-blocking assignments File: D:/.TEC/Taller De Diseno Digital/GIT/dcastro_mgarro_jsantamaria_digital_design_lab_2023/Lab3/ALU/Mux.sv Line: 24
