{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735482857082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735482857082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 21:34:17 2024 " "Processing started: Sun Dec 29 21:34:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735482857082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482857082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482857082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735482857611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735482857612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_tx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_tx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_tb-behave " "Found design unit 1: UART_TX_tb-behave" {  } { { "../UART_TX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_TX_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864889 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_tb " "Found entity 1: UART_TX_tb" {  } { { "../UART_TX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_TX_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482864889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_TX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864892 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482864892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_rx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_rx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX_tb-behave " "Found design unit 1: UART_RX_tb-behave" {  } { { "../UART_RX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_RX_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864895 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_tb " "Found entity 1: UART_RX_tb" {  } { { "../UART_RX_TB.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_RX_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482864895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/el2002_lea128cfb/uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_RX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864897 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482864897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/el2002_lea128cfb/uart/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/el2002_lea128cfb/uart/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Echo_Top-rtl " "Found design unit 1: UART_Echo_Top-rtl" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/TOP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864900 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Echo_Top " "Found entity 1: UART_Echo_Top" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735482864900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482864900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Echo_Top " "Elaborating entity \"UART_Echo_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735482864932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_RX_Byte TOP.vhd(24) " "Verilog HDL or VHDL warning at TOP.vhd(24): object \"w_RX_Byte\" assigned a value but never read" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/TOP.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735482864933 "|UART_Echo_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_TX_Done TOP.vhd(29) " "Verilog HDL or VHDL warning at TOP.vhd(29): object \"w_TX_Done\" assigned a value but never read" {  } { { "../TOP.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/TOP.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735482864933 "|UART_Echo_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_INST " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_INST\"" {  } { { "../TOP.vhd" "UART_RX_INST" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/TOP.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735482864947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_INST " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_INST\"" {  } { { "../TOP.vhd" "UART_TX_INST" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/TOP.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735482864950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Done UART_TX.vhd(30) " "Verilog HDL or VHDL warning at UART_TX.vhd(30): object \"r_TX_Done\" assigned a value but never read" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/UART/UART_TX.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735482864952 "|UART_Echo_Top|UART_TX:UART_TX_INST"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735482865578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735482866023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735482866023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "624 " "Implemented 624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735482866077 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735482866077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "617 " "Implemented 617 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735482866077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735482866077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735482866091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 21:34:26 2024 " "Processing ended: Sun Dec 29 21:34:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735482866091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735482866091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735482866091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735482866091 ""}
