info:
  vlsir:
    model: rsil
    port_map: {}
    port_order:
    - '1'
    - '3'
    - bn
    spice_lib: resistors.lib
    spice_type: SUBCKT
name: rsil_fixed
settings: {}
