{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565940272567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565940272572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 16:24:32 2019 " "Processing started: Fri Aug 16 16:24:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565940272572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940272572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_slave -c i2c_slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_slave -c i2c_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940272572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565940273433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565940273433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565940282284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940282284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enc7led.sv 1 1 " "Found 1 design units, including 1 entities, in source file enc7led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enc7led " "Found entity 1: enc7led" {  } { { "enc7led.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/enc7led.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565940282288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940282288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "i2c_slave.sv(64) " "Verilog HDL or VHDL warning at i2c_slave.sv(64): conditional expression evaluates to a constant" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 64 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1565940282289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_slave " "Elaborating entity \"i2c_slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565940282555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw i2c_slave.sv(13) " "Verilog HDL or VHDL warning at i2c_slave.sv(13): object \"rw\" assigned a value but never read" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565940282556 "|i2c_slave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led i2c_slave.sv(6) " "Output port \"led\" at i2c_slave.sv(6) has no driver" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565940282559 "|i2c_slave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hxled\[2\] i2c_slave.sv(8) " "Output port \"hxled\[2\]\" at i2c_slave.sv(8) has no driver" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1565940282559 "|i2c_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enc7led enc7led:ad0 " "Elaborating entity \"enc7led\" for hierarchy \"enc7led:ad0\"" {  } { { "i2c_slave.sv" "ad0" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565940282597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[0\] GND " "Pin \"hxled\[2\]\[0\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|hxled[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[1\] GND " "Pin \"hxled\[2\]\[1\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|hxled[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[2\] GND " "Pin \"hxled\[2\]\[2\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|hxled[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[3\] GND " "Pin \"hxled\[2\]\[3\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|hxled[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[4\] GND " "Pin \"hxled\[2\]\[4\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|hxled[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[5\] GND " "Pin \"hxled\[2\]\[5\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|hxled[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hxled\[2\]\[6\] GND " "Pin \"hxled\[2\]\[6\]\" is stuck at GND" {  } { { "i2c_slave.sv" "" { Text "/home/users/kawamata/myPrograms/git/Control_Team_MNZ/hw_i2c/i2c_slave.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1565940283524 "|i2c_slave|hxled[2][6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1565940283524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1565940283588 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565940283838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1565940284307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565940284307 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1565940284486 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1565940284486 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1565940284486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1565940284486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1565940284486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565940284584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 16:24:44 2019 " "Processing ended: Fri Aug 16 16:24:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565940284584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565940284584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565940284584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565940284584 ""}
