
*** Running vivado
    with args -log system_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
WARNING: [filemgmt 56-128] File 'e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl' is already in the project and will not be added again
WARNING: [filemgmt 56-128] File 'e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc' is already in the project and will not be added again
INFO: [Vivado 12-1425] Replacing existing reference 'system_axi_hdmi_core_0' with 'system_axi_ad9122_0' for the XDC constraint: e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc
WARNING: [filemgmt 56-128] File 'e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc' is already in the project and will not be added again
INFO: [Vivado 12-1425] Replacing existing reference 'system_axi_ad9122_0' with 'system_axi_ad9643_0' for the XDC constraint: e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2007 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ZedBoard_Projects/SIN_BRAM/zed/system_constr.xdc]
Finished Parsing XDC File [E:/ZedBoard_Projects/SIN_BRAM/zed/system_constr.xdc]
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.180 ; gain = 527.961
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc:56]
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_refclk_clkgen_0/system_refclk_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/refclk_clkgen/inst'
Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [C:/cygwin64/home/Dr-Abbasfar/adi/hdl/projects/common/xilinx/compression_system_constr.xdc]
Sourcing Tcl File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd/bd.tcl]
Parsing XDC File [E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12232-/dcp/system_top.xdc]
Finished Parsing XDC File [E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/impl_1/.Xil/Vivado-12232-/dcp/system_top.xdc]
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/U0'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/axi_ad9122_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_0/axi_ad9122_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122_dma'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9122_dma_0/system_axi_ad9122_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9122_dma'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_upack_ad9122'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_upack_ad9122_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_upack_ad9122'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/axi_ad9643_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_0/axi_ad9643_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643_dma'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_axi_ad9643_dma_0/system_axi_ad9643_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9643_dma'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_cpack_ad9643'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_cpack_ad9643_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_cpack_ad9643'
Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9643_adc_fifo'
Finished Parsing XDC File [e:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.srcs/sources_1/bd/system/ip/system_util_ad9643_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9643_adc_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Generating merged BMM file for the design top 'system_top'...

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 156 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  OBUFDS => OBUFDS: 19 instances
  RAM16X1S => RAM32X1S (RAMS32): 82 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1182.105 ; gain = 966.168
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.651 . Memory (MB): peak = 1182.105 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a807a067

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 53 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b0955c59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1182.105 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 36 inverter(s) to 68 load pin(s).
INFO: [Opt 31-10] Eliminated 814 cells.
Phase 2 Constant Propagation | Checksum: 15db6bd72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.105 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fptrunc_64ns_32_1_U22/sinGenerator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/RND_BIT_GEN/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fptrunc_64ns_32_1_U22/sinGenerator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/CARRYS_OUT[0].
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fptrunc_64ns_32_1_U22/sinGenerator_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.Z_DET_REQ.DET_ZERO/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 9096 unconnected nets.
INFO: [Opt 31-11] Eliminated 2570 unconnected cells.
Phase 3 Sweep | Checksum: 1c5895294

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1182.105 ; gain = 0.000

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 21533b354

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1182.105 ; gain = 0.000

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 17 unconnected nets.
INFO: [Opt 31-11] Eliminated 10 unconnected cells.
Phase 5 Sweep | Checksum: b59d1bff

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1182.105 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1182.105 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b59d1bff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1182.105 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 5 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1c82bc6a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1464.008 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c82bc6a5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.008 ; gain = 281.902
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1464.008 ; gain = 281.902
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1464.008 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1464.008 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/impl_1/system_top_drc_opted.rpt.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-20] Rule violation (REQP-1725) DSP_Abus_sign_bit_alert - i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1464.008 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 7be62130

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.008 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 7be62130

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 7be62130

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 19d70eb1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f9dc60f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 19700a505

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1d4b3763f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1d4b3763f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1d4b3763f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d4b3763f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d4b3763f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e0f3c557

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e0f3c557

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 158d04c06

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18d9adaff

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 18d9adaff

Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e45ebf07

Time (s): cpu = 00:01:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d0fc843b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:11 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 2a0d0af65

Time (s): cpu = 00:01:50 ; elapsed = 00:01:22 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 2a0d0af65

Time (s): cpu = 00:01:50 ; elapsed = 00:01:22 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2a0d0af65

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2a0d0af65

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 2a0d0af65

Time (s): cpu = 00:01:52 ; elapsed = 00:01:23 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 294b23348

Time (s): cpu = 00:01:53 ; elapsed = 00:01:24 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 294b23348

Time (s): cpu = 00:01:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 20565b0dc

Time (s): cpu = 00:02:02 ; elapsed = 00:01:30 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 20565b0dc

Time (s): cpu = 00:02:03 ; elapsed = 00:01:30 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 20565b0dc

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1a735441a

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1a735441a

Time (s): cpu = 00:02:04 ; elapsed = 00:01:31 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1a735441a

Time (s): cpu = 00:02:04 ; elapsed = 00:01:31 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 21e9a59e6

Time (s): cpu = 00:02:50 ; elapsed = 00:02:22 . Memory (MB): peak = 1464.008 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.416. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 21e9a59e6

Time (s): cpu = 00:02:51 ; elapsed = 00:02:23 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 21e9a59e6

Time (s): cpu = 00:02:51 ; elapsed = 00:02:23 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 21e9a59e6

Time (s): cpu = 00:02:51 ; elapsed = 00:02:23 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 21e9a59e6

Time (s): cpu = 00:02:52 ; elapsed = 00:02:24 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 21e9a59e6

Time (s): cpu = 00:02:52 ; elapsed = 00:02:24 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 21e9a59e6

Time (s): cpu = 00:02:52 ; elapsed = 00:02:24 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 21e9a59e6

Time (s): cpu = 00:02:53 ; elapsed = 00:02:25 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 196dc21f8

Time (s): cpu = 00:02:53 ; elapsed = 00:02:25 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 196dc21f8

Time (s): cpu = 00:02:53 ; elapsed = 00:02:25 . Memory (MB): peak = 1464.008 ; gain = 0.000
Ending Placer Task | Checksum: 97e29591

Time (s): cpu = 00:02:54 ; elapsed = 00:02:25 . Memory (MB): peak = 1464.008 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:59 ; elapsed = 00:02:29 . Memory (MB): peak = 1464.008 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.008 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1464.008 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1464.008 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1464.008 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1464.008 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 17b27eafc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1464.008 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.416 | TNS=-2013.675 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 102b42120

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[117].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[14].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[14]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[16].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[16]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[2].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[20].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[118].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[118]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[65].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[65]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[98].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[68].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[73].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[72].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[38].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[37].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[107].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[107]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[27].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[27]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[58].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[85].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[85]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[97].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[74].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[74]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[129].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[129]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[8].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[122].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[122]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[105].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[105]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[33].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[33]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[110].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[110]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[28]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[120].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[120]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[111].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[111]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[48].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[48]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[61].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[61]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[131].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[131]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[17].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[108].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[108]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[50].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[50]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[42].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[42]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[100].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[101].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[101]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[59].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[59]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[101].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[101]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[29].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[29]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[78].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[78]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[45].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[106].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[106]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[7].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[7]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[5].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[5]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[117].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[96].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[58].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[44].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[44]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[39].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[4].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[120].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[120]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[75].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[75]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[100].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[103].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[103]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[26].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[26]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[109].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[109]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[22].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[22]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[20].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[20]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[6]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[59].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[59]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[12].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[95].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[95]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[39].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[55].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[55]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[85].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[85]
INFO: [Physopt 32-661] Optimized 56 nets.  Re-placed 56 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.413 | TNS=-2009.891 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 3 Placement Based Optimization | Checksum: 121e99674

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 4 Rewire | Checksum: 121e99674

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.413 | TNS=-2009.874 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 5 Critical Cell Optimization | Checksum: bfe2a468

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 6 Fanout Optimization | Checksum: bfe2a468

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[68].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[73].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[72].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[38].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[37].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[117].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[74].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[74]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[129].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[129]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[122].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[122]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[33].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[33]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[85].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[85]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[28]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[27].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[131].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[131]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[101].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[101]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[59].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[59]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[29].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[29]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[78].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[78]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[96].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[58].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[75].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[75]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[100].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[109].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[109]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[14]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[95].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[95]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[58].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[55].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[55]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[102].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[102]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[36].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[36]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[107].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[107]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[13].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[13]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[25].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[25]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[97].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[109].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[109]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[45].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[45]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[65].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[65]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[80].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[80]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[86].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[121].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[121]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[80].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[80]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[98].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[16].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[16]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[87].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[47].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[47]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[116].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[116]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[130].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[130]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[86].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[97].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[39].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[73].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[51].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[51]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[77].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[77]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[4].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[85].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[85]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[108].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[108]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[89].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[93].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_repN.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg_replica
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[16].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[16]
INFO: [Physopt 32-661] Optimized 17 nets.  Re-placed 17 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.413 | TNS=-2008.742 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 7 Placement Based Optimization | Checksum: e0519f64

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 8 Rewire | Checksum: e0519f64

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 9 Critical Cell Optimization | Checksum: e0519f64

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: e0519f64

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[12]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[12]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[13]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1_n_5.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/d_data_cntrl[8]_i_1
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[13]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[68].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[68]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[73].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[72].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[72]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[38].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[38]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[37].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[37]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[114].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[114]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[60].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[60]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[124].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[124]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[117].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[117]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[24].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[24]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[10].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[10]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[74].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[74]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[129].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[129]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[122].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[122]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[33].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[33]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[85].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[85]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[28].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[28]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[9].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[9]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[27].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[27]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[131].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[131]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[126].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[126]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[101].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[101]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[59].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[59]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[84].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[84]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[29].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[29]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[78].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[78]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[35]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[8].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[8]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[96].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[96]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[58].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[75].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[75]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[41].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[41]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[19].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[19]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[100].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[100]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[109].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[109]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[6].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[6]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[14].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[14]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[95].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[95]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[58].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[58]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[21].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[21]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[1].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[1]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[112].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[112]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[55].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[55]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[7].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[7]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[36].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[36]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[107].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[107]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[65].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[65]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[80].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[80]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[86].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[18].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[18]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[53].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[53]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[98].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[98]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[16].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[16]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[87].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[87]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[40].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[40]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[86].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[86]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[97].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[97]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[119].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[119]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[39].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[39]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[51].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[51]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[4].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[4]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[85].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[85]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[0].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[0]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[73].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[73]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[123].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[123]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[89].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[89]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[5].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[5]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_repN.  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg_replica
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[16].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[16]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[105].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[105]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[32].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[76].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[76]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[32].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[32]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[71].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[71]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[93].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[93]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[94].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[94]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_core_preset.  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/up_core_preset_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[69].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[69]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[70].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[70]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[2].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[2]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[54].  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[54]
INFO: [Physopt 32-663] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle.  Re-placed instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_reg
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[17].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[17]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[30].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[30]
INFO: [Physopt 32-662] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[61].  Did not re-place instance i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[61]
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 5 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.413 | TNS=-2008.676 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 11 Placement Based Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 12 Rewire | Checksum: c4b8b58d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 13 Critical Cell Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: c4b8b58d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 6 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[12].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[13].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_data[8].  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 3 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.210 | TNS=-2007.674 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1464.008 ; gain = 0.000
Phase 20 Critical Pin Optimization | Checksum: 1615385b4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 1615385b4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 1615385b4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1464.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1464.008 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.210 | TNS=-2007.674 |
Ending Physical Synthesis Task | Checksum: 19960f37f
----- Checksum: : 18b1f53d9 : 0e419fa6 

Time (s): cpu = 00:01:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1464.008 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
395 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 1464.008 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.008 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.008 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (fixed_io_mio[53], fixed_io_mio[52], fixed_io_mio[51], fixed_io_mio[50], fixed_io_mio[49], fixed_io_mio[48], fixed_io_mio[47], fixed_io_mio[46], fixed_io_mio[45], fixed_io_mio[44], fixed_io_mio[43], fixed_io_mio[42], fixed_io_mio[41], fixed_io_mio[40], fixed_io_mio[39] (the first 15 of 38 listed)); LVCMOS33 (fixed_io_mio[15], fixed_io_mio[14], fixed_io_mio[13], fixed_io_mio[12], fixed_io_mio[11], fixed_io_mio[10], fixed_io_mio[9], fixed_io_mio[8], fixed_io_mio[7], fixed_io_mio[6], fixed_io_mio[5], fixed_io_mio[4], fixed_io_mio[3], fixed_io_mio[2], fixed_io_mio[1] (the first 15 of 16 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[31], gpio_bd[30], gpio_bd[29], gpio_bd[28], gpio_bd[27], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[4], gpio_bd[3] (the first 15 of 18 listed)); LVCMOS33 (gpio_bd[26], gpio_bd[25], gpio_bd[24], gpio_bd[23], gpio_bd[22], gpio_bd[21], gpio_bd[20], gpio_bd[19], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a388daca ConstDB: 0 ShapeSum: 96d76e20 RouteDB: e419fa6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ac79109c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ac79109c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1464.008 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ac79109c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1464.008 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 191a0dcf5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 1496.820 ; gain = 32.813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.185 | TNS=-2012.964| WHS=-1.706 | THS=-814.925|

Phase 2 Router Initialization | Checksum: 1c4b0e315

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1575.770 ; gain = 111.762

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19fd78b9a

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1575.770 ; gain = 111.762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3252
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 183b609e6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1575.770 ; gain = 111.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.307 | TNS=-2438.890| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c01c8f81

Time (s): cpu = 00:01:51 ; elapsed = 00:01:11 . Memory (MB): peak = 1575.770 ; gain = 111.762

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1909d9950

Time (s): cpu = 00:01:53 ; elapsed = 00:01:13 . Memory (MB): peak = 1575.770 ; gain = 111.762
Phase 4.1.2 GlobIterForTiming | Checksum: 1a34afff9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1575.770 ; gain = 111.762
Phase 4.1 Global Iteration 0 | Checksum: 1a34afff9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 1575.770 ; gain = 111.762

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1676f3201

Time (s): cpu = 00:02:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1575.770 ; gain = 111.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.307 | TNS=-2422.905| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 178abfc16

Time (s): cpu = 00:02:24 ; elapsed = 00:01:45 . Memory (MB): peak = 1575.770 ; gain = 111.762
Phase 4 Rip-up And Reroute | Checksum: 178abfc16

Time (s): cpu = 00:02:24 ; elapsed = 00:01:45 . Memory (MB): peak = 1575.770 ; gain = 111.762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 208ba9cc7

Time (s): cpu = 00:02:28 ; elapsed = 00:01:46 . Memory (MB): peak = 1575.770 ; gain = 111.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.307 | TNS=-2417.986| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23ef2701e

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1575.770 ; gain = 111.762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23ef2701e

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1575.770 ; gain = 111.762
Phase 5 Delay and Skew Optimization | Checksum: 23ef2701e

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1575.770 ; gain = 111.762

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 2122a641b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 1575.770 ; gain = 111.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.307 | TNS=-2409.997| WHS=-1.739 | THS=-54.393|


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 1926153ae

Time (s): cpu = 00:08:30 ; elapsed = 00:06:26 . Memory (MB): peak = 1965.367 ; gain = 501.359
Phase 6 Post Hold Fix | Checksum: 1926153ae

Time (s): cpu = 00:08:30 ; elapsed = 00:06:26 . Memory (MB): peak = 1965.367 ; gain = 501.359
WARNING: [Route 35-446] The router encountered 245 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack.
Resolution: Run report_timing on the design before routing to identify timing paths with higher hold violations and low or negative setup margin.

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18f8eb31b

Time (s): cpu = 00:08:42 ; elapsed = 00:06:33 . Memory (MB): peak = 1965.367 ; gain = 501.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.791 | TNS=-2526.558| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 18f8eb31b

Time (s): cpu = 00:08:42 ; elapsed = 00:06:33 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.39438 %
  Global Horizontal Routing Utilization  = 10.7766 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 8 Route finalize | Checksum: 18f8eb31b

Time (s): cpu = 00:08:43 ; elapsed = 00:06:33 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18f8eb31b

Time (s): cpu = 00:08:43 ; elapsed = 00:06:33 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25c1bb343

Time (s): cpu = 00:08:46 ; elapsed = 00:06:36 . Memory (MB): peak = 1965.367 ; gain = 501.359
WARNING: [Route 35-422] Router was unable to fix hold violation on 21 pins because of tight setup and hold constraints.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-427] Router was unable to fix hold violation on 1 pins because of high hold requirement.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1965.367 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.182. For the most accurate timing information please run report_timing.
Phase 11 Incr Placement Change | Checksum: 25c1bb343

Time (s): cpu = 00:09:43 ; elapsed = 00:07:23 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 10bc421c7

Time (s): cpu = 00:09:49 ; elapsed = 00:07:29 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 13c981e16

Time (s): cpu = 00:09:51 ; elapsed = 00:07:31 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: d03e8afa

Time (s): cpu = 00:09:52 ; elapsed = 00:07:31 . Memory (MB): peak = 1965.367 ; gain = 501.359
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 20263aa0f

Time (s): cpu = 00:10:19 ; elapsed = 00:07:47 . Memory (MB): peak = 1965.367 ; gain = 501.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.321 | TNS=-2392.588| WHS=-1.706 | THS=-811.968|

Phase 13 Router Initialization | Checksum: 20bcd7f48

Time (s): cpu = 00:10:30 ; elapsed = 00:07:54 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 23bb835c8

Time (s): cpu = 00:10:31 ; elapsed = 00:07:54 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 1a30da144

Time (s): cpu = 00:10:57 ; elapsed = 00:08:14 . Memory (MB): peak = 1965.367 ; gain = 501.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.320 | TNS=-2407.704| WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 1f060e6ac

Time (s): cpu = 00:10:58 ; elapsed = 00:08:15 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 1cdde9986

Time (s): cpu = 00:11:00 ; elapsed = 00:08:17 . Memory (MB): peak = 1965.367 ; gain = 501.359
Phase 15.1.2 GlobIterForTiming | Checksum: 1574fc924

Time (s): cpu = 00:11:05 ; elapsed = 00:08:22 . Memory (MB): peak = 1965.367 ; gain = 501.359
Phase 15.1 Global Iteration 0 | Checksum: 1574fc924

Time (s): cpu = 00:11:05 ; elapsed = 00:08:22 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: 1931e74ae

Time (s): cpu = 00:11:14 ; elapsed = 00:08:30 . Memory (MB): peak = 1965.367 ; gain = 501.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.320 | TNS=-2402.828| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1bcb3ed82

Time (s): cpu = 00:11:14 ; elapsed = 00:08:31 . Memory (MB): peak = 1965.367 ; gain = 501.359
Phase 15 Rip-up And Reroute | Checksum: 1bcb3ed82

Time (s): cpu = 00:11:14 ; elapsed = 00:08:31 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 10f4d7f79

Time (s): cpu = 00:11:17 ; elapsed = 00:08:32 . Memory (MB): peak = 1965.367 ; gain = 501.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.320 | TNS=-2402.077| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 160e20559

Time (s): cpu = 00:11:19 ; elapsed = 00:08:34 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 160e20559

Time (s): cpu = 00:11:19 ; elapsed = 00:08:34 . Memory (MB): peak = 1965.367 ; gain = 501.359
Phase 16 Delay and Skew Optimization | Checksum: 160e20559

Time (s): cpu = 00:11:19 ; elapsed = 00:08:34 . Memory (MB): peak = 1965.367 ; gain = 501.359

Phase 17 Post Hold Fix

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 1363b1d5c

Time (s): cpu = 00:11:23 ; elapsed = 00:08:36 . Memory (MB): peak = 1965.367 ; gain = 501.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.320 | TNS=-2405.736| WHS=-1.762 | THS=-53.906|


Phase 17.2 Lut RouteThru Assignment for hold
Phase 17.2 Lut RouteThru Assignment for hold | Checksum: 1e42f9988

Time (s): cpu = 00:17:36 ; elapsed = 00:13:28 . Memory (MB): peak = 2016.254 ; gain = 552.246
Phase 17 Post Hold Fix | Checksum: 1e42f9988

Time (s): cpu = 00:17:37 ; elapsed = 00:13:28 . Memory (MB): peak = 2016.254 ; gain = 552.246
WARNING: [Route 35-446] The router encountered 20 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack.
Resolution: Run report_timing on the design before routing to identify timing paths with higher hold violations and low or negative setup margin.

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 2713fd99c

Time (s): cpu = 00:17:44 ; elapsed = 00:13:32 . Memory (MB): peak = 2016.254 ; gain = 552.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.670 | TNS=-2517.817| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 2713fd99c

Time (s): cpu = 00:17:44 ; elapsed = 00:13:32 . Memory (MB): peak = 2016.254 ; gain = 552.246

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.46603 %
  Global Horizontal Routing Utilization  = 10.8712 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 19 Route finalize | Checksum: 2713fd99c

Time (s): cpu = 00:17:44 ; elapsed = 00:13:32 . Memory (MB): peak = 2016.254 ; gain = 552.246

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 2713fd99c

Time (s): cpu = 00:17:45 ; elapsed = 00:13:32 . Memory (MB): peak = 2016.254 ; gain = 552.246

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 2bb46b19e

Time (s): cpu = 00:17:48 ; elapsed = 00:13:35 . Memory (MB): peak = 2016.254 ; gain = 552.246

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-7.669 | TNS=-2516.614| WHS=-1.024 | THS=-15.581|

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 2680075c1

Time (s): cpu = 00:18:04 ; elapsed = 00:13:44 . Memory (MB): peak = 2016.254 ; gain = 552.246
WARNING: [Route 35-422] Router was unable to fix hold violation on 23 pins because of tight setup and hold constraints.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-421] Router was unable to fix hold violation on 1 pins. This could be due to a combination of congestion, blockages and run-time limitations.
Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:04 ; elapsed = 00:13:45 . Memory (MB): peak = 2016.254 ; gain = 552.246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
421 Infos, 53 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:09 ; elapsed = 00:13:48 . Memory (MB): peak = 2016.254 ; gain = 552.246
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.254 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2016.254 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ZedBoard_Projects/SIN_BRAM/zed/fmcomms1_zed.runs/impl_1/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2016.254 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2016.254 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.254 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1 output i_system_wrapper/system_i/axi_ad9643/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210/sinGenerator_mul_41s_24ns_41_4_U0/sinGenerator_mul_41s_24ns_41_4_Mul4S_0_U/tmp_product output i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210/sinGenerator_mul_41s_24ns_41_4_U0/sinGenerator_mul_41s_24ns_41_4_Mul4S_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dadd_64ns_64ns_64_5_full_dsp_U24/sinGenerator_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210/sinGenerator_mul_41s_24ns_41_4_U0/sinGenerator_mul_41s_24ns_41_4_Mul4S_0_U/buff0_reg multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/grp_sinGenerator_big_mult_v3small_71_24_17_s_fu_210/sinGenerator_mul_41s_24ns_41_4_U0/sinGenerator_mul_41s_24ns_41_4_Mul4S_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/sinGenerator_mul_mul_17ns_15s_32_1_U11/sinGenerator_mul_mul_17ns_15s_32_1_DSP48_1_U/p multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/sinGenerator_mul_mul_17ns_15s_32_1_U11/sinGenerator_mul_mul_17ns_15s_32_1_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/sinGenerator_mul_mul_23s_17ns_40_1_U10/sinGenerator_mul_mul_23s_17ns_40_1_DSP48_0_U/p multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/grp_sinGenerator_sinf_or_cosf_fu_110/sinGenerator_mul_mul_23s_17ns_40_1_U10/sinGenerator_mul_mul_23s_17ns_40_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_dmul_64ns_64ns_64_6_max_dsp_U25/sinGenerator_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U18/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fmul_32ns_32ns_32_4_max_dsp_U19/sinGenerator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage i_system_wrapper/system_i/sinGenerator_0/inst/sinGenerator_fsub_32ns_32ns_32_5_full_dsp_U17/sinGenerator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (REQP-125) connects_CLKINSEL_both_active - i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm: The MMCME2_ADV has an active CLKINSEL, but the CLKIN1 and CLKIN2 pins are not both active.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC 23-20] Rule violation (AVAL-4) enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - i_system_wrapper/system_i/axi_ad9122/inst/i_core/i_channel_1/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 52 Warnings, 122 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12472448 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2016.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 11:47:45 2018...
