INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
