#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Apr 07 10:00:47 2018
# Process ID: 9960
# Current directory: D:/Desktop/EE2026Lab/audio_effects_final_draft1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12700 D:\Desktop\EE2026Lab\audio_effects_final_draft1\audio_effects.xpr
# Log file: D:/Desktop/EE2026Lab/audio_effects_final_draft1/vivado.log
# Journal file: D:/Desktop/EE2026Lab/audio_effects_final_draft1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
oopen_project: Time (s): cpu = 00:00:35 ; elapsed = 00:01:26 . Memory (MB): peak = 732.977 ; gain = 128.129reset_run synth_final
launch_runs impl_final -to_step write_bitstream -jobs 4
[Sat Apr 07 10:05:18 2018] Launched synth_final...
Run output will be captured here: D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/synth_final/runme.log
[Sat Apr 07 10:05:18 2018] Launched impl_final...
Run output will be captured here: D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_final/runme.log
current_run [get_runs impl_3]
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 4
[Sat Apr 07 10:22:16 2018] Launched synth_3...
Run output will be captured here: D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/synth_3/runme.log
[Sat Apr 07 10:22:17 2018] Launched impl_3...
Run output will be captured here: D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_3/runme.log
current_run [get_runs synth_final]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713891A
set_property PROGRAM.FILE {D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_final/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713891A
set_property PROGRAM.FILE {D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_final/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_final/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_final
launch_runs impl_final -to_step write_bitstream -jobs 4
[Sat Apr 07 13:57:51 2018] Launched synth_final...
Run output will be captured here: D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/synth_final/runme.log
[Sat Apr 07 13:57:51 2018] Launched impl_final...
Run output will be captured here: D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_final/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 929.211 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183713891A
set_property PROGRAM.FILE {D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_final/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Desktop/EE2026Lab/audio_effects_final_draft1/audio_effects.runs/impl_final/AUDIO_FX_TOP.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
archive_project {D:/Desktop/EE2026Lab/Monday_Group 24_Neo Yu Yao Terence_Clive Yuan Yue Herng_A0164651E_A0176830B_Archive.xpr.zip} -temp_dir D:/Desktop/EE2026Lab/audio_effects_final_draft1/.Xil/Vivado-9960-TerenceNeo-PC -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Desktop/EE2026Lab/audio_effects_final_draft1/.Xil/Vivado-9960-TerenceNeo-PC' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Desktop/EE2026Lab/audio_effects_final_draft1/.Xil/Vivado-9960-TerenceNeo-PC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'synth_2'
INFO: [Coretcl 2-1213] Including run results for 'synth_3'
INFO: [Coretcl 2-1213] Including run results for 'synth_fast'
INFO: [Coretcl 2-1213] Including run results for 'synth_final'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_3'
INFO: [Coretcl 2-1213] Including run results for 'impl_fast'
INFO: [Coretcl 2-1213] Including run results for 'impl_final'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/EE2026Lab/audio_effects_final_draft1/.Xil/Vivado-9960-TerenceNeo-PC/PrjAr/_X_/audio_effects.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 07 15:14:11 2018...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/Desktop/EE2026Lab/Monday_Group 24_Neo Yu Yao Terence_Clive Yuan Yue Herng_A0164651E_A0176830B_Archive.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 929.211 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 07 15:15:29 2018...
