{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd " "Source file: C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1378928144354 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1378928144354 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd " "Source file: C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1378928144373 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1378928144373 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd " "Source file: C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1378928144391 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1378928144391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378928145143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378928145143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:35:44 2013 " "Processing started: Wed Sep 11 21:35:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378928145143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378928145143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378928145143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378928145513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hallcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hallcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HallCounter-hardware " "Found design unit 1: HallCounter-hardware" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HallCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146009 ""} { "Info" "ISGN_ENTITY_NAME" "1 HallCounter " "Found entity 1: HallCounter" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HallCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/prescaler.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146012 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/prescaler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hometrainer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hometrainer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HomeTrainer-structural " "Found design unit 1: HomeTrainer-structural" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146015 ""} { "Info" "ISGN_ENTITY_NAME" "1 HomeTrainer " "Found entity 1: HomeTrainer" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-fsm_2proc " "Found design unit 1: Control-fsm_2proc" {  } { { "Control.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behav " "Found design unit 1: seg_decoder-behav" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/seg_decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146020 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/seg_decoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teller-rtl " "Found design unit 1: teller-rtl" {  } { { "teller.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/teller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146022 ""} { "Info" "ISGN_ENTITY_NAME" "1 teller " "Found entity 1: teller" {  } { { "teller.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/teller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-structural " "Found design unit 1: Timer-structural" {  } { { "Timer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequentialdevider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequentialdevider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialDevider-hardware " "Found design unit 1: SequentialDevider-hardware" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378928146029 ""} { "Info" "ISGN_ENTITY_NAME" "1 SequentialDevider " "Found entity 1: SequentialDevider" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378928146029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378928146029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HomeTrainer " "Elaborating entity \"HomeTrainer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1378928146064 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG HomeTrainer.vhd(25) " "VHDL Signal Declaration warning at HomeTrainer.vhd(25): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HomeTrainer.vhd(26) " "VHDL Signal Declaration warning at HomeTrainer.vhd(26): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7_D HomeTrainer.vhd(28) " "VHDL Signal Declaration warning at HomeTrainer.vhd(28): used implicit default value for signal \"HEX7_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6_D HomeTrainer.vhd(29) " "VHDL Signal Declaration warning at HomeTrainer.vhd(29): used implicit default value for signal \"HEX6_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_D HomeTrainer.vhd(30) " "VHDL Signal Declaration warning at HomeTrainer.vhd(30): used implicit default value for signal \"HEX5_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_D HomeTrainer.vhd(31) " "VHDL Signal Declaration warning at HomeTrainer.vhd(31): used implicit default value for signal \"HEX4_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_D HomeTrainer.vhd(32) " "VHDL Signal Declaration warning at HomeTrainer.vhd(32): used implicit default value for signal \"HEX3_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_D HomeTrainer.vhd(33) " "VHDL Signal Declaration warning at HomeTrainer.vhd(33): used implicit default value for signal \"HEX2_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146066 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_D HomeTrainer.vhd(34) " "VHDL Signal Declaration warning at HomeTrainer.vhd(34): used implicit default value for signal \"HEX1_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_D HomeTrainer.vhd(35) " "VHDL Signal Declaration warning at HomeTrainer.vhd(35): used implicit default value for signal \"HEX0_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable HomeTrainer.vhd(127) " "VHDL Signal Declaration warning at HomeTrainer.vhd(127): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outputtotal HomeTrainer.vhd(127) " "VHDL Signal Declaration warning at HomeTrainer.vhd(127): used implicit default value for signal \"outputtotal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentRPM HomeTrainer.vhd(131) " "Verilog HDL or VHDL warning at HomeTrainer.vhd(131): object \"CurrentRPM\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TotAvgRPM HomeTrainer.vhd(131) " "Verilog HDL or VHDL warning at HomeTrainer.vhd(131): object \"TotAvgRPM\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_Data HomeTrainer.vhd(133) " "VHDL Signal Declaration warning at HomeTrainer.vhd(133): used implicit default value for signal \"LCD_Data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Data HomeTrainer.vhd(133) " "Verilog HDL or VHDL warning at HomeTrainer.vhd(133): object \"ADC_Data\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS HomeTrainer.vhd(134) " "VHDL Signal Declaration warning at HomeTrainer.vhd(134): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW HomeTrainer.vhd(134) " "VHDL Signal Declaration warning at HomeTrainer.vhd(134): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_E HomeTrainer.vhd(134) " "VHDL Signal Declaration warning at HomeTrainer.vhd(134): used implicit default value for signal \"LCD_E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Servo_Positive HomeTrainer.vhd(134) " "VHDL Signal Declaration warning at HomeTrainer.vhd(134): used implicit default value for signal \"Servo_Positive\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Servo_Negative HomeTrainer.vhd(134) " "VHDL Signal Declaration warning at HomeTrainer.vhd(134): used implicit default value for signal \"Servo_Negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146067 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_ConvStart HomeTrainer.vhd(134) " "VHDL Signal Declaration warning at HomeTrainer.vhd(134): used implicit default value for signal \"ADC_ConvStart\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146068 "|HomeTrainer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_RD HomeTrainer.vhd(134) " "VHDL Signal Declaration warning at HomeTrainer.vhd(134): used implicit default value for signal \"ADC_RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1378928146068 "|HomeTrainer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_Busy HomeTrainer.vhd(134) " "Verilog HDL or VHDL warning at HomeTrainer.vhd(134): object \"ADC_Busy\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1378928146068 "|HomeTrainer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BikeButtons HomeTrainer.vhd(135) " "Verilog HDL or VHDL warning at HomeTrainer.vhd(135): object \"BikeButtons\" assigned a value but never read" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1378928146068 "|HomeTrainer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:ClockScaler " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:ClockScaler\"" {  } { { "HomeTrainer.vhd" "ClockScaler" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378928146070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:TotalTimer " "Elaborating entity \"Timer\" for hierarchy \"Timer:TotalTimer\"" {  } { { "HomeTrainer.vhd" "TotalTimer" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378928146072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HallCounter HallCounter:HallSensCount " "Elaborating entity \"HallCounter\" for hierarchy \"HallCounter:HallSensCount\"" {  } { { "HomeTrainer.vhd" "HallSensCount" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378928146075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialDevider SequentialDevider:Devider " "Elaborating entity \"SequentialDevider\" for hierarchy \"SequentialDevider:Devider\"" {  } { { "HomeTrainer.vhd" "Devider" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378928146079 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00\" 2 4 SequentialDevider.vhd(58) " "VHDL Expression error at SequentialDevider.vhd(58): expression \"\"00\"\" has 2 elements ; expected 4 elements." {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/SequentialDevider.vhd" 58 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1 1378928146081 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SequentialDevider:Devider " "Can't elaborate user hierarchy \"SequentialDevider:Devider\"" {  } { { "HomeTrainer.vhd" "Devider" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 170 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1378928146082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378928146208 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 11 21:35:46 2013 " "Processing ended: Wed Sep 11 21:35:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378928146208 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378928146208 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378928146208 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378928146208 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378928146784 ""}
