
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000231                       # Number of seconds simulated (Second)
simTicks                                    231151000                       # Number of ticks simulated (Tick)
finalTick                                   231151000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.62                       # Real time elapsed on the host (Second)
hostTickRate                                373857874                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     645992                       # Number of bytes of host memory used (Byte)
simInsts                                        94410                       # Number of instructions simulated (Count)
simOps                                         147359                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   152665                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     238280                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           231152                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          160119                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         157138                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     42                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12747                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14699                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              210244                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.747408                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.268926                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    128533     61.14%     61.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     45293     21.54%     82.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     16151      7.68%     90.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     11604      5.52%     95.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3387      1.61%     97.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1546      0.74%     98.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      2942      1.40%     99.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       503      0.24%     99.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       285      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                210244                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     252     77.06%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     77.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      3.36%     80.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     80.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.31%     80.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.61%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     27      8.26%     89.60% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      5.81%     95.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 5      1.53%     96.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      3.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          662      0.42%      0.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        142502     90.69%     91.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            6      0.00%     91.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            29      0.02%     91.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.09%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     91.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          156      0.10%     91.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     91.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.03%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.14%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     91.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         6933      4.41%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         5841      3.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           78      0.05%     99.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          529      0.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         157138                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.679804                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 327                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002081                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   522244                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  171392                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          154146                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2639                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1485                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1284                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      155469                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1334                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           642                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          13796                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         1252                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                     160120                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      141                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                         7248                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        6709                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            67                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          964                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 52                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             678                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      730                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                            156207                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          6856                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       925                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              13132                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           6520                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         6276                       # Number of stores executed (Count)
system.cpu.numRate                           0.675776                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                       155869                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                      155430                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        128818                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                        238460                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.672415                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.540208                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             299                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20908                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       94410                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        147359                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.448385                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.448385                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.408433                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.408433                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     242665                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    141680                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1527                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        717                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       80652                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     146512                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                     27209                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads           7248                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          6709                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           24                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            4                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    8168                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              6968                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               682                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 5959                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                    5252                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.881356                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     282                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             306                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              286                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12582                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               621                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       208162                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.707905                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.391318                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          135156     64.93%     64.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           40503     19.46%     84.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           17047      8.19%     92.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            7294      3.50%     96.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1433      0.69%     96.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             339      0.16%     96.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3786      1.82%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              95      0.05%     98.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            2509      1.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       208162                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                94410                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 147359                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       11386                       # Number of memory references committed (Count)
system.cpu.commit.loads                          5654                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       5839                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1157                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      146610                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          194      0.13%      0.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       135263     91.79%     91.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     91.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.09%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     92.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.06%     92.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     92.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.03%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.15%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         5592      3.79%     96.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5266      3.57%     99.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           62      0.04%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.32%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       147359                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          2509                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4015                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4015                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4015                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4015                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         5719                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            5719                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         5719                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           5719                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    276391000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    276391000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    276391000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    276391000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         9734                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          9734                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         9734                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         9734                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.587528                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.587528                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.587528                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.587528                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 48328.553943                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 48328.553943                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 48328.553943                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 48328.553943                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          318                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      28.909091                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         5288                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              5288                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          163                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           163                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          163                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          163                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         5556                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         5556                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         5556                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         5556                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    253369000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    253369000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    253369000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    253369000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.570783                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.570783                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.570783                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.570783                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 45602.771778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 45602.771778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 45602.771778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 45602.771778                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   5288                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2363                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2363                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1638                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1638                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     83461000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     83461000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         4001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         4001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.409398                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.409398                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50952.991453                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50952.991453                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          163                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          163                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1475                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1475                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     68601000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     68601000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.368658                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.368658                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 46509.152542                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 46509.152542                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1652                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1652                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4081                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4081                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    192930000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    192930000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         5733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         5733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.711844                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.711844                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 47275.177653                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 47275.177653                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4081                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4081                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    184768000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    184768000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.711844                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.711844                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 45275.177653                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45275.177653                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           203.056448                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 9574                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               5529                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.731597                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              226000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   203.056448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.198297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.198297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          241                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          221                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.235352                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              24997                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             24997                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    21980                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                165989                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     12198                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  9435                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    642                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 5396                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   228                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 163955                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1159                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              26388                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         105436                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        8168                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               5554                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        181816                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1720                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           996                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     10689                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   349                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             210244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.799186                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.243310                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   184036     87.53%     87.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      249      0.12%     87.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      202      0.10%     87.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4454      2.12%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      568      0.27%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4441      2.11%     92.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      273      0.13%     92.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      274      0.13%     92.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    15747      7.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               210244                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.035336                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.456133                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          10068                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             10068                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         10068                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            10068                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          621                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             621                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          621                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            621                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     63233000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     63233000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     63233000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     63233000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        10689                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         10689                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        10689                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        10689                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.058097                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.058097                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.058097                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.058097                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 101824.476651                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 101824.476651                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 101824.476651                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 101824.476651                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           74                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             37                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          140                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          140                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          481                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          481                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     50751000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     50751000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     50751000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     50751000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.045000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.045000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.045000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.045000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 105511.434511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 105511.434511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 105511.434511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 105511.434511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    236                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        10068                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           10068                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          621                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           621                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     63233000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     63233000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        10689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        10689                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.058097                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.058097                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 101824.476651                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 101824.476651                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          481                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          481                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     50751000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     50751000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.045000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.045000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 105511.434511                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 105511.434511                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           223.429291                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                10549                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                481                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              21.931393                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              109000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   223.429291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.872771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.872771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          245                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          207                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.957031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              21859                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             21859                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        2752                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1594                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    977                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               5654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.070216                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.486691                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   4126     72.97%     72.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   10      0.18%     73.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  388      6.86%     80.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   28      0.50%     80.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  844     14.93%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  122      2.16%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.04%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.04%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    5      0.09%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   18      0.32%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 24      0.42%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 19      0.34%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 42      0.74%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  5      0.09%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.04%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 10      0.18%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.07%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              427                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 5654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    6820                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    6277                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        90                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        40                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   10861                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       214                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    642                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    26408                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   16917                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            158                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     17150                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                148969                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 162697                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   6500                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 139620                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              296631                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      371993                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   254323                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1555                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                280216                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    16401                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       4                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     56155                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           365438                       # The number of ROB reads (Count)
system.cpu.rob.writes                          321991                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    94410                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     147359                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2_victimbus.transDist::ReadResp          1533                       # Transaction distribution (Count)
system.l2_victimbus.transDist::WritebackDirty         3204                       # Transaction distribution (Count)
system.l2_victimbus.transDist::WritebackClean         1683                       # Transaction distribution (Count)
system.l2_victimbus.transDist::CleanEvict          236                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeReq           28                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeResp           28                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExReq         3331                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExResp         3331                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadCleanReq         1533                       # Transaction distribution (Count)
system.l2_victimbus.pktCount_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port        14154                       # Packet count per connected requestor and responder (Count)
system.l2_victimbus.pktSize_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port       575872                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_victimbus.snoops                        753                       # Total snoops (Count)
system.l2_victimbus.snoopTraffic                48192                       # Total snoop traffic (Byte)
system.l2_victimbus.snoopFanout::samples         5645                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::mean        0.133392                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::stdev       0.340028                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::0               4892     86.66%     86.66% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::1                753     13.34%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::total           5645                       # Request fanout histogram (Count)
system.l2_victimbus.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimbus.reqLayer0.occupancy      13396000                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.l2_victimbus.respLayer0.occupancy     14549202                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.l2_victimbus.snoop_filter.totRequests         9262                       # Total number of requests made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleRequests         4398                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimbus.snoop_filter.totSnoops          753                       # Total number of snoops made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleSnoops          753                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimcache.demandHits::cpu.data         4097                       # number of demand (read+write) hits (Count)
system.l2_victimcache.demandHits::total          4097                       # number of demand (read+write) hits (Count)
system.l2_victimcache.overallHits::cpu.data         4097                       # number of overall hits (Count)
system.l2_victimcache.overallHits::total         4097                       # number of overall hits (Count)
system.l2_victimcache.demandMisses::cpu.inst          481                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::cpu.data          286                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::total          767                       # number of demand (read+write) misses (Count)
system.l2_victimcache.overallMisses::cpu.inst          481                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::cpu.data          286                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::total          767                       # number of overall misses (Count)
system.l2_victimcache.demandMissLatency::cpu.inst     29104000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::cpu.data     18671000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::total     47775000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.inst     29104000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.data     18671000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::total     47775000                       # number of overall miss ticks (Tick)
system.l2_victimcache.demandAccesses::cpu.inst          481                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::cpu.data         4383                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::total         4864                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.inst          481                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.data         4383                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::total         4864                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::cpu.data     0.065252                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::total     0.157689                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.data     0.065252                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::total     0.157689                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.demandAvgMissLatency::cpu.inst 60507.276507                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::cpu.data 65283.216783                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::total 62288.135593                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.inst 60507.276507                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.data 65283.216783                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::total 62288.135593                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l2_victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_victimcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.writebacks::writebacks          753                       # number of writebacks (Count)
system.l2_victimcache.writebacks::total           753                       # number of writebacks (Count)
system.l2_victimcache.demandMshrMisses::cpu.inst          481                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::cpu.data          286                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::total          767                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.inst          481                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.data          286                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::total          767                       # number of overall MSHR misses (Count)
system.l2_victimcache.demandMshrMissLatency::cpu.inst     29104000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::cpu.data     18670986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::total     47774986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.inst     29104000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.data     18670986                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::total     47774986                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::cpu.data     0.065252                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::total     0.157689                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.data     0.065252                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::total     0.157689                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.demandAvgMshrMissLatency::cpu.inst 60507.276507                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::cpu.data 65283.167832                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::total 62288.117340                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.inst 60507.276507                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.data 65283.167832                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::total 62288.117340                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.replacements                  0                       # number of replacements (Count)
system.l2_victimcache.CleanEvict.mshrMisses::writebacks          236                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMisses::total          236                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.ReadCleanReq.hits::cpu.data          916                       # number of ReadCleanReq hits (Count)
system.l2_victimcache.ReadCleanReq.hits::total          916                       # number of ReadCleanReq hits (Count)
system.l2_victimcache.ReadCleanReq.misses::cpu.inst          481                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::cpu.data          136                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::total          617                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.inst     29104000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.data      9828000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::total     38932000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.accesses::cpu.inst          481                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::cpu.data         1052                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::total         1533                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::cpu.data     0.129278                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::total     0.402479                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.inst 60507.276507                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.data 72264.705882                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::total 63098.865478                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.inst          481                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.data          136                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::total          617                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.inst     29104000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.data      9828000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::total     38932000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.data     0.129278                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::total     0.402479                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.inst 60507.276507                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.data 72264.705882                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::total 63098.865478                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.hits::cpu.data         3181                       # number of ReadExReq hits (Count)
system.l2_victimcache.ReadExReq.hits::total         3181                       # number of ReadExReq hits (Count)
system.l2_victimcache.ReadExReq.misses::cpu.data          150                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.misses::total          150                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.missLatency::cpu.data      8843000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.missLatency::total      8843000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.accesses::cpu.data         3331                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.accesses::total         3331                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.missRate::cpu.data     0.045032                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.missRate::total     0.045032                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMissLatency::cpu.data 58953.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMissLatency::total 58953.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.mshrMisses::cpu.data          150                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMisses::total          150                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMissLatency::cpu.data      8842986                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissLatency::total      8842986                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissRate::cpu.data     0.045032                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.mshrMissRate::total     0.045032                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMshrMissLatency::cpu.data 58953.240000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMshrMissLatency::total 58953.240000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.misses::cpu.data           28                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.misses::total           28                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.accesses::cpu.data           28                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.accesses::total           28                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMisses::cpu.data           28                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMisses::total           28                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMissLatency::cpu.data       278973                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissLatency::total       278973                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::cpu.data  9963.321429                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::total  9963.321429                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.WritebackClean.hits::writebacks          930                       # number of WritebackClean hits (Count)
system.l2_victimcache.WritebackClean.hits::total          930                       # number of WritebackClean hits (Count)
system.l2_victimcache.WritebackClean.accesses::writebacks          930                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2_victimcache.WritebackClean.accesses::total          930                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2_victimcache.WritebackDirty.hits::writebacks         3204                       # number of WritebackDirty hits (Count)
system.l2_victimcache.WritebackDirty.hits::total         3204                       # number of WritebackDirty hits (Count)
system.l2_victimcache.WritebackDirty.accesses::writebacks         3204                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_victimcache.WritebackDirty.accesses::total         3204                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_victimcache.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimcache.tags.tagsInUse        18.537791                       # Average ticks per tags in use ((Tick/Count))
system.l2_victimcache.tags.totalRefs             8245                       # Total number of references to valid blocks. (Count)
system.l2_victimcache.tags.sampledRefs           3212                       # Sample count of references to valid blocks. (Count)
system.l2_victimcache.tags.avgRefs           2.566936                       # Average number of references to valid blocks. ((Count/Count))
system.l2_victimcache.tags.warmupTick        49918000                       # The tick when the warmup percentage was hit. (Tick)
system.l2_victimcache.tags.occupancies::writebacks    18.537791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_victimcache.tags.avgOccs::writebacks     0.289653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_victimcache.tags.avgOccs::total     0.289653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_victimcache.tags.occupanciesTaskId::1024           23                       # Occupied blocks per task id (Count)
system.l2_victimcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.l2_victimcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.l2_victimcache.tags.ratioOccsTaskId::1024     0.359375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_victimcache.tags.tagAccesses         595980                       # Number of tag accesses (Count)
system.l2_victimcache.tags.dataAccesses        595980                       # Number of data accesses (Count)
system.l2_victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                 1956                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           7409                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           6877                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                236                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 27                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                27                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                4054                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               4054                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            1956                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1198                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        16400                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    17598                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        30784                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       692288                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    723072                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              8998                       # Total snoops (Count)
system.l2bus.snoopTraffic                      575872                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               15035                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.323512                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.467832                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     10171     67.65%     67.65% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      4864     32.35%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 15035                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             22137000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1443000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            16614000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           11561                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         5551                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              4864                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         4864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data              1145                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1145                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data             1145                       # number of overall hits (Count)
system.l2cache.overallHits::total                1145                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             481                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            4384                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               4865                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            481                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           4384                       # number of overall misses (Count)
system.l2cache.overallMisses::total              4865                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     49306000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    203216000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     252522000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     49306000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    203216000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    252522000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           481                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          5529                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             6010                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          481                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         5529                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            6010                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.792910                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.809484                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.792910                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.809484                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 102507.276507                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 46354.014599                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 51905.858171                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 102507.276507                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 46354.014599                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 51905.858171                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            8998                       # number of writebacks (Count)
system.l2cache.writebacks::total                 8998                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          481                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         4384                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           4865                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          481                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         4384                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          4865                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     39686000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    115468068                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    155154068                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     39686000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    115468068                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    155154068                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.792910                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.809484                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.792910                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.809484                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 82507.276507                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 26338.519161                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 31891.894758                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 82507.276507                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 26338.519161                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 31891.894758                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                      4134                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          236                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          236                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           722                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              722                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         3332                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           3332                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    149066000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    149066000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         4054                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         4054                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.821904                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.821904                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 44737.695078                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 44737.695078                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         3332                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         3332                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     82383043                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     82383043                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.821904                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.821904                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 24724.802821                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 24724.802821                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data          423                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          423                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          481                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1052                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1533                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     49306000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     54150000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    103456000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          481                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         1475                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         1956                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.713220                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.783742                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 102507.276507                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 51473.384030                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 67485.975212                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          481                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         1052                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1533                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     39686000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     33085025                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     72771025                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.713220                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.783742                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 82507.276507                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 31449.643536                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 47469.683627                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.misses::cpu.data           27                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total            27                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data           27                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total           27                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       837026                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       837026                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 31000.962963                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 31000.962963                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks         1083                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1083                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1083                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1083                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         4205                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         4205                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         4205                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         4205                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                6.173242                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    6434                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5287                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.216947                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               49131000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     6.173242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.001507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.001953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 97775                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                97775                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       481.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000663500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 1522                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          753                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        753                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    753                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      494                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      200                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       51                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    48192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               208487092.85272399                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      231029000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      306811.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        17408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 133177014.159575343132                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 75310078.693148642778                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          481                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          272                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14026500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data      9968264                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29161.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36648.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        17408                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           48192                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           272                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              753                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       133177014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        75310079                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          208487093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    133177014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      133177014                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      133177014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       75310079                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         208487093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   753                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            35                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           122                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            41                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  9876014                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3765000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            23994764                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13115.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31865.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  519                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             68.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          224                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean          204                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   130.922135                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   241.152390                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          108     48.21%     48.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           63     28.12%     76.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           18      8.04%     84.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           10      4.46%     88.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            7      3.12%     91.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            2      0.89%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            6      2.68%     95.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.45%     95.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            9      4.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          224                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  48192                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               208.487093                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                68.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1320900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           686895                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3727080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 17824560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     31616760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     62137440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      117313635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    507.519479                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    161126253                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      7540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     62484747                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           349860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           163185                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1649340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 17824560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     25001910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     67707840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      112696695                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    487.545782                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    175822507                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      7540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     47788493                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 617                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               236                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                42                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                136                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               136                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             617                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::system.mem_ctrl.port         1784                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::total         1784                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1784                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_victimcache.mem_side_port::system.mem_ctrl.port        48192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_victimcache.mem_side_port::total        48192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    48192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                795                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      795    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  795                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    231151000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2024006                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            4016750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1031                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          278                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
