# TDT4255
Exercises in TDT4255. 

Exercis1 -> Implement a 3-stage pipeline processor. Works in FPGA in the course

Exercise2 -> Implement a 5-stage pipleline processor, with stall, flush and hazard detection. Works on FPGA in the course. WARNING: Stall, flush and hazard detection is not implemented yet


If you are taking this course feel free to get inspiration from this.
