Partition Merge report for project_piu_piu
Thu Oct 26 18:55:30 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Thu Oct 26 18:55:30 2017       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; project_piu_piu                             ;
; Top-level Entity Name              ; top_file                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,803                                       ;
;     Total combinational functions  ; 5,094                                       ;
;     Dedicated logic registers      ; 6,649                                       ;
; Total registers                    ; 6649                                        ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 167,108                                     ;
; Embedded Multiplier 9-bit elements ; 10                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                 ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                   ; Details ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; AD_sp_signal                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_sp_signal                                                                                        ; N/A     ;
; AD_sp_signal                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_sp_signal                                                                                        ; N/A     ;
; AD_sp_signal                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_sp_signal                                                                                        ; N/A     ;
; AD_trig_signal                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_trig_signal                                                                                      ; N/A     ;
; AD_trig_signal                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_trig_signal                                                                                      ; N/A     ;
; AD_trig_signal                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AD_trig_signal                                                                                      ; N/A     ;
; FIFO_ADC:inst25|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; N/A     ;
; FIFO_ADC:inst25|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; N/A     ;
; FIFO_ADC:inst25|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]  ; N/A     ;
; FIFO_ADC:inst25|q[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; N/A     ;
; FIFO_ADC:inst25|q[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; N/A     ;
; FIFO_ADC:inst25|q[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[10] ; N/A     ;
; FIFO_ADC:inst25|q[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; N/A     ;
; FIFO_ADC:inst25|q[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; N/A     ;
; FIFO_ADC:inst25|q[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[11] ; N/A     ;
; FIFO_ADC:inst25|q[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; N/A     ;
; FIFO_ADC:inst25|q[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; N/A     ;
; FIFO_ADC:inst25|q[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[12] ; N/A     ;
; FIFO_ADC:inst25|q[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; N/A     ;
; FIFO_ADC:inst25|q[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; N/A     ;
; FIFO_ADC:inst25|q[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[13] ; N/A     ;
; FIFO_ADC:inst25|q[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; N/A     ;
; FIFO_ADC:inst25|q[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; N/A     ;
; FIFO_ADC:inst25|q[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[14] ; N/A     ;
; FIFO_ADC:inst25|q[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; N/A     ;
; FIFO_ADC:inst25|q[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; N/A     ;
; FIFO_ADC:inst25|q[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[15] ; N/A     ;
; FIFO_ADC:inst25|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; N/A     ;
; FIFO_ADC:inst25|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; N/A     ;
; FIFO_ADC:inst25|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]  ; N/A     ;
; FIFO_ADC:inst25|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; N/A     ;
; FIFO_ADC:inst25|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; N/A     ;
; FIFO_ADC:inst25|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]  ; N/A     ;
; FIFO_ADC:inst25|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; N/A     ;
; FIFO_ADC:inst25|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; N/A     ;
; FIFO_ADC:inst25|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]  ; N/A     ;
; FIFO_ADC:inst25|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; N/A     ;
; FIFO_ADC:inst25|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; N/A     ;
; FIFO_ADC:inst25|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]  ; N/A     ;
; FIFO_ADC:inst25|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; N/A     ;
; FIFO_ADC:inst25|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; N/A     ;
; FIFO_ADC:inst25|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]  ; N/A     ;
; FIFO_ADC:inst25|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; N/A     ;
; FIFO_ADC:inst25|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; N/A     ;
; FIFO_ADC:inst25|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]  ; N/A     ;
; FIFO_ADC:inst25|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; N/A     ;
; FIFO_ADC:inst25|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; N/A     ;
; FIFO_ADC:inst25|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]  ; N/A     ;
; FIFO_ADC:inst25|q[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; N/A     ;
; FIFO_ADC:inst25|q[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; N/A     ;
; FIFO_ADC:inst25|q[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]  ; N/A     ;
; FIFO_ADC:inst25|q[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; N/A     ;
; FIFO_ADC:inst25|q[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; N/A     ;
; FIFO_ADC:inst25|q[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]  ; N/A     ;
; FIFO_ADC:inst25|rdusedw[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~0                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~0                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~0                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~2                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~2                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~2                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~4                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~4                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~4                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~6                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~6                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~6                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~8                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~8                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~8                           ; N/A     ;
; FIFO_ADC:inst25|rdusedw[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~10                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~10                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~10                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~12                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~12                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~12                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~14                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~14                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~14                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~16                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~16                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~16                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~18                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~18                          ; N/A     ;
; FIFO_ADC:inst25|rdusedw[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|op_1~18                          ; N/A     ;
; signal_stm:inst1|clk_200MHz_i ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst17|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0]                      ; N/A     ;
; signal_to_diods               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_stm:inst1|signal_to_diods_temp                                                               ; N/A     ;
; signal_to_diods               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_stm:inst1|signal_to_diods_temp                                                               ; N/A     ;
; signal_to_diods               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_stm:inst1|signal_to_diods_temp                                                               ; N/A     ;
; signal_to_diods               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_stm:inst1|signal_to_diods_temp                                                               ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; stm_signal                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; stm_signal                                                                                          ; N/A     ;
; stm_signal                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; stm_signal                                                                                          ; N/A     ;
; stm_signal                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; stm_signal                                                                                          ; N/A     ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                     ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 7543  ; 201              ; 1069                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total combinational functions               ; 4448  ; 185              ; 461                            ; 0                              ;
; Logic element usage by number of LUT inputs ;       ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 668   ; 72               ; 135                            ; 0                              ;
;     -- 3 input functions                    ; 2967  ; 71               ; 202                            ; 0                              ;
;     -- <=2 input functions                  ; 813   ; 42               ; 124                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Logic elements by mode                      ;       ;                  ;                                ;                                ;
;     -- normal mode                          ; 2691  ; 177              ; 385                            ; 0                              ;
;     -- arithmetic mode                      ; 1757  ; 8                ; 76                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Total registers                             ; 5595  ; 122              ; 932                            ; 0                              ;
;     -- Dedicated logic registers            ; 5595  ; 122              ; 932                            ; 0                              ;
;     -- I/O registers                        ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Virtual pins                                ; 0     ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 33    ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 10    ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 40132 ; 0                ; 126976                         ; 0                              ;
; Total RAM block bits                        ; 0     ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1     ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0     ; 0                ; 0                              ; 1                              ;
;                                             ;       ;                  ;                                ;                                ;
; Connections                                 ;       ;                  ;                                ;                                ;
;     -- Input Connections                    ; 5595  ; 176              ; 1301                           ; 1                              ;
;     -- Registered Input Connections         ; 5573  ; 131              ; 967                            ; 0                              ;
;     -- Output Connections                   ; 939   ; 175              ; 33                             ; 5926                           ;
;     -- Registered Output Connections        ; 69    ; 174              ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Internal Connections                        ;       ;                  ;                                ;                                ;
;     -- Total Connections                    ; 33258 ; 1192             ; 5338                           ; 5928                           ;
;     -- Registered Connections               ; 20899 ; 836              ; 3581                           ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; External Connections                        ;       ;                  ;                                ;                                ;
;     -- Top                                  ; 180   ; 182              ; 683                            ; 5489                           ;
;     -- sld_hub:auto_hub                     ; 182   ; 20               ; 149                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 683   ; 149              ; 64                             ; 438                            ;
;     -- hard_block:auto_generated_inst       ; 5489  ; 0                ; 438                            ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Partition Interface                         ;       ;                  ;                                ;                                ;
;     -- Input Ports                          ; 36    ; 33               ; 148                            ; 1                              ;
;     -- Output Ports                         ; 42    ; 50               ; 74                             ; 4                              ;
;     -- Bidir Ports                          ; 0     ; 0                ; 0                              ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Registered Ports                            ;       ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0     ; 3                ; 37                             ; 0                              ;
;     -- Registered Output Ports              ; 0     ; 39               ; 61                             ; 0                              ;
;                                             ;       ;                  ;                                ;                                ;
; Port Connectivity                           ;       ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0     ; 10               ; 11                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0     ; 1                ; 1                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0     ; 2                ; 21                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0     ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0     ; 1                ; 1                              ; 0                              ;
;     -- Output Ports with no Source          ; 0     ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0     ; 2                ; 6                              ; 0                              ;
;     -- Output Ports with no Fanout          ; 0     ; 21               ; 63                             ; 0                              ;
+---------------------------------------------+-------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                              ; Partition ; Type          ; Location ; Status                                     ;
+-----------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; ADC_data[0]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[0]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[0]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[10]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[10]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[10]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[11]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[11]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[11]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[12]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[12]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[12]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[13]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[13]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[13]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[14]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[14]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[14]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[15]                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[15]                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[15]~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[1]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[1]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[1]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[2]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[2]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[2]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[3]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[3]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[3]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[4]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[4]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[4]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[5]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[5]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[5]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[6]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[6]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[6]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[7]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[7]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[7]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[8]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[8]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[8]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; ADC_data[9]                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_data[9]                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_data[9]~input                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; AD_sp_signal                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- AD_sp_signal                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AD_sp_signal~input                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; AD_trig_signal                                                                    ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- AD_trig_signal                                                             ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AD_trig_signal~input                                                       ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; UART_TX                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- UART_TX                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- UART_TX~output                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; UART_TX12                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- UART_TX12                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- UART_TX12~output                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DATA0input ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_DCLK_OBUF  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                   ;           ;               ;          ;                                            ;
; altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SCE               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SCE        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SCE_OBUF   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                   ;           ;               ;          ;                                            ;
; altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SDO               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SDO        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altserial_flash_loader:inst22|\GEN_ASMI_TYPE_0:asmi_inst~ALTERA_SDO_OBUF   ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                   ;           ;               ;          ;                                            ;
; clk_10MHz_adc_i                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk_10MHz_adc_i                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk_10MHz_adc_i~input                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; clk_10MHz_o                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- clk_10MHz_o                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- clk_10MHz_o~output                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; clock_10_temp                                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- clock_10_temp                                                              ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- clock_10_temp~output                                                       ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; clock_in                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clock_in                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clock_in~input                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_in_0_                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_in_1_                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_in_2_                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_in_3_                                     ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_out_0_                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_out_1_                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_out_2_                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_ir_out_3_                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_jtag_state_rti                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_jtag_state_sdr                               ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_raw_tck                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_tdi                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_tdo                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; jtag.bp.inst22__DEFAULT_PGM_sfl_inst_usr1                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; key0                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- key0                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- key0~input                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; key1                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- key1                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- key1~input                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; leds[7]                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- leds[7]                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- leds[7]~output                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst1_clk_200MHz_i                                                     ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_0_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_10_                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_11_                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_12_                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_13_                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_14_                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_15_                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_1_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_2_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_3_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_4_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_5_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_6_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_7_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_8_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_q_9_                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_0_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_1_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_2_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_3_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_4_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_5_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_6_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_7_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_8_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; pre_syn.bp.inst25_rdusedw_9_                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                   ;           ;               ;          ;                                            ;
; signal_to_diods                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- signal_to_diods                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- signal_to_diods~output                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
; stm_signal                                                                        ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- stm_signal                                                                 ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- stm_signal~input                                                           ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                   ;           ;               ;          ;                                            ;
+-----------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,803                                                                          ;
;                                             ;                                                                                ;
; Total combinational functions               ; 5094                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 875                                                                            ;
;     -- 3 input functions                    ; 3240                                                                           ;
;     -- <=2 input functions                  ; 979                                                                            ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 3253                                                                           ;
;     -- arithmetic mode                      ; 1841                                                                           ;
;                                             ;                                                                                ;
; Total registers                             ; 6649                                                                           ;
;     -- Dedicated logic registers            ; 6649                                                                           ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 33                                                                             ;
; Total memory bits                           ; 167108                                                                         ;
; Embedded Multiplier 9-bit elements          ; 10                                                                             ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; PLL:inst17|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5903                                                                           ;
; Total fan-out                               ; 38184                                                                          ;
; Average fan-out                             ; 3.19                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_ADC:inst25|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; FIFO_ADC:inst26|dcfifo:dcfifo_component|dcfifo_n4l1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_abp:auto_generated|altsyncram_ne81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 21           ; 2            ; 21           ; 2            ; 42     ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_bbp:auto_generated|altsyncram_oe81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 20           ; 2            ; 20           ; 2            ; 40     ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_cbp:auto_generated|altsyncram_pe81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 19           ; 2            ; 19           ; 2            ; 38     ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_l9p:auto_generated|altsyncram_qe81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 18           ; 2            ; 18           ; 2            ; 36     ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_dbp:auto_generated|altsyncram_re81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 17           ; 2            ; 17           ; 2            ; 34     ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_ebp:auto_generated|altsyncram_se81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32     ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_fbp:auto_generated|altsyncram_te81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 15           ; 2            ; 15           ; 2            ; 30     ; None ;
; div_centr:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_51v:auto_generated|sign_div_unsign_hri:divider|alt_u_div_8hg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_gbp:auto_generated|altsyncram_ue81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 14           ; 2            ; 14           ; 2            ; 28     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 33           ; 2            ; 33           ; 2            ; 66     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_ceq:auto_generated|altsyncram_me81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 23           ; 2            ; 23           ; 2            ; 46     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_11|shift_taps_deq:auto_generated|altsyncram_0e81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 22           ; 2            ; 22           ; 2            ; 44     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_12|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 21           ; 2            ; 21           ; 2            ; 42     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_13|shift_taps_feq:auto_generated|altsyncram_oe81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 20           ; 2            ; 20           ; 2            ; 40     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_14|shift_taps_geq:auto_generated|altsyncram_pe81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19           ; 2            ; 19           ; 2            ; 38     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_15|shift_taps_udq:auto_generated|altsyncram_qe81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 18           ; 2            ; 18           ; 2            ; 36     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_16|shift_taps_heq:auto_generated|altsyncram_re81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 17           ; 2            ; 17           ; 2            ; 34     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_17|shift_taps_ieq:auto_generated|altsyncram_se81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 2            ; 16           ; 2            ; 32     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_18|shift_taps_jeq:auto_generated|altsyncram_te81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 15           ; 2            ; 15           ; 2            ; 30     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_19|shift_taps_keq:auto_generated|altsyncram_ue81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 14           ; 2            ; 14           ; 2            ; 28     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_3eq:auto_generated|altsyncram_5e81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 2            ; 32           ; 2            ; 64     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_2eq:auto_generated|altsyncram_fe81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 31           ; 2            ; 31           ; 2            ; 62     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_1eq:auto_generated|altsyncram_vd81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 30           ; 2            ; 30           ; 2            ; 60     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_0eq:auto_generated|altsyncram_ge81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 29           ; 2            ; 29           ; 2            ; 58     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_vdq:auto_generated|altsyncram_he81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 28           ; 2            ; 28           ; 2            ; 56     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 27           ; 2            ; 27           ; 2            ; 54     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 26           ; 2            ; 26           ; 2            ; 52     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 25           ; 2            ; 25           ; 2            ; 50     ; None ;
; div_first:inst6|lpm_divide:LPM_DIVIDE_component|lpm_divide_7et:auto_generated|sign_div_unsign_pri:divider|alt_u_div_ohg:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 24           ; 2            ; 24           ; 2            ; 48     ; None ;
; fifo_stm:inst3|dcfifo:dcfifo_component|dcfifo_t0l1:auto_generated|altsyncram_qj31:fifo_ram|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c324:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 4096         ; 31           ; 4096         ; 31           ; 126976 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Thu Oct 26 18:55:27 2017
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off project_piu_piu -c project_piu_piu --merge=on
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 124 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9042 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 8850 logic cells
    Info (21064): Implemented 143 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 538 megabytes
    Info: Processing ended: Thu Oct 26 18:55:30 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


