-- generated by newgenasym Mon Jan 31 18:49:08 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity xt6 is
    port (    
	\1\:       INOUT  STD_LOGIC);
end xt6;
