INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:02:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 buffer91/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer63/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.050ns (26.682%)  route 5.633ns (73.318%))
  Logic Levels:           24  (CARRY4=5 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2329, unset)         0.508     0.508    buffer91/clk
                         FDRE                                         r  buffer91/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer91/dataReg_reg[0]/Q
                         net (fo=6, unplaced)         0.420     1.154    buffer91/control/Q[0]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.279 r  buffer91/control/Memory[0][0]_i_1__12/O
                         net (fo=14, unplaced)        0.295     1.574    buffer91/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     1.617 r  buffer91/control/Memory[0][4]_i_2__0/O
                         net (fo=2, unplaced)         0.255     1.872    buffer91/control/Memory[0][4]_i_2__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.915 r  buffer91/control/Memory[0][6]_i_2__3/O
                         net (fo=2, unplaced)         0.255     2.170    buffer91/control/Memory[0][6]_i_2__3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.213 r  buffer91/control/Memory[0][7]_i_5__0/O
                         net (fo=3, unplaced)         0.262     2.475    buffer91/control/Memory[0][7]_i_5__0_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     2.518 f  buffer91/control/Memory[0][7]_i_2__7/O
                         net (fo=5, unplaced)         0.272     2.790    buffer261/fifo/D[7]
                         LUT5 (Prop_lut5_I4_O)        0.046     2.836 r  buffer261/fifo/transmitValue_i_6__15/O
                         net (fo=1, unplaced)         0.000     2.836    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     3.030 r  cmpi1/transmitValue_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     3.037    cmpi1/transmitValue_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.172 r  cmpi1/transmitValue_reg_i_2/CO[0]
                         net (fo=109, unplaced)       0.274     3.446    init92/control/result[0]
                         LUT3 (Prop_lut3_I2_O)        0.127     3.573 r  init92/control/outputValid_i_2__24/O
                         net (fo=58, unplaced)        0.330     3.903    buffer201/fifo/init92_outs
                         LUT6 (Prop_lut6_I1_O)        0.043     3.946 r  buffer201/fifo/fullReg_i_2__5/O
                         net (fo=76, unplaced)        0.337     4.283    buffer63/control/p_2_in
                         LUT6 (Prop_lut6_I2_O)        0.043     4.326 r  buffer63/control/Memory[0][4]_i_1__1/O
                         net (fo=3, unplaced)         0.262     4.588    buffer223/fifo/D[4]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.631 r  buffer223/fifo/Memory[0][0]_i_25__1/O
                         net (fo=1, unplaced)         0.244     4.875    cmpi12/Memory_reg[0][0]_i_7_3
                         LUT6 (Prop_lut6_I5_O)        0.043     4.918 r  cmpi12/Memory[0][0]_i_16/O
                         net (fo=1, unplaced)         0.000     4.918    cmpi12/Memory[0][0]_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.164 r  cmpi12/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, unplaced)         0.007     5.171    cmpi12/Memory_reg[0][0]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.221 r  cmpi12/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.221    cmpi12/Memory_reg[0][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.343 r  cmpi12/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=10, unplaced)        0.287     5.630    buffer227/fifo/result[0]
                         LUT2 (Prop_lut2_I1_O)        0.126     5.756 f  buffer227/fifo/i__i_11__2/O
                         net (fo=1, unplaced)         0.244     6.000    buffer227/fifo/i__i_11__2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.043 f  buffer227/fifo/i__i_8__1/O
                         net (fo=4, unplaced)         0.268     6.311    buffer229/fifo/transmitValue_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     6.354 r  buffer229/fifo/i__i_3__4/O
                         net (fo=1, unplaced)         0.244     6.598    buffer229/fifo/i__i_3__4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     6.641 f  buffer229/fifo/i__i_1__5/O
                         net (fo=4, unplaced)         0.268     6.909    fork62/generateBlocks[0].regblock/cmpi12_result_ready
                         LUT3 (Prop_lut3_I2_O)        0.047     6.956 f  fork62/generateBlocks[0].regblock/join_inputs//i___0/O
                         net (fo=4, unplaced)         0.268     7.224    fork59/control/generateBlocks[0].regblock/buffer223_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     7.267 r  fork59/control/generateBlocks[0].regblock/transmitValue_i_3__79/O
                         net (fo=3, unplaced)         0.262     7.529    fork59/control/generateBlocks[1].regblock/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     7.572 f  fork59/control/generateBlocks[1].regblock/fullReg_i_3__39/O
                         net (fo=2, unplaced)         0.255     7.827    fork59/control/generateBlocks[1].regblock/buffer63_outs_ready
                         LUT4 (Prop_lut4_I0_O)        0.047     7.874 r  fork59/control/generateBlocks[1].regblock/dataReg[31]_i_1__6/O
                         net (fo=32, unplaced)        0.317     8.191    buffer63/dataReg_reg[0]_2[0]
                         FDRE                                         r  buffer63/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=2329, unset)         0.483    12.683    buffer63/clk
                         FDRE                                         r  buffer63/dataReg_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.455    buffer63/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -8.191    
  -------------------------------------------------------------------
                         slack                                  4.264    




