<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Zhenyu Bai - Research Fellow @ NUS</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            max-width: 650px;
            margin: 50px auto;
            line-height: 1.6;
            color: #333;
        }
        .profile-photo {
            width: 150px;
            border-radius: 50%;
        }
        header, section {
            margin-bottom: 40px;
        }
        h1 {
            font-size: 2em;
            margin-top: 20px;
        }
        h2 {
            font-size: 1.5em;
            border-bottom: 1px solid #ccc;
            padding-bottom: 5px;
        }
        ul {
            list-style-type: none;
            padding-left: 0;
        } 
        li {
            margin-bottom: 15px;
        }
        a { 
            color: #0066cc;
            text-decoration: none;
        }
        a:hover {
            text-decoration: underline;
        }
    </style>
</head>
<body>

<header>
    <img src="funny_photo.jpg" alt="Zhenyu" class="profile-photo">
    <h1>Zhenyu Bai</h1>
    <p> Currently post-doc @ NUS.</p>
    <p> I am a researcher specializing in computer architecture and compiler techniques, currently focusing on reconfigurable dataflow architectures.  </p>
</header>

<section>
    <h2>Publications</h2>
    
<ul>
    <li><strong>2024</strong>
        <ul>
            <li>Li, H., Li, Z., Bai, Z., &amp; Mitra, T. (2024). ASADI: Accelerating Sparse Attention Using Diagonal-based In-Situ Computing. In <em>2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)</em> (pp. 774–787).</li>
            <li>Bai, Z., Dangi, P., Li, H., &amp; Mitra, T. (2024). SWAT: Scalable and Efficient Window Attention-based Transformers Acceleration on FPGAs. <em>arXiv preprint arXiv:2405.17025</em>.</li>
            <li>Yan, Z., Bai, Z., Mitra, T., &amp; Wong, W.F. (2024). SparrowSNN: A Hardware/software Co-design for Energy Efficient ECG Classification. <em>arXiv preprint arXiv:2406.06543</em>.</li>
            <li>Dangi, P., Bai, Z., Juneja, R., Wĳerathne, D., &amp; Mitra, T. (2024). ZeD: A Generalized Accelerator for Variably Sparse Matrix Computations in ML. <em>Journal is required!</em></li>
            <li>Yan, Z., Bai, Z., &amp; Wong, W.F. (2024). Reconsidering the energy efficiency of spiking neural networks. <em>arXiv preprint arXiv:2409.08290</em>.</li>
        </ul>
    </li>
    <li><strong>2023</strong>
        <ul>
            <li>Bai, Z., Cassé, H., Carle, T., &amp; Rochange, C. (2023). Computing execution times with execution decision diagrams in the presence of out-of-order resources. <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</em>, 42(11), 3665–3678.</li>
            <li>Bai, Z. (2023). Modélisation du comportement temporel du pipeline pour le calcul de WCET. (Doctoral dissertation, Université Paul Sabatier-Toulouse III).</li>
        </ul>
    </li>
    <li><strong>2022</strong>
        <ul>
            <li>Bai, Z., Cassé, H., De Michiel, M., Carle, T., &amp; Rochange, C. (2022). A framework for calculating WCET based on execution decision diagrams. <em>ACM Transactions on Embedded Computing Systems (TECS)</em>, 21(3), 1–26.</li>
        </ul>
    </li>
    <li><strong>2021</strong>
        <ul>
            <li>Bai, Z., Cassé, H., Michiel, M., Carle, T., &amp; Rochange, C. (2021). Déterminer le WCET d'applications temps-réel en présence de latences d'exécution variables. In <em>Conférence francophone d'informatique en Parallélisme, Architecture et Systeme (COMPAS 2021)</em>.</li>
        </ul>
    </li>
    <li><strong>2020</strong>
        <ul>
            <li>Bai, Z., Casse, H., De Michiel, M., Carle, T., &amp; Rochange, C. (2020). Improving the performance of WCET analysis in the presence of variable latencies. In <em>The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems</em> (pp. 119–130).</li>
        </ul>
    </li>
    <li><strong>2019</strong>
        <ul>
            <li>Bai, Z., Monniaux, D., &amp; Maïza, C. (2019). PLRU Cache Analysis. In <em>The Junior Researcher Workshop on Real-Time Computing</em>.</li>
        </ul>
    </li>
</ul>
</section>

</body>
</html>
