================================================================================ 
Commit: ebc8b94f674fdeef3487155e3e8a6b60a35e527d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:36 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake 2313 Minor Version to 01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Wed Aug 1 12:08:33 2018 -0700
Change-Id: Ie59409547ff813509a3a48663e6c75b11436af3b
Original commit hash: 84318a5061a65497149fdfbb72c18d67517810ca

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8a3ad075ad074a91379e4a30edb0feef146d3ce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:35 2018 -0700 
-------------------------------------------------------------------------------- 
ICL Y: PM :pCIE:Src0 clkreq mapping is wrong blocking S0ix

Hsd-es-id: 1407512746
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client_BIOS_IP_Plan.xlsx
Original commit date: Tue Jul 31 16:07:00 2018 -0700
Change-Id: Id74b0c013b9cb9d3dc2f6d4248acf1f6a33c5bf3
Original commit hash: c63a922b849b0cf2f77f32cd0000f1f72aa5bd8f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: ffe8499c828bc2a365637ec9ff41f4c1e640903b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Aug 1 00:13:42 2018 -0700
Original commit date: Wed Aug 1 00:13:42 2018 -0700
Original commit hash: e3739c4b062b9c09800df4bf05194ea8716c284f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0c3c02328f881bc0c3365f24ef27af5fb06365f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Aug 1 00:09:32 2018 -0700
Original commit date: Wed Aug 1 00:09:32 2018 -0700
Original commit hash: 612691c1537f92bed457daaff828725424d8b5c1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 95d486853ba376fa6243c2c72a903f47e8d0c47d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:26 2018 -0700 
-------------------------------------------------------------------------------- 
Fix Secure Connection Flag for Numeric Comparison Event

Hsd-es-id: none
Original commit date: Thu May 10 10:34:15 2018 +0530
Change-Id: I371fc834828462b97648e8d2cdde420af27d43a6
Original commit hash: e550a1f01a4a523cd97e691829bbca3871062ef5

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/apps/src/uefi_app.c

================================================================================ 
Commit: 5e3c99f059e94884fd502f7b893062768a591bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:25 2018 -0700 
-------------------------------------------------------------------------------- 
Fix - 222657: RightShift + 3 combination.

The driver correctly saves the OldKey buffer.

Hsd-es-id: none
Original commit date: Tue Apr 3 22:54:53 2018 +0530
Change-Id: I05714f415196ca67270c9161b10dbcc81ad56a0b
Original commit hash: ca23e36734bd8c09c0759508e641ca405d67911c

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Bluetooth/HidKbDxe/KeyBoard.c

================================================================================ 
Commit: 48808a3ccf7e21ac4a48e0ce9ad7c5fbcebadb56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:22 2018 -0700 
-------------------------------------------------------------------------------- 
CryptoPkg: Update code to align to edk2 UDK2018 CryptoPkg

Hsd-es-id: none
Original commit date: Tue Jul 31 19:14:05 2018 +0800
Change-Id: If409f76cdbf92f5e06af23d207955c3495b3cd18
Original commit hash: e7b7857c324764d9018a7ef0c775ee733fc3634e

-------------------------------------------------------------------------------- 
[Changed Files]
CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.inf
CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxe.uni
CryptoPkg/CryptRuntimeDxe/CryptRuntimeDxeExtra.uni
CryptoPkg/CryptoPkg.dsc
CryptoPkg/CryptoPkg.uni
CryptoPkg/CryptoPkgExtra.uni
CryptoPkg/Include/Library/BaseCryptLib.h
CryptoPkg/Include/Library/TlsLib.h
CryptoPkg/Library/BaseCryptLib/BaseCryptLib.uni
CryptoPkg/Library/BaseCryptLib/Cipher/CryptAes.c
CryptoPkg/Library/BaseCryptLib/Cipher/CryptAesNull.c
CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4.c
CryptoPkg/Library/BaseCryptLib/Cipher/CryptArc4Null.c
CryptoPkg/Library/BaseCryptLib/Hash/CryptMd4Null.c
CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacMd5Null.c
CryptoPkg/Library/BaseCryptLib/Hmac/CryptHmacSha1Null.c
CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf
CryptoPkg/Library/BaseCryptLib/PeiCryptLib.uni
CryptoPkg/Library/BaseCryptLib/Pem/CryptPem.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptDh.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptDhNull.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7Sign.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptPkcs7VerifyNull.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaBasic.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExt.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptRsaExtNull.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
CryptoPkg/Library/BaseCryptLib/Pk/CryptX509Null.c
CryptoPkg/Library/BaseCryptLib/Rand/CryptRandItc.c
CryptoPkg/Library/BaseCryptLib/Rand/CryptRandTsc.c
CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.inf
CryptoPkg/Library/BaseCryptLib/RuntimeCryptLib.uni
CryptoPkg/Library/BaseCryptLib/SmmCryptLib.inf
CryptoPkg/Library/BaseCryptLib/SmmCryptLib.uni
CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.inf
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/BaseCryptLibRuntimeCryptProtocol.uni
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptAesNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Cipher/CryptArc4Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptMd4Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hash/CryptSha1Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacMd5Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Hmac/CryptHmacSha1Null.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/InternalCryptLib.h
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptDhNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptPkcs7VerifyNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptRsaExtNull.c
CryptoPkg/Library/BaseCryptLibRuntimeCryptProtocol/Pk/CryptX509Null.c
CryptoPkg/Library/IntrinsicLib/BaseIntrinsicLib.uni
CryptoPkg/Library/IntrinsicLib/MemoryIntrinsics.c
CryptoPkg/Library/OpensslLib/OpensslLib.uni
CryptoPkg/Library/OpensslLib/OpensslLibCrypto.uni
CryptoPkg/Library/TlsLib/InternalTlsLib.h
CryptoPkg/Library/TlsLib/TlsConfig.c
CryptoPkg/Library/TlsLib/TlsLib.inf

================================================================================ 
Commit: a7f4ffbf1c89b6a9b1cf0ef79da3d7d4f4cc30fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:16 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 31 23:13:35 2018 +0000
Original commit date: Tue Jul 31 23:13:35 2018 +0000
Original commit hash: 1f3bc18da99eb73da7df84788444dc723ae2ef7e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 797bca2b4d1d046d3e49d07e608e4a33728f3ae3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:15 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1407440490][][ICL MRC][Add support for CPGC loopback test for HVM]

Adding MRC support for CPGC Loopback Test for HVM.
This is controlled by input parameter MrcInput.LoopbackTest, disabled by default.
When enabled, it runs JWL FlyBy followed by WRTC and RecvEn recentering, writing and reading the data in loopback mode, 1 CL at a time.

Hsd-es-id: 1407440490
Tracker-link: https://hsdes.intel.com/resource/1407440490
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Jul 20 17:40:37 2018 -0700
Change-Id: Ie7c8b82a584397b0d7a80cb2eb52c2c2b90e9b92
Original commit hash: 2425e8c0ca07e256c6732dc7a25a5ad61679a6db

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPcr.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 3aff313b3ab12f0fd8a40378774ad0e5d78ae240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:02 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2312_01

Hsd-es-id: N/A
Original commit date: Tue Jul 31 21:06:54 2018 +0800
Change-Id: I1e8df1b48554233f8ac0ff31e2daa0849a1fee6a
Original commit hash: 780057584185f816e106da6aa9e047aa626b3469

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a4603b0fa1eac61a21c0ccfc3d9e559ca0a89fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:11:01 2018 -0700 
-------------------------------------------------------------------------------- 
IntelÂ® Precise Touch does not work after MBP re-factoring.
Resolution: Fix MBP Hob address after calling InstallMbpHob issue.
Impacted Platform: ICL platforms.

Hsd-es-id: NO HSD
Original commit date: Tue Jul 31 21:08:36 2018 +0800
Change-Id: I068b092b110821659f2b1f3ac86f19aa8aaa491f
Original commit hash: 0804e61e221086bbb8bf34154435f4c784f099f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.h
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 20fee6ac835c0626c5f2be97935a9583e58fe74d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jul 31 00:15:12 2018 -0700
Original commit date: Tue Jul 31 00:15:12 2018 -0700
Original commit hash: dbad16c737170c434f678a39be85a932cc9ff670

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 89f7cca976f1e4915ff250ad68589f37ae82ac21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jul 31 00:09:03 2018 -0700
Original commit date: Tue Jul 31 00:09:03 2018 -0700
Original commit hash: d8e526a6dbceb563b6bbae2da89d4f4eeebfd992

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ab5c3c8fd89105f3c82649d553e9317f028993ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:54 2018 -0700 
-------------------------------------------------------------------------------- 
FSP X64 Notify phase callback caused system hang in non-API mode

IceLakeFspPkg\
  Compress x64 driver in FSPS to fix rebase problem.

IceLakeSiliconPkg\
  Execute SaPamLock and MeEndOfFirmwareEventDxeFsp both LegacyBoot and ExitBootService

Original commit date: Thu Jul 26 17:47:28 2018 +0800
Change-Id: Ibd800353bdd3f22aa58982094550be566f6e351a
Original commit hash: be19291a3471df0ea5775dca0d422be2fbe7ac3c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspS3Notify.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitDxeFsp.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.c

================================================================================ 
Commit: fda5adc2d990be86d690ce00c4487539b910f25f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:50 2018 -0700 
-------------------------------------------------------------------------------- 
FlashWrite need SMI rendezvous

When we write flash region in SMM, the SMI handler disables flash protection (DisableBiosWriteProtect).
So there is a requirement that all CPU threads are in SMM, before the flash protection is disabled.
Suggestion: Check if AP is available in SMM before DisableBiosWriteProtect().

Hsd-es-id: 2204173137
Original commit date: Mon Jul 30 09:11:41 2018 +0800
Change-Id: Ia8a65d3b319b787250aaa1da1cfdc92071bbb277
Original commit hash: bee9aeadbc4308fe509f3f9089d8865ab2d1f1c0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/PchSpiCommonLib.h
IceLakeSiliconPkg/Pch/Library/PeiSpiLib/PchSpi.c
IceLakeSiliconPkg/Pch/Library/Private/BasePchSpiCommonLib/SpiCommon.c
IceLakeSiliconPkg/Pch/Spi/RuntimeDxe/PchSpi.c
IceLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
IceLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf

================================================================================ 
Commit: 38207978b84756472d92aac544d2ab20e87ce75a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Jul 30 19:46:18 2018 -0700
Original commit date: Mon Jul 30 19:46:18 2018 -0700
Original commit hash: 6c7fa5295d553a734d16e265d260758f27b76e56

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 531ac512dc43d938552fc7f7cedcc8b024181412 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:46 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/PlatformPkg.dsc: Move Special Pool PCDs from PatchableInModule to FixedAtBuild

Special Pool Features PCDs are all have to be FixedAtBuild.
The submission was incorrect (Change-Id: I79dfa8c32c57333ea15c35384853341c797f7b12).
Moved those to FixedAtaBuild.

Hsd-es-id: 2202772324
Tracker-link: https://hsdes.intel.com/appstore/article/#/2202772324
Attestation-link: <link to attestation statement>
Original commit date: Fri Jul 27 14:11:00 2018 -0700
Change-Id: I213f9f310d7d0c0403c76ea3ff47ef4ede799ccc
Original commit hash: a34cfd163d6a8c74aeda7f36bb16bb0708ce934a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 55d5219e9190881b92e633ea9a729d123154c9f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:45 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0x1C

Update ICL B0 with Patch 0x1C

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Jul 26 11:52:23 2018 -0700
Change-Id: I2a9350a3ed6b4fe0817bf34e9ce074b33e7f2031
Original commit hash: cf43dc5eadffa63a63b273e4a9ae08dd39dc831b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 3048d4c98addfcf6adb91b6feda3286f0674c3e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:41 2018 -0700 
-------------------------------------------------------------------------------- 
Fix memory and file handles leaks in USB provisioning

Several of the global memory buffers were not freed after
provisioning is done and file handle to USB root directory
has not been closed. This change introduces simpler USB provision
flow which eliminates all leaks and removes deprecated code(such as
USB provision header which is not used by MEBx). 3 step flow:
1. get provision record
2. remove record
3. restore record after MEBx invocation if needed
has been replaced with 2 step flow:
1. get record
2. remove record if needed after MEBx invocation.
To simplify resource management and reduce IO operations.

Hsd-es-id: 1806300284
Original commit date: Fri Jul 13 17:09:40 2018 +0200
Change-Id: Ibb8f5a890e2e46bc7db3112868776a9bf6f0a70e
Original commit hash: 1c8ce55ff7b764783c516f71b15f18572e3b54a5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/MebxBiosParamsDebugDumpDxe.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/ProvisionFile.h
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/UsbProvision.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/UsbProvision.h
IceLakeSiliconPkg/Amt/Include/Protocol/MebxProtocol.h

================================================================================ 
Commit: 4d6f79135339007882adc733672166f7361ba178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:39 2018 -0700 
-------------------------------------------------------------------------------- 
HDA Decoupled mode: Playback appears to be in fast fwd mode after S3/S4 with link freq as 6MHz

BIOS should not touched LFLCS bit as the default value is 0, which mean using Audio PLL to generate 6 MHz clock.
This will work with MSFT audio bus driver by default.
Remove TestLowFreqLinkClkSrc option from policy. Based on it low frequecy mode was enabled/disabled.

Hsd-es-id: 1407401039
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Jul 20 15:02:15 2018 +0200
Change-Id: I263daa5e7b96e3624e0f33216e8b1f73c3435d4b
Original commit hash: 8e4d6b290912b40690b5fc16ac7681c170e02ac7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: ec5e3eb02a756dc665cce7faf82bf2341c25938c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:37 2018 -0700 
-------------------------------------------------------------------------------- 
Assertion on error of EfiBootManagerVariableToLoadOption()

Hsd-es-id: none
Original commit date: Mon Jul 30 14:51:49 2018 +0800
Change-Id: I30fa16ee948a798e6b9fc5fc7f713e7d603b97fd
Original commit hash: b3ef0eda21fdfc440d9fc3b2d65de70052687aba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: a4f068377cb0690850c51c75f5ef2b368beb3a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 30 00:13:55 2018 -0700
Original commit date: Mon Jul 30 00:13:55 2018 -0700
Original commit hash: 5a95025d1c46748d5a26d1e18cff86b139815991

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b6df38b10d0dbcb9e44b25f1efb19fd89f22967b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:33 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/Bluetooth: Remove the useless code.

Klocwork detect the caller not check the return value before
use it. After review the code, found this function is not used.
Just remove it.

Hsd-es-id: <1506400467>
Tracker-link: <https://hsdes.intel.com/resource/1506400467>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Fri Jul 27 14:31:38 2018 +0800
Change-Id: I9b9cc6c10c148ffb09a8e6fa9f3c7305c24d84cb
Original commit hash: 2a56d65428a39135d4aef19203b4d48ac2bd0b04

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Bluetooth/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c

================================================================================ 
Commit: 36f7359a9dbefe0b9bb2fc6c8e75e5af76a59c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update ICL BIOS ID to v2307_01

ICL BIOS ID updated from 2307_00 to 2307_01

Hsd-es-id: N/A
Original commit date: Sun Jul 29 01:34:27 2018 -0700
Change-Id: I1f93abeb631d6fb613714db31731c22658c31288
Original commit hash: b59fb2d1283bb7bf2a08ea31e4e0648a3552942d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bf896943a4d7bbaefcd2a4c018be5c5114a336b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:30 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Title: [ICL HaT] BIOS may write uninitialized MOR variable"

This reverts commit c1228a153dcfa0dbb255bc8f71a332ca4a1ae09e.

Hsd-es-id: 1606003476
Original commit date: Sun Jul 29 01:45:46 2018 -0700
Change-Id: I3dc30c671ef401015885c31d4f970ea841a769c4
Original commit hash: cd3ab6b8de6645f0286b6e20474375b439071aa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.c
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.h
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.inf
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2SmmExtra.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tpm.asl
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.c
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.h
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.inf
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmmExtra.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/Tpm.asl
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: df023ea4f11cf6dbdb44c4c6344e81657c38eaec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Jul 29 00:14:14 2018 -0700
Original commit date: Sun Jul 29 00:14:14 2018 -0700
Original commit hash: 65eeffa15064db04e7965ac34810d26f469c3a1e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3a6c4ceea17131973031d065ed9a97b6539a4677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jul 29 00:08:48 2018 -0700
Original commit date: Sun Jul 29 00:08:48 2018 -0700
Original commit hash: 8cd7fa82f0cfbc450c4d0c9f5001c92ececb6cf0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e541f9c898539c1b3d5184716cfae0dee19c3d2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Jul 28 17:09:04 2018 -0700
Original commit date: Sat Jul 28 17:09:04 2018 -0700
Original commit hash: 12cfe09df185bb409d95edb5b9ce59ec4474cce5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 579d45ed707f3af63a4db55034b563f759b540fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Jul 28 00:17:43 2018 -0700
Original commit date: Sat Jul 28 00:17:43 2018 -0700
Original commit hash: b18fa190cb62784012e1930b215cf78917400408

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2b4dc3f20f25ec8c1f359f831d0ffa198afc9857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jul 28 00:09:01 2018 -0700
Original commit date: Sat Jul 28 00:09:01 2018 -0700
Original commit hash: 9c5a8b794013366ac1240f18dd020b95baeee356

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1c7b0f4dc7e620764ab9191e41a84b1c543e8706 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Fri Jul 27 23:40:08 2018 -0700
Original commit date: Fri Jul 27 23:40:08 2018 -0700
Original commit hash: e42a3b39c5ecf40f111d9dac7046d2574d9bd9c1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: 61135a3d9386ce36762db747a5ee12a7ef75a704 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:21 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2305_01

BIOS ID updated from 2305_00 to 2305_01

Hsd-es-id: N/A
Original commit date: Fri Jul 27 22:57:17 2018 -0700
Change-Id: I00ba523ab1be462bf3d6caf1891ff71d28beb109
Original commit hash: 7a09178fc3c23cc2c007d3647495605255fecfce

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b2efa224a82a29c598ba02c8fec6b4865b840ca3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:20 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Disable PcieCardResetWorkAround function call by default for all BIOS builds"

This reverts commit 8637b678a88c5a0a2c111384c253d7660f3c98b8 due to HSD 1605991119

Hsd-es-id: 1605991119
Original commit date: Fri Jul 27 22:34:02 2018 -0700
Change-Id: I17e8f290395fd0d33deed6e54b454fd0e984d700
Original commit hash: 252defca7f982b7b800a3fcdb3da07ce2b8e7af3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 05e12e336b41c26987fec5b1639ae180498ef864 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:19 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jul 28 05:37:23 2018 +0000
Original commit date: Sat Jul 28 05:37:23 2018 +0000
Original commit hash: 68bb545c7efb288a3215c237693515086fd51a58

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4532e1d07116823568d7ed282ce46a76962ea03b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:18 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: HSD[1806303418][ICL MRC] Initial PiCb values for SDLL / D0 are still with A step values

 Remove the override values of the sdll and D0 picb for Steps ! A0.

Hsd-es-id: 1806303418
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806303418
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Sun Jul 22 11:58:34 2018 +0300
Change-Id: I0478a88a7ab31f3fa4a87f6bc46744139a821acb
Original commit hash: 925e73ca638e22abd5424542f2f43eeab53a1a9c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b58866d88ad5c2a9047a5aa584a9d520724065a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:12 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/SmbiosPlatformInfo: Temporary workaround for Special Pool Feature with InternalOnly tag

Enabling Heap Guard of Special Pool Feature causes ASSERT at SpiDxeSmm SendCommunicationBuffer(). This is called to get GbE UUID from Spi GbE region with using EFI_SMM_COMMUNICATION_PROTOCOL and program in SMBIOS.
Temporarily workaround by skipping the GbE UUID programming in SMBIOS only when Heap Guard for DXE is enabled. This workaround will be removed once the ASSERT issue is root caused.

Hsd-es-id: 2204514993
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204514993
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Jul 16 19:28:12 2018 -0700
Change-Id: Icd67edb9a86f43b4c180d36bf504719bd0116845
Original commit hash: 504e93191c9179c9620454b7555b85637104fd03

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: 5b16528755d8381319479297697e25225c8add06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:12 2018 -0700 
-------------------------------------------------------------------------------- 
ICL Security : Mismatch string is observed under VTIO in platform settings BIOS options

Correct VTIO form's subtitle to reflect proper string

Hsd-es-id: 1605894494
Original commit date: Thu Jul 26 12:34:10 2018 -0700
Change-Id: I3198fe99e4003fee72c7ccec80ad53ed4d84f2f4
Original commit hash: d260676c0055b9412afbd213cfaac3cf66a7c7da

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c9d2c28fdbeed4d3d8bbd47e9c10d80f086c0280 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:07 2018 -0700 
-------------------------------------------------------------------------------- 
IcelakePlatSamplePkg : Special Pool Feature Support

Introduced Special Pool Feature PCDs into Platform DSC.
 - Created a new PCD PcdSpecialPoolEnable as a master switch
 - Settings Special Pool PCDs with PcdSpecialPoolEnable check in PlatformPkg DSC
 - By Default, PcdSpecialPoolEnable is FALSE

Hsd-es-id: 2202772324
Tracker-link: https://hsdes.intel.com/resource/2202772324
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Tue Jul 17 17:02:29 2018 -0700
Change-Id: I79dfa8c32c57333ea15c35384853341c797f7b12
Original commit hash: 797a6011dbf46330d8476e6de6e42d777ab078fc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 4dae0f42184bcd2b9fa1010ecc3ecb93f9f761d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:03 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Increase PS2 mouse detection timeout

Sync solution from CFL with HSD ID: 1604460203

Hsd-es-id: 1506342425
Original commit date: Thu Jul 19 11:22:22 2018 +0800
Change-Id: I2f59e0da176e6ad14e23ba2346139166ac1c4597
Original commit hash: 7d79659ac2dbd7f4db3851a1ec34154ae48a52b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.h

================================================================================ 
Commit: d8ceded1188d3c24d9b219b252dcb5d534c67bdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:02 2018 -0700 
-------------------------------------------------------------------------------- 
PlatformBDS: Implement PlatformBootManagerUnableToBoot()

BdsDxe core driver will call a new API
PlatformBootManagerUnableToBoot() provided by platform boot manager
library.
To avoid build failure, implement this API firstly in platform.

Hsd-es-id: none
Tracker-link: None
Original commit date: Tue Jul 17 13:56:52 2018 +0800
Change-Id: Ia7731c3bc2ddd096b392079249931aa4472affc4
Original commit hash: 99178bb82a92f9130da73db1be059d3b10611fd3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: d3a7ab84bc4fa44741e031f7d37484472e56f59c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:01 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Jul 27 00:13:39 2018 -0700
Original commit date: Fri Jul 27 00:13:39 2018 -0700
Original commit hash: 08ae59a0da816895f797ca87f7afaf2456bf0f94

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9100b1d8781a9f8746332c8271da6d0ee86a3d94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:10:00 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Jul 27 00:11:08 2018 -0700
Original commit date: Fri Jul 27 00:11:08 2018 -0700
Original commit hash: 111a185c3b3004e48d3e0e61006f4dc2d9446140

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a48e769e49e7c50258e8f01664d7cb8fa76615ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Jul 26 23:40:49 2018 -0700
Original commit date: Thu Jul 26 23:40:49 2018 -0700
Original commit hash: a89c5d4fee9ddef4e34734eb5d2aa1bd80608198

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 7c2918fd8a04ab92f82097c86d0c45f0dcb450ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:58 2018 -0700 
-------------------------------------------------------------------------------- 
2LM: Integrate HFPGA 2LM boot camp learnings to official BIOS

1) When 2LM mode is enabled in silicon, BIOS has to access PEG60 through side band
2) Program PEG60 VC0 Resource control and VC1 resource control based on the values provided by PCIe architect. SIP BWG will be updated with the recommendation.
3) Program PEG60 for UPRS, PWCE values. SIP BWG will be update with the recommendation.
4) Program Credit config done bit in FMHC HBIFCREDIT register.

Hsd-es-id: 2204655588, 2204654689
Original commit date: Thu Jul 26 14:22:22 2018 -0700
Change-Id: Ifdfc4e4af43fbc81ddb70cc012a9ecb0f71c0307
Original commit hash: 91d0efe5c7d9584583ed1b5101802464b43c2e1d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.inf

================================================================================ 
Commit: 69bdd5f9d6af3056d1d2e27776229821cbd34e0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:56 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS incorrectly programs OS_IDLE_MODE register twice

Hsd-es-id: 1407460002
Original commit date: Tue Jul 24 12:01:52 2018 -0700
Change-Id: I52cd6c18c43d4df634dafd14e567a9a3d5b27f4e
Original commit hash: 4f9b81d7c2d0610b78454bd0df64db01f172f18e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmcIcl.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 8ada05f5aa858d7ed3723a9ee9e12df478385619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:55 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL HaT] BIOS may write uninitialized MOR variable
Resolution: Return failure for unknown definitions of TCG MOR

Impacted Platform: All

Hsd-es-id: 2204468023
Original commit date: Thu Jul 19 14:13:52 2018 +0800
Change-Id: Ie55afbd99f6f067eef7d00fd9a12af346d31ddcd
Original commit hash: c1228a153dcfa0dbb255bc8f71a332ca4a1ae09e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.c
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.h
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.inf
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2SmmExtra.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tpm.asl
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.c
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.h
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.inf
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmm.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/TcgSmmExtra.uni
ClientCommonPkg/Override/SecurityPkg/Tcg/TcgSmm/Tpm.asl
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 05f7a6368b757283b64ff0b03b9534bd98283059 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:54 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL HaT] Potential buffer overflow in SpiFvbService driver
Resolution: Provided the maximum number of FVs to the condition of the loop

Impacted Platform: ICL

Hsd-es-id: 2204468040
Original commit date: Thu Jul 19 16:28:53 2018 +0800
Change-Id: Ie4950e22bf88fb45662968e1329106a902bbd52f
Original commit hash: e6fc910555d20e4a1b1a386965b85f26120560df

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
IceLakePlatSamplePkg/Platform/SpiFvbService/Smm/SpiFvbServiceSmm.c
IceLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
IceLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf

================================================================================ 
Commit: cf4fc74d90354ee21cfadb7543604c087d89f5af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:47 2018 -0700 
-------------------------------------------------------------------------------- 
ICL_SECURITY : Some unexpected Strings captured in HSTI debug log for "Processor Graphics Security Configuration"

Correct the BDSM register offset in HSTI driver.

Hsd-es-id: 1605360494
Original commit date: Thu Jul 26 16:19:38 2018 +0800
Change-Id: I267280faf2bc1539d8cea841d4400cc2638ad931
Original commit hash: 70aef56781ee37f1cd80cb13c5281f03da8da567

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c

================================================================================ 
Commit: b858230f34a443deb331967b825acaa9fb9b5a29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:45 2018 -0700 
-------------------------------------------------------------------------------- 
[ICLR][PEG]Only SIP16 controller init should be executed for Pcie Gen4 init - apply CPUID check

Hsd-es-id: 1506386311
Original commit date: Mon Jul 23 14:33:41 2018 +0530
Change-Id: Ifb6073ce74134261bcce197b228fdbec0a772942
Original commit hash: 8223c4e6f4c07a10c6235b7c0adf0d827ba6bb54

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
IceLakeSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
IceLakeSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf

================================================================================ 
Commit: eb9441bbf3b1dd6eae4b70b3fbfb67db9ddadcb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:42 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Proposal to publish FSP fatal info Hob

Replaced the EFI assert error by creating HOB for error status and handling erors according to what types of mode.


Original commit date: Mon Jul 23 16:55:54 2018 +0800
Change-Id: I47a42f00f45b879e973951ba1f28fd85c9347a22
Original commit hash: b20d73040ab94e5475ee5aa4be83d23ec04b1a71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/IpStatusHob.h
ClientSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/IceLakeSiliconPkg.dsc
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a3f4c25ff3da838c45d885cfba546dd6f66fbf3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:40 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS change to support FIVR when using USB2 DBC

To support debug PS2-PS9 with 2-wire BSSB / DBC2 / XDP, need enable DCI->ModPhy power gate for these probe types;
Do not clear FIVR_DYN_EN regardless of debug_en; Add Enable Modphy Power Gate option in advanced menu; add notes for DAM help string

Hsd-es-id: 1407308598,1504564368
Original commit date: Wed Jul 25 13:52:24 2018 +0800
Change-Id: Ib4636331cb325021448d976f96525bb6022f88c6
Original commit hash: ee627f34b13a4120017bb5e16f86d82fedd371b2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/DebugSetup.c
IceLakePlatSamplePkg/Setup/DebugSetup.hfr
IceLakePlatSamplePkg/Setup/DebugSetup.uni
IceLakeSiliconPkg/Library/Private/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/DciConfig.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsDci.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmDciPrivateLib/PeiDciLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c

================================================================================ 
Commit: d51f234fe378d0774c5284240980b4da282475ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Jul 26 00:17:31 2018 -0700
Original commit date: Thu Jul 26 00:17:31 2018 -0700
Original commit hash: 5e4c46faed756486d4127ce7fb1d54ba62a28a5a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ffa3c7e64095ae9284a4ec4adef0e92dcf9ead60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Jul 26 00:08:48 2018 -0700
Original commit date: Thu Jul 26 00:08:48 2018 -0700
Original commit hash: c7b0201d246218337fd3b273fbfc4862844348f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 26868043bc0d645a9303d07dfd55279ef4af63de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Jul 25 23:40:19 2018 -0700
Original commit date: Wed Jul 25 23:40:19 2018 -0700
Original commit hash: 0330dd161f3af34f13f527802e3da0a8ce19613e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: b4922536819bfad145a2b2e9ea1b5160d9fabf41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:32 2018 -0700 
-------------------------------------------------------------------------------- 
Disable PcieCardResetWorkAround function call by default for all BIOS builds

PcieCardResetWorkAround function call is always called during BIOS cold boot and it adds approximately 500ms to the boot time. Please add a policy/setup option to disable this by default for all BIOS builds

Hsd-es-id: 1407182531

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Jul 23 18:38:08 2018 +0530
Change-Id: Ib0b470e76ff8620192cbd53b65c26bf40adb6af4
Original commit hash: 8637b678a88c5a0a2c111384c253d7660f3c98b8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7c2703e0e0daa2600dd8bcc1760ae25a6f230b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:31 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "2LM: Integrate HFPGA 2LM boot camp learnings to official BIOS"

This reverts commit 6b504492bd7f067b5e980361c7f561e8c4e5e6bd.

Hsd-es-id: N/A
Original commit date: Thu Jul 26 10:45:51 2018 +0800
Change-Id: If351ff643b6d3f6ebf73b26cf3ddf06d258c214b
Original commit hash: 7984f8b7412ee8a7f93e2ad50ae23f932178939d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.inf

================================================================================ 
Commit: 0296f6fc99715a4eb9ae6ef8149d0c3c2b11404f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:29 2018 -0700 
-------------------------------------------------------------------------------- 
ICL Mintree: remove ClientSiliconPkg from Mintree.

1.Move ConfigBlockLib library and related header files from ClientSiliconPkg to IceLakeOpenSiliconPkg.
2.Move SmramMemoryReserve.h from ClientSiliconPkg to IceLakeOpenSiliconPkg.
3.Remove references of ClientSiliconPkg.dec from IceLakeOpenSiliconPkg.

Hsd-es-id: 1506346534
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Jul 19 13:56:24 2018 +0800
Change-Id: I92dabe7608de95a3d7936c4611cba3d7e402094c
Original commit hash: 5be0071329a80fbd12becd7d2a65f5bf745be43b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Include/ConfigBlock.h
IceLakeOpenSiliconPkg/Include/Library/ConfigBlockLib.h
IceLakeOpenSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
IceLakeOpenSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf
IceLakeOpenSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Guid/SmramMemoryReserve.h

================================================================================ 
Commit: 49e0ba042fdaeaeffa389b69e21d396130c19a40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:27 2018 -0700 
-------------------------------------------------------------------------------- 
ICL Mintree: Sync up IceLakeOpenSiliconPkg.

Sync from IceLakeSiliconPkg to IceLakeOpenSiliconPkg up to commit b3959564622e8f08892f4ac81414422abd045385
Hsd-es-id: N/A
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

Original commit date: Thu Jul 19 17:59:09 2018 +0800
Change-Id: I5575dacd0f03b1553fc77297a2bffd7865a2bcc2
Original commit hash: 5583c70cff1ba40e1234de97a07c26819a814fba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Include/Library/PciExpressHelpersLib.h
IceLakeOpenSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.c
IceLakeOpenSiliconPkg/Library/PciExpressHelpersLib/PciExpressHelpersLib.inf

================================================================================ 
Commit: 8ea8be6d2a45ae3d831df7aac8e6f0c837c234cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:22 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 25 18:41:39 2018 +0000
Original commit date: Wed Jul 25 18:41:39 2018 +0000
Original commit hash: fe7813f1e1a4f7f7207b8e86c0f7408d1f940785

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16c35d7d433adf44fb2750160b2fa4aa3b82dd1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:22 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1407432119][][ICL MRC][Early Command Training failed with Micron LP4 2x16 DDP parts]

Issue:
MRC fails in ECT with Micron MT53B512M32D2NP LP4 parts.

Root cause:
CPU RdOdt = 48 was used together with PU_CAL = VDDQ/2.5, and this combination should not be used per JEDEC Spec.
This change was done during B0 power on, and it worked fine on other LP4 parts.

Solution:
LP4:  Change CPU RdOdt from 48 back to 80, as 48 cannot be used with PU_CAL = VDDQ/2.5
LP4X: Change CPU RdOdt from 48 back to 60, as 48 cannot be used with PU_CAL = VDDQ * 0.6

Additional changes:
LP4/X: Move JedecInitDone / RestoreMRs initialization from MrcJedecInitLpddr4() to MrcResetSequence(),
 so that the frequency switch will be shown at the end of the first JEDEC reset.
LP4/X: Add condition in DCC init to skip frequency switch if ECT is skipped.
  Also keep running HW-based ReadMPR in ERDMPR2D if ECT is skipped.

Hsd-es-id: 1407432119
Tracker-link: https://hsdes.intel.com/resource/1407432119
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Jul 18 17:45:37 2018 -0700
Change-Id: I9172a429bac8e935cc3dc2f4dc6b47aaf3866e1a
Original commit hash: 40bab9027cc03f8a506939775346a33741876d87

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: a1e3819163c5f0ffbbaf8e2e9d53edc964360192 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:20 2018 -0700 
-------------------------------------------------------------------------------- 
2LM: Integrate HFPGA 2LM boot camp learnings to official BIOS

1) When 2LM mode is enabled in silicon, BIOS has to access PEG60 through side band
2) Program PEG60 VC0 Resource control and VC1 resource control based on the values provided by PCIe architect. SIP BWG will be updated with the recommendation.
3) Program PEG60 for UPRS, PWCE values. SIP BWG will be update with the recommendation.
4) Program Credit config done bit in FMHC HBIFCREDIT register.

Hsd-es-id: 2204655588, 2204654689
Original commit date: Tue Jul 24 00:11:36 2018 -0700
Change-Id: Ibdd86ab40746043055c9f6876c303f2244b43338
Original commit hash: 6b504492bd7f067b5e980361c7f561e8c4e5e6bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.inf

================================================================================ 
Commit: 241ff2db138d7cc696b57b675c8fdd8563e17d08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:19 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][2LM]Update the Memory Boot Mode Setup Option in DXE phase based on 2LM boot conditions.

In case if the 2LM device is not found or if the required initialization/condition
is not successful, then the Bios will fall back to 1LM mode and issue reset after
setting setup option back to 1LM and setting EPOC 2LM bit to zero.

Hsd-es-id: 1407309740
Original commit date: Sun Jun 17 22:40:06 2018 -0700
Change-Id: Ic8abf5eabd4e60031983aa44540f466a18fdca11
Original commit hash: 007cb8dc4f8b6c1caf2ba67d85a05e13f84b527d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakePlatSamplePkg/Setup/Setup.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 1279cb098bf00b1d864731ade4982e4f4afe41a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:16 2018 -0700 
-------------------------------------------------------------------------------- 
    Rework MBP handling.
     - Remove deprecated VTIO MBP Item
     - Fix MBP code issues
     - Update MBP definitions
     - Simplify flows and make them more generic
     - Cleanup unnecessary items


Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Jul 6 15:28:32 2018 +0200
Change-Id: I2e221e7d6200ec17acded01cf1c4f615dc988a04
Original commit hash: fcd17ce25cd9a9ddb7a4cef2af3724fa74ec2b69

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.h
IceLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxeAmtPolicyBoardConfig.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeAmtPolicyUpdate.h
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.h
IceLakeSiliconPkg/Amt/AlertStandardFormat/Dxe/AlertStandardFormatDxe.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/Include/ConfigBlock/AmtConfig.h
IceLakeSiliconPkg/Amt/Include/Protocol/AmtPolicy.h
IceLakeSiliconPkg/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
IceLakeSiliconPkg/Amt/Library/DxeAsfLib/DxeAsfLib.c
IceLakeSiliconPkg/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
IceLakeSiliconPkg/Amt/Library/Private/PeiActiveManagementLib/ActiveManagement.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.h
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
IceLakeSiliconPkg/Me/Include/BupMsgs.h
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
IceLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
IceLakeSiliconPkg/Me/Include/MeFwHob.h
IceLakeSiliconPkg/Me/Include/Ppi/MbpSensitivePpi.h
IceLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.h
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.h
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpDebugPrint.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPreMem.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf

================================================================================ 
Commit: d840c95b8f38ae582ade2a564abc370c2b0ff42a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:13 2018 -0700 
-------------------------------------------------------------------------------- 
Switch NVME DXE driver from RstNvmeDriver.efi to EDKII NvmExpressDxe driver

Replace RstNvmeDriver.efi with NvmExpressDxe in MdeModulePkg

Hsd-es-id: 1506368985
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506368985
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 20 13:42:20 2018 +0800
Change-Id: Iee86c1860f670a56cda0bb0e7d4cfaa92867c55f
Original commit hash: f3a79c6992b1d5065768a73d1a325ee5f8016a97

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 10e82f1385c5a594ef701cc8f1972ea810d9ea9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:12 2018 -0700 
-------------------------------------------------------------------------------- 
ConfigureFadtCStates() routine does not look to be working correctly.

ConfigureFadtCStates() function is just loading the table and not updating it (ACPI 6.2 spec) and also  FADT structure is updated in AcpiPlatform, So there is no need of keeping ConfigureFadtCStates and hence it is removed.

Impacted Platform: IceLake
Hsd-es-id: 2204238568
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204238568
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Jul 19 12:15:04 2018 +0530
Change-Id: I6035b74f116dd468be2ee66c21a30b1c25ac485f
Original commit hash: ac9295ef37e02ae8e33f411f7538d3f38e4662f6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: 354456e5f44d185479d9181349f8c91ac4f7c7c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Jul 25 00:08:56 2018 -0700
Original commit date: Wed Jul 25 00:08:56 2018 -0700
Original commit hash: 655b3202a1509ac80ea49842e880139fc814e2eb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2f76bb732316efa8620705b7253aa76680ba325d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Jul 24 23:39:36 2018 -0700
Original commit date: Tue Jul 24 23:39:36 2018 -0700
Original commit hash: 7f40a1a85a748fd30b343a0d83a018c613b968d1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 03390ad498fed280ae56887f0cd31c918657656f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:04 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 25 00:49:03 2018 +0000
Original commit date: Wed Jul 25 00:49:03 2018 +0000
Original commit hash: 76a3ca8a757ef23c1d7576e8a1ff0193ba12ed44

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de0a64ac1a433eca1d7792a495414f13ab21820e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:03 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC]Update the default postdicvcntwindow value to 0x68

Update the default postdicvcntwindow value to 0x68 from 0x5b

Hsd-es-id: 1407459440
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407459440
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 24 11:14:07 2018 -0700
Change-Id: Ief111064a92aa27dd6bf7823ad34bcaf34b5489f
Original commit hash: eb911d1a41e0b5ea05ae1cd9137673618a52d6ba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 856b426d102859ae6e91dfd05cf225ea2160e3df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:02 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Remove AddrDecodeEncode EFI Application in FVRECOVERY2 FV

Hsd-es-id: 1407455008
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407455008
Original commit date: Mon Jul 23 11:32:12 2018 -0700
Change-Id: Ic90a936e54c9a358109e5a8df168619f0abbf949
Original commit hash: 29b3d186f67423f55bd0ead72b6e592a534088d4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: df711d1c0934a00c6b36190361dac0e168b6903e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:09:01 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Revert "IceLakeSiliconPkg: Enable SATA Alternate ID for RAID Premium Mode as Default"

This reverts commit 52785bd124419d93d18a04c0b83d23eb676867fb.

Hsd-es-id: 1806218042
Original commit date: Tue Jul 24 10:57:36 2018 -0700
Change-Id: I73d816360e56112cadffcf9403f3f849a5e3f57c
Original commit hash: 9f3418f8e930ee0a1a89cdb814afeeede9b2cf9f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SataConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 4de34a7726367be4e3f69c68e593528e339a4c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:58 2018 -0700 
-------------------------------------------------------------------------------- 
ICP-N A0 Integrate Chipsetinit Version 3

Hsd-es-id: 1407459281
Original commit date: Tue Jul 24 09:01:32 2018 -0700
Change-Id: I019541122b4a68628c9e563ce2604da23a31eca0
Original commit hash: dc7fe847e120cb9bdc104b7d082d6f4f59e8d99c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchNChipsetInitTable_Ax.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchNHsioAx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchNHsioAx.c

================================================================================ 
Commit: 60ede1b10430bb1fb6d29c22781e0c25d54cf740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:57 2018 -0700 
-------------------------------------------------------------------------------- 
[Title]: [ICL-UN] Add RTD3 support for ICL-UN boards

Added RTD3 feature for ICL-UN

Hsd-es-id: 1407408168
Original commit date: Mon Jul 16 12:08:31 2018 -0700
Change-Id: I4b6f5fe3cb544261e504534e8cc63caab5a81aef
Original commit hash: aad468edcc5a8af2fa0203bc782714f4748b4532

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclUNRvpRtd3.asl
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 013a1b807bac855327b5ff623e1160336caf912f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:55 2018 -0700 
-------------------------------------------------------------------------------- 
Adding RTD3 feature for ICL-YN

Hsd-es-id: 1407271416
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Wed Jul 11 15:39:30 2018 -0700
Change-Id: I2865709c04a8b3b2974f7b64bd15adf77c14256e
Original commit hash: e3e3a0710e47080c140fea413e2bebf0ca9660dc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/IclYNRvpRtd3.asl
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: b92d898eb15202ea668957f9b24b4b026989f6ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:53 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-IFWI-PO: 2 out of 4 boards LAN PHY version showing NA after reboot from OS by reset button

Hsd-es-id: 1604644119
Original commit date: Tue Jul 17 10:53:22 2018 -0700
Change-Id: Ia7c211dcf0d091fc9fcc07bbc73b3b49ff3edefb
Original commit hash: 2f0b0d82b2f913644a8229915e69d578ffb47182

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsLan.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 1e47e626c2be47228af6e06e7bd8ef911c8ac266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:47 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Create PCD for ACPI TableHeader->OemId

Use pcd to replace hardcode.

Hsd-es-id: 1506300695
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506300695
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Jul 24 11:04:10 2018 +0800
Change-Id: Ie5e53c7399aeb003b547a9876334026ead9b4592
Original commit hash: d8b4d402e4d11e6a198796ade1c594152a0c961f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c

================================================================================ 
Commit: 0349139d1c9e9beb2b5d8a7dd6fb5a29a368aa6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:44 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg Tools: Update GNUmakefile to also expose HOST_ARCH env

edk2 master/UDk2018/UDK2017 trunk all uses HOST_ARCH in GNU makefile to decide
system ARCH. So, C tool GNUmakefile needs to expose HOST_ARCH env.

Hsd-es-id: 223249
Original commit date: Thu Jul 19 21:54:03 2018 +0800
Change-Id: Idc8a101762550de87a83537624b457e11d7cd569
Original commit hash: a2ced80be212c15dd68e9e24aef1f5c30b4cf3b7

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/BpmGen/GNUmakefile
BpCommonPkg/Tools/FCE/Source/BfmLib/GNUmakefile
BpCommonPkg/Tools/FCE/Source/FCE/GNUmakefile
BpCommonPkg/Tools/FMMT/Source/FMMT/GNUmakefile
BpCommonPkg/Tools/FitGen/GNUmakefile
BpCommonPkg/Tools/GenBiosId/GNUmakefile
BpCommonPkg/Tools/KeyEnroll/GNUmakefile
BpCommonPkg/Tools/SignFv/GNUmakefile

================================================================================ 
Commit: 2bd8a649cfcf820e0571cfa15a5632a1833d588a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:42 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Jul 24 00:13:43 2018 -0700
Original commit date: Tue Jul 24 00:13:43 2018 -0700
Original commit hash: 0534743635616d2cb610c1aeaab1adf20491f467

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2d655e0327ff66fe436689a2946214ee1df19de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:42 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Jul 24 00:08:59 2018 -0700
Original commit date: Tue Jul 24 00:08:59 2018 -0700
Original commit hash: 89f92b13f2c3d0d6f1e604873d966ab34dcfaf03

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a7628ca39aee9aff771e6afaf88765da9f14ecdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:41 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Mon Jul 23 23:56:52 2018 -0700
Original commit date: Mon Jul 23 23:56:52 2018 -0700
Original commit hash: 86be4750688bd6bffede04d00b61da17787d250e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/AcpiTables/ITbtNvs.asl

================================================================================ 
Commit: b587cb3ba39d9779c7b9d7cf85a4b660902ea1af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:40 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Update FitGen for new ACM design

And, update FitGen version from 0.53 to 0.54

Hsd-es-id: 222713
Original commit date: Thu Jul 12 22:32:32 2018 +0800
Change-Id: I3a4b382d838adb948c41b502e43646e13752cbbe
Original commit hash: 731056b4a1453a72b05f43d2354813d2f5693e55

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FitGen/FitGen.c
BpCommonPkg/Tools/FitGen/FitGen.exe
BpCommonPkg/Tools/FitGen/FitGen.h

================================================================================ 
Commit: a61d7564b1050490d5830aa02460bcaf7ebdf6a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:39 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL U42][RS4][B1][TCSS][RTD3] Need an option for adding timing information during TCSS cold exit  (_PR0)

Implement TBT RTD3 policy and option to deliver enabling to TBT RTD3 design.
 - Default value is disabled.
Implement TBT policy and setup option to deliver delay value to TBT RTD3 design.
 - Default value should be 0, max value can be 20000 ms (unit is ms).

Hsd-es-id: 1407440284
Tracker-link: https://hsdes.intel.com/appstore/article/#/1407440284
Attestation-link:  IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Jul 20 13:28:50 2018 +0800
Change-Id: Ic58a5357f7ab8e2d47b1e87e714038318a3e0f09
Original commit hash: c6e7b5b852487f9da415811428edd076c68e11e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
IceLakePlatSamplePkg/Setup/TbtSetup.hfr
IceLakePlatSamplePkg/Setup/TbtSetup.uni
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c
IceLakeSiliconPkg/Tbt/Include/ConfigBlock/DxeITbtConfig.h
IceLakeSiliconPkg/Tbt/Include/Private/ITbtNvsAreaDef.h

================================================================================ 
Commit: 887be069d5b356a3bbdfabe00968ca646028c2db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:38 2018 -0700 
-------------------------------------------------------------------------------- 
Fix Intel ICL RC 2272: UEFI won't boot if UEFI built with gSiPkgTokenSpaceGuid.PcdAmtEnable|False

Resolution: Add PcdAmtEnable definition check and fix compile error when set PcdAmtEnable FALSE.
Impacted Platform: ICL platforms.


Original commit date: Mon Jul 23 18:40:15 2018 +0800
Change-Id: I86459a31e2bdaeecfcd0751f77aa57fa3dc20f75
Original commit hash: 38a1dcb16e70554be6afdd93da682f2b9ae7680d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/Library/DxeAsfLib/DxeAsfLib.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitFsp.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
IceLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: 89c0700482fb8ddd74a66748ad2bb2fca86cafae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Mon Jul 23 12:06:47 2018 -0700
Original commit date: Mon Jul 23 12:06:47 2018 -0700
Original commit hash: 62d5880510b30da5c058cb3ab0d1613ca799f8ae

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 73d0c99284a7b1fefd66eb441659524ba2f4976d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:29 2018 -0700 
-------------------------------------------------------------------------------- 
Board serial number value from PSS missing in SMBIOS type 1

Fix MMIO PPR reset check

Hsd-es-id: 1605275360
Original commit date: Wed Jul 18 11:36:16 2018 -0700
Change-Id: Idb2012669665dd3bdcc6d5a90044a24171ded793
Original commit hash: b1f56b1a8681a80c77d8a58710a32c78403099a4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PssLib/PssLib.c

================================================================================ 
Commit: d2586e87e2ef1704c60afeb8a436ed6a71c16e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:26 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Jul 23 02:01:47 2018 -0700
Original commit date: Mon Jul 23 02:01:47 2018 -0700
Original commit hash: 4d4bcd05cdc8cae587d128557b6e4cd2693ea6f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: cdca3374cd0953a64aa9be28ab4a3e31ce23dfbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:24 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Jul 23 00:14:36 2018 -0700
Original commit date: Mon Jul 23 00:14:36 2018 -0700
Original commit hash: 34321cc65d38163b625029ff8ebc7f23e0859ded

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 282765267d10843219cf1996af29c9944072fe94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:24 2018 -0700 
-------------------------------------------------------------------------------- 
Remove SerialPortAcpiDebug and SRLD cruft from RC drops

SerialPortAcpiDebug and SRLD are internal only

Hsd-es-id: 2204341192
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204341192
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Jul 20 16:54:55 2018 +0800
Change-Id: Ie2ae068442fa80febf502b78ad2dc87164e2ce7c
Original commit hash: 1fe91afdefaee4d09490b9f1e84950230599c2e6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 2ea388389d5c9c20b0ab1afd41d1e07ec670f3b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:23 2018 -0700 
-------------------------------------------------------------------------------- 
Move PcdPeiCoreFv usage outside Edk2 packages

Install PeiCoreFvLocationPpi in PlatformSecLib for SecMain to get PeiCoreFv.

Hsd-es-id: 1506336101
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506336101
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Jul 19 16:04:15 2018 +0800
Change-Id: I7d5f17b9157bb11d9c48113d965a8a514610266e
Original commit hash: f8b4e75e75f4e91bf91dae5ae1822718e9f1c60d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/Ppi/PeiCoreFvLocation.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCore.inf
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.h
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.c
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLib.inf
IceLakeSiliconPkg/SampleCode/Library/PlatformSecLib/PlatformSecLibrary.h

================================================================================ 
Commit: 30da20f0175d099d31b3fd6b22bc94debe147c44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:20 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/AcpiPlatform: Buffer Overflow issues

- Added FreePool() for EFI_FIRMWARE_VOLUME2_PROTOCOL ReadSection() calls. Freeing the pool which is allocated by ReadSection() is the caller's responsibility.
- Changed end of the loop parsing addresses for ACPI tables. The address parse should end at the table length minus sizeof (UINT32) which is for the memory read of Table Signature.

Hsd-es-id:2204437590
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204437590
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Jul 12 17:59:47 2018 -0700
Change-Id: Ic90521769e0484df9b268fbf5c8cddf6a56752dd
Original commit hash: a7e6554484e6a6cd300331df887954e480d36a85

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/IrmtAcpi.c
IceLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c

================================================================================ 
Commit: 029c021887517b1ed855d59a91f200d086dc581c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Jul 22 00:08:54 2018 -0700
Original commit date: Sun Jul 22 00:08:54 2018 -0700
Original commit hash: 094c681eac1dab9b5ce79555a2c93708f39bfea4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d9b6a130e97bc7a96d449fb81211fb56de97105f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:17 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Jul 22 00:03:24 2018 -0700
Original commit date: Sun Jul 22 00:03:24 2018 -0700
Original commit hash: d9c672fd9dd5dfc87801bf2505a9fb88812aa743

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 31af90b47e8127921226a61ee6e7f0f5e31e74cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Jul 21 17:08:19 2018 -0700
Original commit date: Sat Jul 21 17:08:19 2018 -0700
Original commit hash: 9452b6cdfc39f7a6b174b8ca9f95d1249ec81e7f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/SaTcssHob.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 69e29d8663dd9e276f6947673bee8411bac559c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:13 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Jul 21 00:08:46 2018 -0700
Original commit date: Sat Jul 21 00:08:46 2018 -0700
Original commit hash: 437821986852719be13b8e6827a59ab77fad1ee8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 290af3113bc12d618d7edb7d54a44f1ac8503510 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:10 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 20 21:50:01 2018 +0000
Original commit date: Fri Jul 20 21:50:01 2018 +0000
Original commit hash: 95e844bacf90b7aac3f7cb529e5b389b656c8548

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c8b6768e5d04fc1e295359f319b73ace8475e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 13 11:08:08 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Adjust Senseamp Delay/Duration calculation to take into account flyby

Revised UpdateSampOdtTiming() with the new ICL registers to optimize power
Based on the CNL 0.5.0.12 and 0.5.0.15 changes.
1406800515: [ICL MRC][Merge CNL MRC 0.5.0.12] Adjust Senseamp Delay/Duration calculation to take into account flyby
URL: https://hsdes.intel.com/resource/1406800515

Hsd-es-id: 1406800515
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/resource/1406800515
Original commit date: Mon Feb 12 17:06:20 2018 -0800
Change-Id: I34b83aea4e36f360afdb04e66e218bf82a446698
Original commit hash: 394e7f71be9bbbbe8527148030700c99e475e189

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
