Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_compOrg/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f564c85b4cc74d0ca7eb630ef3091695 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ArithmeticLogicUnitSystemSimulation_behav xil_defaultlib.ArithmeticLogicUnitSystemSimulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CrystalOscillator
Compiling module xil_defaultlib.ArithmeticLogicUnit
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.AddressRegisterFile
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.ArithmeticLogicUnitSystem
Compiling module xil_defaultlib.FileOperation
Compiling module xil_defaultlib.ArithmeticLogicUnitSystemSimulat...
Compiling module xil_defaultlib.glbl
Built simulation snapshot ArithmeticLogicUnitSystemSimulation_behav
