// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "01/13/2026 20:08:46"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGA (
	CLK,
	RES_N,
	QSPI_CS_N,
	QSPI_SCK,
	QSPI_SIO,
	UART_TXD,
	UART_RXD,
	LED);
input 	CLK;
input 	RES_N;
output 	QSPI_CS_N;
output 	QSPI_SCK;
output 	[3:0] QSPI_SIO;
output 	UART_TXD;
input 	UART_RXD;
output 	LED;

// Design Ports Information
// UART_TXD	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// LED	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: 12mA
// QSPI_CS_N	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// QSPI_SCK	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// QSPI_SIO[0]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// QSPI_SIO[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// QSPI_SIO[2]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// QSPI_SIO[3]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: 4mA
// RES_N	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \QSPI_CS_N~input_o ;
wire \QSPI_SCK~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \QSPI_CS_N~output_o ;
wire \QSPI_SCK~output_o ;
wire \QSPI_SIO[0]~output_o ;
wire \QSPI_SIO[1]~output_o ;
wire \QSPI_SIO[2]~output_o ;
wire \QSPI_SIO[3]~output_o ;
wire \UART_TXD~output_o ;
wire \LED~output_o ;
wire \RES_N~input_o ;
wire \CLK~input_o ;
wire \U_TOP|U_CPU|seq~7_combout ;
wire \QSPI_SIO[2]~input_o ;
wire \U_TOP|U_CPU|Selector5~0_combout ;
wire \U_TOP|U_CPU|Selector5~15_combout ;
wire \U_TOP|U_CPU|always11~0_combout ;
wire \U_TOP|U_CPU|Add10~1_combout ;
wire \U_TOP|U_CPU|seq[3]~6_combout ;
wire \U_TOP|U_CPU|WideOr17~3_combout ;
wire \U_TOP|U_CPU|Decoder3~1_combout ;
wire \U_TOP|U_CPU|Add3~0_combout ;
wire \U_TOP|U_CPU|Selector5~2_combout ;
wire \U_TOP|U_CPU|alufunc~1_combout ;
wire \U_TOP|U_CPU|Selector5~1_combout ;
wire \U_TOP|U_CPU|Selector4~0_combout ;
wire \U_TOP|U_CPU|Selector4~1_combout ;
wire \U_TOP|U_CPU|Selector5~3_combout ;
wire \U_TOP|U_CPU|Selector5~4_combout ;
wire \U_TOP|U_CPU|always6~2_combout ;
wire \U_TOP|U_CPU|Selector5~12_combout ;
wire \U_TOP|U_CPU|Selector11~1_combout ;
wire \U_TOP|U_CPU|Selector11~0_combout ;
wire \U_TOP|U_CPU|Selector13~0_combout ;
wire \U_TOP|U_CPU|Selector11~2_combout ;
wire \U_TOP|U_CPU|WideOr17~1_combout ;
wire \U_TOP|U_CPU|WideOr17~0_combout ;
wire \U_TOP|U_CPU|WideOr22~0_combout ;
wire \U_TOP|U_CPU|Selector13~1_combout ;
wire \U_TOP|U_CPU|WideOr17~2_combout ;
wire \U_TOP|U_CPU|alufunc~0_combout ;
wire \U_TOP|U_CPU|aluinx[7]~0_combout ;
wire \U_TOP|U_CPU|aluinx[7]~1_combout ;
wire \QSPI_SIO[0]~input_o ;
wire \U_TOP|U_RAM|Decoder0~0_combout ;
wire \U_TOP|U_RAM|Selector7~2_combout ;
wire \U_TOP|U_RAM|addr[0]~16_combout ;
wire \U_TOP|U_CACHE|always16~0_combout ;
wire \U_TOP|U_CACHE|bus_wrte~0_combout ;
wire \U_TOP|U_CACHE|bus_wrte~q ;
wire \U_TOP|U_CPU|Selector5~7_combout ;
wire \U_TOP|U_CPU|alufunc~2_combout ;
wire \U_TOP|U_CPU|WideOr22~1_combout ;
wire \U_TOP|U_UART|rxd_aphase~0_combout ;
wire \U_TOP|U_CPU|Selector14~0_combout ;
wire \U_TOP|U_CPU|Selector1~0_combout ;
wire \U_TOP|U_CPU|Selector3~2_combout ;
wire \U_TOP|U_UART|rxd_aphase~1_combout ;
wire \U_TOP|U_CPU|ir_do_dphase~q ;
wire \U_TOP|U_UART|IO_RDY~3_combout ;
wire \U_TOP|U_UART|txd_aphase~0_combout ;
wire \U_TOP|U_UART|rxd_aphase~2_combout ;
wire \U_TOP|U_UART|rxd_dphase~0_combout ;
wire \U_TOP|U_UART|rxd_dphase~q ;
wire \U_TOP|U_UART|div1_aphase~0_combout ;
wire \U_TOP|U_CACHE|DM_RDY~0_combout ;
wire \U_TOP|U_UART|txd_aphase~1_combout ;
wire \U_TOP|U_UART|div1_aphase~1_combout ;
wire \U_TOP|U_UART|div0_aphase~0_combout ;
wire \U_TOP|U_UART|div0_dphase~0_combout ;
wire \U_TOP|U_UART|div0_dphase~q ;
wire \U_TOP|U_CPU|ir_data[7]~2_combout ;
wire \U_TOP|U_CPU|ir_data[7]~6_combout ;
wire \UART_RXD~input_o ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_s~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rxr[9]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_r1~0_combout ;
wire \U_TOP|U_UART|BRG|sio_ce_x4_r~q ;
wire \U_TOP|U_UART|BRG|sio_ce_x4_t~0_combout ;
wire \U_TOP|U_UART|BRG|sio_ce_x4_t~q ;
wire \U_TOP|U_UART|BRG|sio_ce_x4~feeder_combout ;
wire \U_TOP|U_UART|BRG|sio_ce_x4~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_r1~q ;
wire \U_TOP|U_UART|U_SASC_TOP|change~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|change~1_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|change~q ;
wire \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.10~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|dpll_state.10~q ;
wire \U_TOP|U_UART|U_SASC_TOP|Selector1~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|dpll_state.11~q ;
wire \U_TOP|U_UART|U_SASC_TOP|Selector0~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|dpll_state.00~q ;
wire \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.01~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rxd_r~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~4_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|always9~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~2_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~5_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|Add1~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~6_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|Equal1~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_go~q ;
wire \U_TOP|U_UART|U_SASC_TOP|always13~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|Equal2~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_valid~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0]~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0]~1_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1]~1_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1]~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_valid_r~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~1_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~5_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~13_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~29_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33_combout ;
wire \U_TOP|U_CPU|ir_data[5]~7_combout ;
wire \U_TOP|U_UART|div0[5]~feeder_combout ;
wire \U_TOP|U_UART|div1_aphase~2_combout ;
wire \U_TOP|U_UART|div1_dphase~0_combout ;
wire \U_TOP|U_UART|div1_dphase~q ;
wire \U_TOP|U_CPU|ir_data[7]~18_combout ;
wire \U_TOP|U_CPU|ir_data[7]~3_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase~q ;
wire \U_TOP|U_CPU|Selector14~1_combout ;
wire \U_TOP|U_CPU|Selector14~2_combout ;
wire \U_TOP|U_CPU|Selector14~3_combout ;
wire \U_TOP|U_CPU|always7~0_combout ;
wire \U_TOP|U_CPU|ptr[0]~15_combout ;
wire \U_TOP|U_CPU|ptr_clr~0_combout ;
wire \U_TOP|U_CPU|always7~1_combout ;
wire \U_TOP|U_CACHE|IF_RDY~0_combout ;
wire \U_TOP|U_CPU|always7~2_combout ;
wire \U_TOP|U_CPU|ptr_dec~0_combout ;
wire \U_TOP|U_CPU|ptr[1]~23_combout ;
wire \U_TOP|U_CPU|ptr[0]~16 ;
wire \U_TOP|U_CPU|ptr[1]~17_combout ;
wire \U_TOP|U_CPU|ptr[1]~18 ;
wire \U_TOP|U_CPU|ptr[2]~19_combout ;
wire \U_TOP|U_CPU|ptr[2]~20 ;
wire \U_TOP|U_CPU|ptr[3]~21_combout ;
wire \U_TOP|U_CPU|ptr[3]~22 ;
wire \U_TOP|U_CPU|ptr[4]~24_combout ;
wire \U_TOP|U_CPU|ptr[4]~25 ;
wire \U_TOP|U_CPU|ptr[5]~26_combout ;
wire \U_TOP|U_CPU|ptr[5]~27 ;
wire \U_TOP|U_CPU|ptr[6]~28_combout ;
wire \U_TOP|U_CPU|ptr[6]~29 ;
wire \U_TOP|U_CPU|ptr[7]~30_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~2_combout ;
wire \U_TOP|U_CPU|ptr[7]~31 ;
wire \U_TOP|U_CPU|ptr[8]~32_combout ;
wire \U_TOP|U_CPU|ptr[8]~33 ;
wire \U_TOP|U_CPU|ptr[9]~34_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~3_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~1_combout ;
wire \U_TOP|U_CACHE|dc_a[1]~feeder_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~0_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~4_combout ;
wire \U_TOP|U_CPU|ptr[9]~35 ;
wire \U_TOP|U_CPU|ptr[10]~36_combout ;
wire \U_TOP|U_CPU|ptr[10]~37 ;
wire \U_TOP|U_CPU|ptr[11]~38_combout ;
wire \U_TOP|U_CPU|ptr[11]~39 ;
wire \U_TOP|U_CPU|ptr[12]~40_combout ;
wire \U_TOP|U_CPU|ptr[12]~41 ;
wire \U_TOP|U_CPU|ptr[13]~42_combout ;
wire \U_TOP|U_CPU|ptr[13]~43 ;
wire \U_TOP|U_CPU|ptr[14]~44_combout ;
wire \U_TOP|U_CACHE|dc_v~feeder_combout ;
wire \U_TOP|U_CACHE|dc_v~q ;
wire \U_TOP|U_CACHE|bus_count[2]~7_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~6_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~5_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~8_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_write~0_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_write~q ;
wire \U_TOP|U_CACHE|dc_d~32_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_addr~0_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_addr~1_combout ;
wire \U_TOP|U_CACHE|Equal23~0_combout ;
wire \QSPI_SIO[1]~input_o ;
wire \U_TOP|U_RAM|qspi_rxd_temp[1]~feeder_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~11_combout ;
wire \U_TOP|U_CACHE|bus_count[1]~17_combout ;
wire \U_TOP|U_CACHE|bus_count~15_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~14_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~16_combout ;
wire \U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ;
wire \U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~1_combout ;
wire \U_TOP|U_CACHE|dc_d[21]~20_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_addr~1_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_addr~0_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~1_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_write~0_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_write~q ;
wire \U_TOP|U_CACHE|always10~0_combout ;
wire \U_TOP|U_CACHE|dc_d[22]~33_combout ;
wire \U_TOP|U_CACHE|dc_d~34_combout ;
wire \U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ;
wire \U_TOP|U_CACHE|dc_d[5]~23_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1_combout ;
wire \U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ;
wire \U_TOP|U_CACHE|Equal23~2_combout ;
wire \U_TOP|U_CACHE|dc_d[13]~22_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6_combout ;
wire \U_TOP|U_CPU|dr_data[5]~7_combout ;
wire \U_TOP|U_CACHE|Equal23~1_combout ;
wire \U_TOP|U_CACHE|dc_d[29]~21_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5_combout ;
wire \U_TOP|U_CPU|dr_data[5]~8_combout ;
wire \U_TOP|U_CPU|dr_do_dphase~0_combout ;
wire \U_TOP|U_CPU|dr_do_dphase~q ;
wire \U_TOP|U_CPU|dr_data~4_combout ;
wire \U_TOP|U_CPU|dr_data[0]~0_combout ;
wire \U_TOP|U_CPU|dr_data[0]~1_combout ;
wire \U_TOP|U_CPU|dr_data[5]~2_combout ;
wire \U_TOP|U_CPU|dr_data[5]~3_combout ;
wire \U_TOP|U_CPU|dr_data[5]~5_combout ;
wire \U_TOP|U_CPU|dr_data[5]~9_combout ;
wire \U_TOP|U_CPU|aluinx[5]~2_combout ;
wire \QSPI_SIO[3]~input_o ;
wire \U_TOP|U_RAM|qspi_rxd_temp[3]~feeder_combout ;
wire \U_TOP|U_RAM|qspi_rxd[3]~feeder_combout ;
wire \U_TOP|U_RAM|Decoder0~6_combout ;
wire \U_TOP|U_RAM|qspi_rxd[0]~0_combout ;
wire \U_TOP|U_CPU|dr_data[3]~16_combout ;
wire \U_TOP|U_CPU|dr_data[3]~17_combout ;
wire \U_TOP|U_CPU|dr_data[3]~18_combout ;
wire \U_TOP|U_CPU|dr_data[2]~25_combout ;
wire \U_TOP|U_CPU|dr_data[2]~26_combout ;
wire \U_TOP|U_CPU|dr_data[2]~27_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxr[6]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxr[5]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxr[3]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rxr[2]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~16_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~0_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~8_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~24_q ;
wire \U_TOP|U_CPU|ir_data[0]~13_combout ;
wire \U_TOP|U_CPU|ir_data[0]~14_combout ;
wire \U_TOP|U_CPU|Add8~0_combout ;
wire \U_TOP|U_CPU|Add8~18_combout ;
wire \U_TOP|U_CPU|ir_data[0]~15_combout ;
wire \U_TOP|U_CPU|ir_data[0]~12_combout ;
wire \U_TOP|U_RAM|qspi_rxd[0]~feeder_combout ;
wire \U_TOP|U_CPU|dr_data[0]~40_combout ;
wire \U_TOP|U_CPU|dr_data[0]~41_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~7_combout ;
wire \U_TOP|U_CACHE|dc_d[0]~3_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~7_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25_combout ;
wire \U_TOP|U_CACHE|dc_d[16]~0_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24_combout ;
wire \U_TOP|U_CPU|dr_data[0]~36_combout ;
wire \U_TOP|U_CACHE|dc_d[8]~2_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23_combout ;
wire \U_TOP|U_CACHE|dc_d[24]~1_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22_combout ;
wire \U_TOP|U_CPU|dr_data[0]~37_combout ;
wire \U_TOP|U_CPU|dr_data[0]~38_combout ;
wire \U_TOP|U_CPU|dr_data[0]~39_combout ;
wire \U_TOP|U_CPU|dr_data[0]~42_combout ;
wire \U_TOP|U_CPU|aluinx[0]~7_combout ;
wire \U_TOP|U_CPU|Add8~1 ;
wire \U_TOP|U_CPU|Add8~3 ;
wire \U_TOP|U_CPU|Add8~4_combout ;
wire \U_TOP|U_CPU|Add8~20_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~5_combout ;
wire \U_TOP|U_CACHE|dc_d[10]~10_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~5_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17_combout ;
wire \U_TOP|U_CACHE|dc_d[2]~11_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16_combout ;
wire \U_TOP|U_CPU|dr_data[2]~22_combout ;
wire \U_TOP|U_CACHE|dc_d[26]~9_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15_combout ;
wire \U_TOP|U_CACHE|dc_d[18]~8_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14_combout ;
wire \U_TOP|U_CPU|dr_data[2]~23_combout ;
wire \U_TOP|U_CPU|dr_data[2]~24_combout ;
wire \U_TOP|U_CPU|dr_data[2]~28_combout ;
wire \U_TOP|U_UART|div0[2]~feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~26_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~2_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~10_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39_combout ;
wire \U_TOP|U_CPU|ir_data[2]~10_combout ;
wire \U_TOP|U_CPU|aluinx[2]~5_combout ;
wire \U_TOP|U_CPU|Add8~5 ;
wire \U_TOP|U_CPU|Add8~6_combout ;
wire \U_TOP|U_CPU|Add8~21_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~4_combout ;
wire \U_TOP|U_CACHE|dc_d[11]~14_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~4_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13_combout ;
wire \U_TOP|U_CACHE|dc_d[3]~15_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12_combout ;
wire \U_TOP|U_CPU|dr_data[3]~19_combout ;
wire \U_TOP|U_CACHE|dc_d[27]~13_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11_combout ;
wire \U_TOP|U_CACHE|dc_d[19]~12_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10_combout ;
wire \U_TOP|U_CPU|dr_data[3]~20_combout ;
wire \U_TOP|U_CPU|dr_data[3]~21_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~19_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~3_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~27_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~11_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37_combout ;
wire \U_TOP|U_CPU|ir_data[3]~9_combout ;
wire \U_TOP|U_CPU|aluinx[3]~4_combout ;
wire \U_TOP|U_CPU|Add8~7 ;
wire \U_TOP|U_CPU|Add8~9 ;
wire \U_TOP|U_CPU|Add8~10_combout ;
wire \U_TOP|U_CPU|Add8~22_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~6_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~14_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~22_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~30_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43_combout ;
wire \U_TOP|U_CPU|ir_data[6]~16_combout ;
wire \U_TOP|U_CPU|dr_data[6]~43_combout ;
wire \U_TOP|U_CPU|dr_data[6]~44_combout ;
wire \U_TOP|U_CPU|dr_data[6]~45_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~2_combout ;
wire \U_TOP|U_CACHE|dc_d[6]~27_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~2_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2_combout ;
wire \U_TOP|U_CACHE|dc_d[14]~26_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28_combout ;
wire \U_TOP|U_CPU|dr_data[6]~46_combout ;
wire \U_TOP|U_CACHE|dc_d[30]~25_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27_combout ;
wire \U_TOP|U_CACHE|dc_d[22]~24_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26_combout ;
wire \U_TOP|U_CPU|dr_data[6]~47_combout ;
wire \U_TOP|U_CPU|dr_data[6]~48_combout ;
wire \U_TOP|U_CPU|aluinx[6]~8_combout ;
wire \U_TOP|U_CPU|Add8~11 ;
wire \U_TOP|U_CPU|Add8~12_combout ;
wire \U_TOP|U_CPU|Add8~14_combout ;
wire \U_TOP|U_UART|BRG|ps[0]~8_combout ;
wire \U_TOP|U_UART|BRG|ps[0]~9 ;
wire \U_TOP|U_UART|BRG|ps[1]~10_combout ;
wire \U_TOP|U_UART|BRG|ps[1]~11 ;
wire \U_TOP|U_UART|BRG|ps[2]~12_combout ;
wire \U_TOP|U_UART|BRG|ps[2]~13 ;
wire \U_TOP|U_UART|BRG|ps[3]~14_combout ;
wire \U_TOP|U_UART|BRG|ps[3]~15 ;
wire \U_TOP|U_UART|BRG|ps[4]~16_combout ;
wire \U_TOP|U_UART|BRG|ps[4]~17 ;
wire \U_TOP|U_UART|BRG|ps[5]~18_combout ;
wire \U_TOP|U_UART|BRG|ps[5]~19 ;
wire \U_TOP|U_UART|BRG|ps[6]~20_combout ;
wire \U_TOP|U_UART|BRG|ps[6]~21 ;
wire \U_TOP|U_UART|BRG|ps[7]~22_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~23_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~7_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~31_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~15_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45_combout ;
wire \U_TOP|U_CPU|ir_data[7]~17_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~3_combout ;
wire \U_TOP|U_CACHE|dc_d[31]~29_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~3_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30_combout ;
wire \U_TOP|U_CACHE|dc_d[7]~31_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3_combout ;
wire \U_TOP|U_CACHE|dc_d[15]~30_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31_combout ;
wire \U_TOP|U_CPU|dr_data[7]~52_combout ;
wire \U_TOP|U_CACHE|dc_d[23]~28_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29_combout ;
wire \U_TOP|U_CPU|dr_data[7]~53_combout ;
wire \U_TOP|U_CPU|dr_data[7]~49_combout ;
wire \U_TOP|U_CPU|dr_data[7]~50_combout ;
wire \U_TOP|U_CPU|dr_data[7]~51_combout ;
wire \U_TOP|U_CPU|dr_data[7]~54_combout ;
wire \U_TOP|U_CPU|aluinx[7]~9_combout ;
wire \U_TOP|U_CPU|Add8~13 ;
wire \U_TOP|U_CPU|Add8~15_combout ;
wire \U_TOP|U_CPU|Add8~17_combout ;
wire \U_TOP|U_UART|BRG|Equal0~3_combout ;
wire \U_TOP|U_CPU|Add8~23_combout ;
wire \U_TOP|U_UART|div0[4]~feeder_combout ;
wire \U_TOP|U_UART|BRG|Equal0~2_combout ;
wire \U_TOP|U_UART|BRG|Equal0~0_combout ;
wire \U_TOP|U_UART|BRG|Equal0~1_combout ;
wire \U_TOP|U_UART|BRG|Equal0~4_combout ;
wire \U_TOP|U_UART|BRG|ps_clr~q ;
wire \U_TOP|U_UART|BRG|br_cnt[0]~8_combout ;
wire \U_TOP|U_UART|BRG|br_cnt[0]~9 ;
wire \U_TOP|U_UART|BRG|br_cnt[1]~10_combout ;
wire \U_TOP|U_UART|BRG|br_cnt[1]~11 ;
wire \U_TOP|U_UART|BRG|br_cnt[2]~12_combout ;
wire \U_TOP|U_UART|BRG|br_cnt[2]~13 ;
wire \U_TOP|U_UART|BRG|br_cnt[3]~14_combout ;
wire \U_TOP|U_UART|BRG|br_cnt[3]~15 ;
wire \U_TOP|U_UART|BRG|br_cnt[4]~16_combout ;
wire \U_TOP|U_UART|BRG|br_cnt[4]~17 ;
wire \U_TOP|U_UART|BRG|br_cnt[5]~18_combout ;
wire \U_TOP|U_UART|BRG|Equal1~2_combout ;
wire \U_TOP|U_UART|BRG|Equal1~1_combout ;
wire \U_TOP|U_UART|BRG|br_cnt[5]~19 ;
wire \U_TOP|U_UART|BRG|br_cnt[6]~20_combout ;
wire \U_TOP|U_UART|BRG|br_cnt[6]~21 ;
wire \U_TOP|U_UART|BRG|br_cnt[7]~22_combout ;
wire \U_TOP|U_UART|BRG|Equal1~3_combout ;
wire \U_TOP|U_UART|BRG|Equal1~0_combout ;
wire \U_TOP|U_UART|BRG|Equal1~4_combout ;
wire \U_TOP|U_UART|BRG|br_clr~q ;
wire \U_TOP|U_UART|BRG|cnt[0]~1_combout ;
wire \U_TOP|U_UART|BRG|cnt[1]~0_combout ;
wire \U_TOP|U_UART|BRG|Equal2~0_combout ;
wire \U_TOP|U_UART|BRG|sio_ce_r~q ;
wire \U_TOP|U_UART|BRG|sio_ce~0_combout ;
wire \U_TOP|U_UART|BRG|sio_ce~q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~5_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~4_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~3_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|Add0~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~6_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|Equal0~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|shift_en~q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~combout ;
wire \U_TOP|U_UART|U_SASC_TOP|txf_empty_r~q ;
wire \U_TOP|U_UART|U_SASC_TOP|load~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|load~q ;
wire \U_TOP|U_UART|U_SASC_TOP|load_e~combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0]~1_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0]~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1]~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ;
wire \U_TOP|U_UART|we~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1]~1_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ;
wire \U_TOP|U_CPU|ir_data[7]~4_combout ;
wire \U_TOP|U_CPU|ir_data[7]~5_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~9_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~1_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~25_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41_combout ;
wire \U_TOP|U_CPU|ir_data[1]~11_combout ;
wire \U_TOP|U_RAM|qspi_rxd[1]~feeder_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~6_combout ;
wire \U_TOP|U_CACHE|dc_d[1]~7_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~6_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20_combout ;
wire \U_TOP|U_CACHE|dc_d[9]~6_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21_combout ;
wire \U_TOP|U_CPU|dr_data[1]~29_combout ;
wire \U_TOP|U_CACHE|dc_d[17]~4_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18_combout ;
wire \U_TOP|U_CACHE|dc_d[25]~5_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19_combout ;
wire \U_TOP|U_CPU|dr_data[1]~30_combout ;
wire \U_TOP|U_CPU|dr_data[1]~31_combout ;
wire \U_TOP|U_CPU|dr_data[1]~33_combout ;
wire \U_TOP|U_CPU|dr_data[1]~34_combout ;
wire \U_TOP|U_CPU|dr_data[1]~32_combout ;
wire \U_TOP|U_CPU|dr_data[1]~35_combout ;
wire \U_TOP|U_CPU|aluinx[1]~6_combout ;
wire \U_TOP|U_CPU|Add8~2_combout ;
wire \U_TOP|U_CPU|Add8~19_combout ;
wire \U_TOP|U_CPU|Equal2~2_combout ;
wire \U_TOP|U_CPU|Selector5~8_combout ;
wire \U_TOP|U_CPU|Selector5~9_combout ;
wire \U_TOP|U_CPU|WideOr1~0_combout ;
wire \U_TOP|U_CPU|Selector5~5_combout ;
wire \U_TOP|U_CPU|Decoder3~0_combout ;
wire \U_TOP|U_CPU|always12~3_combout ;
wire \U_TOP|U_CPU|always8~1_combout ;
wire \U_TOP|U_CPU|always8~2_combout ;
wire \U_TOP|U_CPU|indent[0]~16_combout ;
wire \U_TOP|U_CPU|Selector12~0_combout ;
wire \U_TOP|U_CPU|Selector12~1_combout ;
wire \U_TOP|U_CPU|Selector12~2_combout ;
wire \U_TOP|U_CPU|always8~0_combout ;
wire \U_TOP|U_CPU|Equal1~0_combout ;
wire \U_TOP|U_CPU|Equal1~1_combout ;
wire \U_TOP|U_CPU|Equal1~2_combout ;
wire \U_TOP|U_CPU|Equal1~3_combout ;
wire \U_TOP|U_CPU|indent[15]~18_combout ;
wire \U_TOP|U_CPU|indent[15]~19_combout ;
wire \U_TOP|U_CPU|indent[15]~20_combout ;
wire \U_TOP|U_CPU|indent[0]~17 ;
wire \U_TOP|U_CPU|indent[1]~21_combout ;
wire \U_TOP|U_CPU|indent[1]~22 ;
wire \U_TOP|U_CPU|indent[2]~23_combout ;
wire \U_TOP|U_CPU|indent[2]~24 ;
wire \U_TOP|U_CPU|indent[3]~25_combout ;
wire \U_TOP|U_CPU|indent[3]~26 ;
wire \U_TOP|U_CPU|indent[4]~27_combout ;
wire \U_TOP|U_CPU|indent[4]~28 ;
wire \U_TOP|U_CPU|indent[5]~29_combout ;
wire \U_TOP|U_CPU|indent[5]~30 ;
wire \U_TOP|U_CPU|indent[6]~31_combout ;
wire \U_TOP|U_CPU|indent[6]~32 ;
wire \U_TOP|U_CPU|indent[7]~33_combout ;
wire \U_TOP|U_CPU|indent[7]~34 ;
wire \U_TOP|U_CPU|indent[8]~35_combout ;
wire \U_TOP|U_CPU|indent[8]~36 ;
wire \U_TOP|U_CPU|indent[9]~37_combout ;
wire \U_TOP|U_CPU|indent[9]~38 ;
wire \U_TOP|U_CPU|indent[10]~39_combout ;
wire \U_TOP|U_CPU|indent[10]~40 ;
wire \U_TOP|U_CPU|indent[11]~41_combout ;
wire \U_TOP|U_CPU|indent[11]~42 ;
wire \U_TOP|U_CPU|indent[12]~43_combout ;
wire \U_TOP|U_CPU|indent[12]~44 ;
wire \U_TOP|U_CPU|indent[13]~45_combout ;
wire \U_TOP|U_CPU|indent[13]~46 ;
wire \U_TOP|U_CPU|indent[14]~47_combout ;
wire \U_TOP|U_CPU|indent[14]~48 ;
wire \U_TOP|U_CPU|indent[15]~49_combout ;
wire \U_TOP|U_CPU|always12~0_combout ;
wire \U_TOP|U_CPU|always12~1_combout ;
wire \U_TOP|U_CPU|Selector9~0_combout ;
wire \U_TOP|U_CPU|Selector5~6_combout ;
wire \U_TOP|U_CPU|Selector5~18_combout ;
wire \U_TOP|U_CPU|Selector5~19_combout ;
wire \U_TOP|U_CACHE|if_mis_req~0_combout ;
wire \U_TOP|U_CACHE|bus_req_inst~0_combout ;
wire \U_TOP|U_CACHE|bus_inst~0_combout ;
wire \U_TOP|U_CACHE|bus_inst~q ;
wire \U_TOP|U_CACHE|bus_read~0_combout ;
wire \U_TOP|U_CACHE|bus_read~q ;
wire \U_TOP|U_CACHE|BUS_ADDR~0_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[0]~2_combout ;
wire \U_TOP|U_RAM|Decoder0~7_combout ;
wire \U_TOP|U_RAM|addr[6]~20_combout ;
wire \U_TOP|U_RAM|addr[0]~17 ;
wire \U_TOP|U_RAM|addr[1]~18_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[1]~3_combout ;
wire \U_TOP|U_RAM|addr[1]~19 ;
wire \U_TOP|U_RAM|addr[2]~21_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[2]~1_combout ;
wire \U_TOP|U_CACHE|always23~0_combout ;
wire \U_TOP|U_CACHE|always23~1_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~1_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[2]~0_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[2]~2_combout ;
wire \U_TOP|U_CACHE|BUS_WRITE~0_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[2]~6_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~0_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ;
wire \U_TOP|U_CACHE|always19~0_combout ;
wire \U_TOP|U_RAM|addr[2]~22 ;
wire \U_TOP|U_RAM|addr[3]~23_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~1_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~2_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[3]~3_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[3]~4_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[3]~7_combout ;
wire \U_TOP|U_RAM|addr[3]~24 ;
wire \U_TOP|U_RAM|addr[4]~25_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~3_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[4]~5_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[4]~6_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~2_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[4]~8_combout ;
wire \U_TOP|U_RAM|addr[4]~26 ;
wire \U_TOP|U_RAM|addr[5]~27_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~4_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[5]~7_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[5]~8_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[5]~9_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~3_combout ;
wire \U_TOP|U_RAM|Equal0~2_combout ;
wire \U_TOP|U_RAM|Equal0~1_combout ;
wire \U_TOP|U_RAM|addr[5]~28 ;
wire \U_TOP|U_RAM|addr[6]~29_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~4_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~5_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[6]~9_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[6]~10_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[6]~10_combout ;
wire \U_TOP|U_RAM|addr[6]~30 ;
wire \U_TOP|U_RAM|addr[7]~31_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~6_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[7]~11_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[7]~12_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[7]~11_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~5_combout ;
wire \U_TOP|U_RAM|addr[7]~32 ;
wire \U_TOP|U_RAM|addr[8]~33_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~7_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[8]~13_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[8]~14_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~6_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[8]~12_combout ;
wire \U_TOP|U_RAM|addr[8]~34 ;
wire \U_TOP|U_RAM|addr[9]~35_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~7_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~8_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[9]~15_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[9]~16_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[9]~13_combout ;
wire \U_TOP|U_RAM|Equal0~4_combout ;
wire \U_TOP|U_RAM|Equal0~3_combout ;
wire \U_TOP|U_RAM|Equal0~5_combout ;
wire \U_TOP|U_CACHE|bus_pend_addr[15]~feeder_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~13_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[15]~19_combout ;
wire \U_TOP|U_RAM|addr[9]~36 ;
wire \U_TOP|U_RAM|addr[10]~37_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~9_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[10]~17_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[10]~18_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[10]~14_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~8_combout ;
wire \U_TOP|U_RAM|addr[10]~38 ;
wire \U_TOP|U_RAM|addr[11]~39_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~10_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[11]~19_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[11]~20_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[11]~15_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~9_combout ;
wire \U_TOP|U_RAM|addr[11]~40 ;
wire \U_TOP|U_RAM|addr[12]~41_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~11_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[12]~21_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[12]~22_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[12]~16_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~10_combout ;
wire \U_TOP|U_RAM|addr[12]~42 ;
wire \U_TOP|U_RAM|addr[13]~43_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~12_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[13]~23_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[13]~24_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[13]~17_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~11_combout ;
wire \U_TOP|U_RAM|addr[13]~44 ;
wire \U_TOP|U_RAM|addr[14]~45_combout ;
wire \U_TOP|U_CPU|Add0~25 ;
wire \U_TOP|U_CPU|Add0~27 ;
wire \U_TOP|U_CPU|Add0~29 ;
wire \U_TOP|U_CPU|Add0~30_combout ;
wire \U_TOP|U_CPU|always12~2_combout ;
wire \U_TOP|U_CPU|pc_inc2~0_combout ;
wire \U_TOP|U_CPU|Selector9~1_combout ;
wire \U_TOP|U_CPU|pc[2]~33_combout ;
wire \U_TOP|U_CPU|Add2~25 ;
wire \U_TOP|U_CPU|Add2~27 ;
wire \U_TOP|U_CPU|Add2~28_combout ;
wire \U_TOP|U_CPU|Add3~17 ;
wire \U_TOP|U_CPU|Add3~19 ;
wire \U_TOP|U_CPU|Add3~21 ;
wire \U_TOP|U_CPU|Add3~23 ;
wire \U_TOP|U_CPU|Add3~25 ;
wire \U_TOP|U_CPU|Add3~27 ;
wire \U_TOP|U_CPU|Add3~28_combout ;
wire \U_TOP|U_CPU|Add1~29 ;
wire \U_TOP|U_CPU|Add1~30_combout ;
wire \U_TOP|U_CPU|pc~60_combout ;
wire \U_TOP|U_CPU|pc~61_combout ;
wire \U_TOP|U_CPU|pc~80_combout ;
wire \U_TOP|U_CPU|pc_dec2~1_combout ;
wire \U_TOP|U_CPU|pc[2]~36_combout ;
wire \U_TOP|U_CPU|pc[2]~37_combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend~13_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[14]~25_combout ;
wire \U_TOP|U_CACHE|bus_req_addr[14]~26_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[14]~18_combout ;
wire \U_TOP|U_CACHE|bus_repl_addr~12_combout ;
wire \U_TOP|U_RAM|addr[14]~46 ;
wire \U_TOP|U_RAM|addr[15]~47_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[15]~20_combout ;
wire \U_TOP|U_RAM|Equal0~9_combout ;
wire \U_TOP|U_RAM|Equal0~0_combout ;
wire \U_TOP|U_RAM|Equal0~7_combout ;
wire \U_TOP|U_RAM|Equal0~6_combout ;
wire \U_TOP|U_RAM|Equal0~8_combout ;
wire \U_TOP|U_RAM|Equal0~10_combout ;
wire \U_TOP|U_RAM|state.101~4_combout ;
wire \U_TOP|U_RAM|Selector8~2_combout ;
wire \U_TOP|U_RAM|state.101~2_combout ;
wire \U_TOP|U_RAM|state.101~3_combout ;
wire \U_TOP|U_RAM|state.101~q ;
wire \U_TOP|U_RAM|Selector7~5_combout ;
wire \U_TOP|U_RAM|always15~2_combout ;
wire \U_TOP|U_RAM|Decoder0~1_combout ;
wire \U_TOP|U_RAM|Selector7~3_combout ;
wire \U_TOP|U_RAM|Selector7~4_combout ;
wire \U_TOP|U_RAM|state.000~q ;
wire \U_TOP|U_RAM|state.011~0_combout ;
wire \U_TOP|U_RAM|state.011~q ;
wire \U_TOP|U_RAM|Selector8~3_combout ;
wire \U_TOP|U_RAM|state.010~q ;
wire \U_TOP|U_RAM|BUS_RDY~0_combout ;
wire \U_TOP|U_RAM|WideOr11~0_combout ;
wire \U_TOP|U_RAM|Selector20~0_combout ;
wire \U_TOP|U_RAM|seq~5_combout ;
wire \U_TOP|U_RAM|seq[2]~2_combout ;
wire \U_TOP|U_RAM|WideOr14~0_combout ;
wire \U_TOP|U_RAM|Selector11~7_combout ;
wire \U_TOP|U_RAM|Selector11~9_combout ;
wire \U_TOP|U_RAM|Selector11~8_combout ;
wire \U_TOP|U_RAM|Selector22~3_combout ;
wire \U_TOP|U_RAM|Selector11~10_combout ;
wire \U_TOP|U_RAM|Selector11~6_combout ;
wire \U_TOP|U_RAM|seq[2]~3_combout ;
wire \U_TOP|U_RAM|seq[2]~6_combout ;
wire \U_TOP|U_RAM|Decoder0~8_combout ;
wire \U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ;
wire \U_TOP|U_CACHE|bus_pend_rdata[12]~feeder_combout ;
wire \U_TOP|U_CACHE|if_mis_dphase_addr~1_combout ;
wire \U_TOP|U_CACHE|if_mis_dphase_addr~0_combout ;
wire \U_TOP|U_CPU|if_code[0]~6_combout ;
wire \U_TOP|U_CPU|if_code[0]~7_combout ;
wire \U_TOP|U_CACHE|always5~0_combout ;
wire \U_TOP|U_CACHE|always0~9_combout ;
wire \U_TOP|U_CACHE|if_hit_dphase_addr~1_combout ;
wire \U_TOP|U_CACHE|if_mis_dphase~q ;
wire \U_TOP|U_CACHE|always5~1_combout ;
wire \U_TOP|U_CPU|if_code[0]~4_combout ;
wire \U_TOP|U_CACHE|ic_d[8]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[0]~5_combout ;
wire \U_TOP|U_CACHE|if_mis_dphase_addr~2_combout ;
wire \U_TOP|U_CACHE|if_hit_dphase_addr~0_combout ;
wire \U_TOP|U_CPU|if_code[0]~3_combout ;
wire \U_TOP|U_CPU|if_code[0]~8_combout ;
wire \U_TOP|U_CACHE|ic_d[24]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[0]~9_combout ;
wire \U_TOP|U_CACHE|ic_d[20]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[0]~10_combout ;
wire \U_TOP|U_CPU|if_code[0]~1_combout ;
wire \U_TOP|U_CPU|if_code[0]~2_combout ;
wire \U_TOP|U_CPU|if_code[0]~11_combout ;
wire \U_TOP|U_CPU|if_do_dphase~0_combout ;
wire \U_TOP|U_CPU|if_do_dphase~q ;
wire \U_TOP|U_CPU|if_code~12_combout ;
wire \U_TOP|U_CPU|if_code[0]~13_combout ;
wire \U_TOP|U_CPU|WideOr3~0_combout ;
wire \U_TOP|U_CPU|Selector13~2_combout ;
wire \U_TOP|U_CACHE|always6~2_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase~2_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase~q ;
wire \U_TOP|U_CPU|dr_data[0]~6_combout ;
wire \U_TOP|U_CPU|dr_data[4]~10_combout ;
wire \U_TOP|U_CPU|dr_data[4]~11_combout ;
wire \U_TOP|U_CPU|dr_data[4]~12_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_wdata~0_combout ;
wire \U_TOP|U_CACHE|dc_d[4]~19_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_wdata~0_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0_combout ;
wire \U_TOP|U_CACHE|dc_d[12]~18_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9_combout ;
wire \U_TOP|U_CPU|dr_data[4]~13_combout ;
wire \U_TOP|U_CACHE|dc_d[28]~17_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8_combout ;
wire \U_TOP|U_CACHE|dc_d[20]~16_combout ;
wire \U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7_combout ;
wire \U_TOP|U_CPU|dr_data[4]~14_combout ;
wire \U_TOP|U_CPU|dr_data[4]~15_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~28_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~4_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~12_q ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35_combout ;
wire \U_TOP|U_CPU|ir_data[4]~8_combout ;
wire \U_TOP|U_CPU|aluinx[4]~3_combout ;
wire \U_TOP|U_CPU|Add8~8_combout ;
wire \U_TOP|U_CPU|Equal2~0_combout ;
wire \U_TOP|U_CPU|Equal2~1_combout ;
wire \U_TOP|U_CPU|Equal2~3_combout ;
wire \U_TOP|U_CPU|always6~3_combout ;
wire \U_TOP|U_CPU|always6~5_combout ;
wire \U_TOP|U_CPU|always6~4_combout ;
wire \U_TOP|U_CPU|pc[2]~32_combout ;
wire \U_TOP|U_CPU|Add0~1 ;
wire \U_TOP|U_CPU|Add0~2_combout ;
wire \U_TOP|U_CPU|Add1~1 ;
wire \U_TOP|U_CPU|Add1~2_combout ;
wire \U_TOP|U_CPU|pc~64_combout ;
wire \U_TOP|U_CPU|Add2~0_combout ;
wire \U_TOP|U_CPU|pc~65_combout ;
wire \U_TOP|U_CPU|pc~82_combout ;
wire \U_TOP|U_CPU|Add1~3 ;
wire \U_TOP|U_CPU|Add1~4_combout ;
wire \U_TOP|U_CPU|Add3~1 ;
wire \U_TOP|U_CPU|Add3~2_combout ;
wire \U_TOP|U_CPU|pc~66_combout ;
wire \U_TOP|U_CPU|Add2~1 ;
wire \U_TOP|U_CPU|Add2~2_combout ;
wire \U_TOP|U_CPU|Add0~3 ;
wire \U_TOP|U_CPU|Add0~4_combout ;
wire \U_TOP|U_CPU|pc~67_combout ;
wire \U_TOP|U_CPU|pc~83_combout ;
wire \U_TOP|U_CPU|Add2~3 ;
wire \U_TOP|U_CPU|Add2~4_combout ;
wire \U_TOP|U_CPU|Add3~3 ;
wire \U_TOP|U_CPU|Add3~4_combout ;
wire \U_TOP|U_CPU|Add1~5 ;
wire \U_TOP|U_CPU|Add1~6_combout ;
wire \U_TOP|U_CPU|Add0~5 ;
wire \U_TOP|U_CPU|Add0~6_combout ;
wire \U_TOP|U_CPU|pc~34_combout ;
wire \U_TOP|U_CPU|pc~35_combout ;
wire \U_TOP|U_CPU|pc~68_combout ;
wire \U_TOP|U_CPU|Add2~5 ;
wire \U_TOP|U_CPU|Add2~6_combout ;
wire \U_TOP|U_CPU|Add0~7 ;
wire \U_TOP|U_CPU|Add0~8_combout ;
wire \U_TOP|U_CPU|Add3~5 ;
wire \U_TOP|U_CPU|Add3~6_combout ;
wire \U_TOP|U_CPU|Add1~7 ;
wire \U_TOP|U_CPU|Add1~8_combout ;
wire \U_TOP|U_CPU|pc~38_combout ;
wire \U_TOP|U_CPU|pc~39_combout ;
wire \U_TOP|U_CPU|pc~69_combout ;
wire \U_TOP|U_CPU|Add3~7 ;
wire \U_TOP|U_CPU|Add3~8_combout ;
wire \U_TOP|U_CPU|Add2~7 ;
wire \U_TOP|U_CPU|Add2~8_combout ;
wire \U_TOP|U_CPU|Add0~9 ;
wire \U_TOP|U_CPU|Add0~10_combout ;
wire \U_TOP|U_CPU|Add1~9 ;
wire \U_TOP|U_CPU|Add1~10_combout ;
wire \U_TOP|U_CPU|pc~40_combout ;
wire \U_TOP|U_CPU|pc~41_combout ;
wire \U_TOP|U_CPU|pc~70_combout ;
wire \U_TOP|U_CPU|Add1~11 ;
wire \U_TOP|U_CPU|Add1~12_combout ;
wire \U_TOP|U_CPU|Add3~9 ;
wire \U_TOP|U_CPU|Add3~10_combout ;
wire \U_TOP|U_CPU|pc~42_combout ;
wire \U_TOP|U_CPU|Add2~9 ;
wire \U_TOP|U_CPU|Add2~10_combout ;
wire \U_TOP|U_CPU|Add0~11 ;
wire \U_TOP|U_CPU|Add0~12_combout ;
wire \U_TOP|U_CPU|pc~43_combout ;
wire \U_TOP|U_CPU|pc~71_combout ;
wire \U_TOP|U_CPU|Add3~11 ;
wire \U_TOP|U_CPU|Add3~12_combout ;
wire \U_TOP|U_CPU|Add2~11 ;
wire \U_TOP|U_CPU|Add2~12_combout ;
wire \U_TOP|U_CPU|Add1~13 ;
wire \U_TOP|U_CPU|Add1~14_combout ;
wire \U_TOP|U_CPU|Add0~13 ;
wire \U_TOP|U_CPU|Add0~14_combout ;
wire \U_TOP|U_CPU|pc~44_combout ;
wire \U_TOP|U_CPU|pc~45_combout ;
wire \U_TOP|U_CPU|pc~72_combout ;
wire \U_TOP|U_CPU|Add0~15 ;
wire \U_TOP|U_CPU|Add0~16_combout ;
wire \U_TOP|U_CPU|Add2~13 ;
wire \U_TOP|U_CPU|Add2~14_combout ;
wire \U_TOP|U_CPU|Add3~13 ;
wire \U_TOP|U_CPU|Add3~14_combout ;
wire \U_TOP|U_CPU|Add1~15 ;
wire \U_TOP|U_CPU|Add1~16_combout ;
wire \U_TOP|U_CPU|pc~46_combout ;
wire \U_TOP|U_CPU|pc~47_combout ;
wire \U_TOP|U_CPU|pc~73_combout ;
wire \U_TOP|U_CPU|Add3~15 ;
wire \U_TOP|U_CPU|Add3~16_combout ;
wire \U_TOP|U_CPU|Add1~17 ;
wire \U_TOP|U_CPU|Add1~18_combout ;
wire \U_TOP|U_CPU|Add0~17 ;
wire \U_TOP|U_CPU|Add0~18_combout ;
wire \U_TOP|U_CPU|pc~48_combout ;
wire \U_TOP|U_CPU|Add2~15 ;
wire \U_TOP|U_CPU|Add2~16_combout ;
wire \U_TOP|U_CPU|pc~49_combout ;
wire \U_TOP|U_CPU|pc~74_combout ;
wire \U_TOP|U_CPU|Add0~19 ;
wire \U_TOP|U_CPU|Add0~20_combout ;
wire \U_TOP|U_CPU|Add2~17 ;
wire \U_TOP|U_CPU|Add2~18_combout ;
wire \U_TOP|U_CPU|Add1~19 ;
wire \U_TOP|U_CPU|Add1~20_combout ;
wire \U_TOP|U_CPU|Add3~18_combout ;
wire \U_TOP|U_CPU|pc~50_combout ;
wire \U_TOP|U_CPU|pc~51_combout ;
wire \U_TOP|U_CPU|pc~75_combout ;
wire \U_TOP|U_CPU|Add0~21 ;
wire \U_TOP|U_CPU|Add0~22_combout ;
wire \U_TOP|U_CPU|Add1~21 ;
wire \U_TOP|U_CPU|Add1~22_combout ;
wire \U_TOP|U_CPU|pc~52_combout ;
wire \U_TOP|U_CPU|Add3~20_combout ;
wire \U_TOP|U_CPU|Add2~19 ;
wire \U_TOP|U_CPU|Add2~20_combout ;
wire \U_TOP|U_CPU|pc~53_combout ;
wire \U_TOP|U_CPU|pc~76_combout ;
wire \U_TOP|U_CPU|Add0~23 ;
wire \U_TOP|U_CPU|Add0~24_combout ;
wire \U_TOP|U_CPU|Add1~23 ;
wire \U_TOP|U_CPU|Add1~24_combout ;
wire \U_TOP|U_CPU|Add3~22_combout ;
wire \U_TOP|U_CPU|pc~54_combout ;
wire \U_TOP|U_CPU|Add2~21 ;
wire \U_TOP|U_CPU|Add2~22_combout ;
wire \U_TOP|U_CPU|pc~55_combout ;
wire \U_TOP|U_CPU|pc~77_combout ;
wire \U_TOP|U_CPU|Add2~23 ;
wire \U_TOP|U_CPU|Add2~24_combout ;
wire \U_TOP|U_CPU|Add3~24_combout ;
wire \U_TOP|U_CPU|Add1~25 ;
wire \U_TOP|U_CPU|Add1~26_combout ;
wire \U_TOP|U_CPU|Add0~26_combout ;
wire \U_TOP|U_CPU|pc~56_combout ;
wire \U_TOP|U_CPU|pc~57_combout ;
wire \U_TOP|U_CPU|pc~78_combout ;
wire \U_TOP|U_CPU|Add1~27 ;
wire \U_TOP|U_CPU|Add1~28_combout ;
wire \U_TOP|U_CPU|Add3~26_combout ;
wire \U_TOP|U_CPU|pc~58_combout ;
wire \U_TOP|U_CPU|Add2~26_combout ;
wire \U_TOP|U_CPU|Add0~28_combout ;
wire \U_TOP|U_CPU|pc~59_combout ;
wire \U_TOP|U_CPU|pc~79_combout ;
wire \U_TOP|U_CACHE|ic_a[11]~feeder_combout ;
wire \U_TOP|U_CACHE|always0~6_combout ;
wire \U_TOP|U_CACHE|always0~5_combout ;
wire \U_TOP|U_CACHE|always0~2_combout ;
wire \U_TOP|U_CACHE|ic_a[0]~feeder_combout ;
wire \U_TOP|U_CACHE|always0~0_combout ;
wire \U_TOP|U_CACHE|ic_a[7]~feeder_combout ;
wire \U_TOP|U_CACHE|always0~3_combout ;
wire \U_TOP|U_CACHE|ic_a[3]~feeder_combout ;
wire \U_TOP|U_CACHE|always0~1_combout ;
wire \U_TOP|U_CACHE|always0~4_combout ;
wire \U_TOP|U_CACHE|ic_v~feeder_combout ;
wire \U_TOP|U_CACHE|ic_v~q ;
wire \U_TOP|U_CACHE|always0~7_combout ;
wire \U_TOP|U_CACHE|always0~8_combout ;
wire \U_TOP|U_CACHE|if_hit~0_combout ;
wire \U_TOP|U_CACHE|if_hit_dphase~q ;
wire \U_TOP|U_CPU|if_code[0]~0_combout ;
wire \U_TOP|U_CACHE|ic_d[7]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[3]~36_combout ;
wire \U_TOP|U_CACHE|ic_d[11]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[3]~37_combout ;
wire \U_TOP|U_CPU|if_code[3]~40_combout ;
wire \U_TOP|U_CPU|if_code[3]~41_combout ;
wire \U_TOP|U_CPU|if_code[3]~38_combout ;
wire \U_TOP|U_CPU|if_code[3]~39_combout ;
wire \U_TOP|U_CPU|if_code[3]~42_combout ;
wire \U_TOP|U_CACHE|ic_d[27]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[3]~43_combout ;
wire \U_TOP|U_CACHE|ic_d[23]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[3]~44_combout ;
wire \U_TOP|U_CPU|if_code[3]~45_combout ;
wire \U_TOP|U_CPU|if_code[3]~46_combout ;
wire \U_TOP|U_CPU|WideOr4~0_combout ;
wire \U_TOP|U_CPU|Selector1~1_combout ;
wire \U_TOP|U_CPU|Selector1~2_combout ;
wire \U_TOP|U_CPU|Selector1~3_combout ;
wire \U_TOP|U_CPU|Selector1~4_combout ;
wire \U_TOP|U_CPU|WideOr21~0_combout ;
wire \U_TOP|U_CPU|WideOr21~1_combout ;
wire \U_TOP|U_CACHE|dm_mis_req~0_combout ;
wire \U_TOP|U_CACHE|BUS_ADDR[9]~1_combout ;
wire \U_TOP|U_CACHE|BUS_WRITE~1_combout ;
wire \U_TOP|U_RAM|Selector18~0_combout ;
wire \U_TOP|U_RAM|seq_dec~4_combout ;
wire \U_TOP|U_RAM|seq~0_combout ;
wire \U_TOP|U_RAM|seq~7_combout ;
wire \U_TOP|U_RAM|seq[3]~8_combout ;
wire \U_TOP|U_RAM|Selector11~11_combout ;
wire \U_TOP|U_RAM|seq[1]~1_combout ;
wire \U_TOP|U_RAM|seq[1]~4_combout ;
wire \U_TOP|U_RAM|qspi_rxd_capture~0_combout ;
wire \U_TOP|U_RAM|qspi_rxd_capture~1_combout ;
wire \U_TOP|U_CACHE|ic_d[26]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[2]~32_combout ;
wire \U_TOP|U_CPU|if_code[2]~33_combout ;
wire \U_TOP|U_CPU|if_code[2]~25_combout ;
wire \U_TOP|U_CPU|if_code[2]~26_combout ;
wire \U_TOP|U_CPU|if_code[2]~29_combout ;
wire \U_TOP|U_CPU|if_code[2]~30_combout ;
wire \U_TOP|U_CACHE|ic_d[6]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[2]~27_combout ;
wire \U_TOP|U_CPU|if_code[2]~28_combout ;
wire \U_TOP|U_CPU|if_code[2]~31_combout ;
wire \U_TOP|U_CPU|if_code[2]~34_combout ;
wire \U_TOP|U_CPU|if_code[2]~35_combout ;
wire \U_TOP|U_CPU|Selector2~2_combout ;
wire \U_TOP|U_CPU|pc_dec2~0_combout ;
wire \U_TOP|U_CPU|Selector5~17_combout ;
wire \U_TOP|U_CPU|Selector7~2_combout ;
wire \U_TOP|U_CPU|Selector7~3_combout ;
wire \U_TOP|U_CPU|Selector7~4_combout ;
wire \U_TOP|U_CPU|Selector7~5_combout ;
wire \U_TOP|U_CPU|Selector7~6_combout ;
wire \U_TOP|U_CPU|Selector7~7_combout ;
wire \U_TOP|U_CPU|Selector7~8_combout ;
wire \U_TOP|U_CPU|Selector7~9_combout ;
wire \U_TOP|U_CPU|Selector5~16_combout ;
wire \U_TOP|U_CPU|seq[0]~3_combout ;
wire \U_TOP|U_CPU|seq[0]~4_combout ;
wire \U_TOP|U_CPU|Selector5~10_combout ;
wire \U_TOP|U_CPU|Selector4~2_combout ;
wire \U_TOP|U_CPU|Mux9~0_combout ;
wire \U_TOP|U_CPU|Selector4~3_combout ;
wire \U_TOP|U_CPU|Selector4~4_combout ;
wire \U_TOP|U_CPU|Selector5~11_combout ;
wire \U_TOP|U_CPU|Selector5~13_combout ;
wire \U_TOP|U_CPU|Selector5~14_combout ;
wire \U_TOP|U_CPU|Selector4~5_combout ;
wire \U_TOP|U_CPU|Add1~0_combout ;
wire \U_TOP|U_CPU|pc~62_combout ;
wire \U_TOP|U_CPU|Add0~0_combout ;
wire \U_TOP|U_CPU|pc~63_combout ;
wire \U_TOP|U_CPU|pc~81_combout ;
wire \U_TOP|U_CACHE|if_hit_dphase_addr~2_combout ;
wire \U_TOP|U_CPU|if_code[1]~21_combout ;
wire \U_TOP|U_CPU|if_code[1]~22_combout ;
wire \U_TOP|U_CACHE|ic_d[13]~feeder_combout ;
wire \U_TOP|U_CACHE|ic_d[5]~feeder_combout ;
wire \U_TOP|U_CPU|if_code[1]~14_combout ;
wire \U_TOP|U_CPU|if_code[1]~15_combout ;
wire \U_TOP|U_CPU|if_code[1]~16_combout ;
wire \U_TOP|U_CPU|if_code[1]~17_combout ;
wire \U_TOP|U_CPU|if_code[1]~18_combout ;
wire \U_TOP|U_CPU|if_code[1]~19_combout ;
wire \U_TOP|U_CPU|if_code[1]~20_combout ;
wire \U_TOP|U_CPU|if_code[1]~23_combout ;
wire \U_TOP|U_CPU|if_code[1]~24_combout ;
wire \U_TOP|U_CPU|Selector3~3_combout ;
wire \U_TOP|U_CPU|Selector0~3_combout ;
wire \U_TOP|U_CPU|Selector0~4_combout ;
wire \U_TOP|U_CPU|Selector0~0_combout ;
wire \U_TOP|U_CPU|Selector0~1_combout ;
wire \U_TOP|U_CPU|Selector0~2_combout ;
wire \U_TOP|U_CPU|seq[0]~0_combout ;
wire \U_TOP|U_CPU|seq[0]~1_combout ;
wire \U_TOP|U_CPU|seq[0]~2_combout ;
wire \U_TOP|U_CPU|seq~8_combout ;
wire \U_TOP|U_CPU|Add10~0_combout ;
wire \U_TOP|U_CPU|seq[2]~5_combout ;
wire \U_TOP|U_UART|Equal2~0_combout ;
wire \U_TOP|U_UART|txd_aphase~2_combout ;
wire \U_TOP|U_UART|txd_dphase~0_combout ;
wire \U_TOP|U_UART|txd_dphase~q ;
wire \U_TOP|U_UART|IO_RDY~2_combout ;
wire \U_TOP|U_CACHE|always6~3_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~9_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~10_combout ;
wire \U_TOP|U_CACHE|BUS_REQ~0_combout ;
wire \U_TOP|U_RAM|state.100~2_combout ;
wire \U_TOP|U_RAM|state.100~3_combout ;
wire \U_TOP|U_RAM|state.100~5_combout ;
wire \U_TOP|U_RAM|state.100~4_combout ;
wire \U_TOP|U_RAM|state.100~q ;
wire \U_TOP|U_RAM|Selector18~1_combout ;
wire \U_TOP|U_RAM|BUS_RDY~2_combout ;
wire \U_TOP|U_RAM|BUS_RDY~3_combout ;
wire \U_TOP|U_RAM|BUS_RDY~1_combout ;
wire \U_TOP|U_RAM|BUS_RDY~4_combout ;
wire \U_TOP|U_RAM|BUS_RDY~q ;
wire \U_TOP|U_CACHE|bus_rdy~combout ;
wire \U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ;
wire \U_TOP|U_CACHE|if_mis_req_pend~0_combout ;
wire \U_TOP|U_CACHE|if_mis_req_pend~q ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0_combout ;
wire \U_TOP|U_CACHE|bus_count[2]~12_combout ;
wire \U_TOP|U_CACHE|bus_count[0]~13_combout ;
wire \U_TOP|U_CACHE|Equal26~0_combout ;
wire \U_TOP|U_RAM|bus_ready_clr~0_combout ;
wire \U_TOP|U_RAM|req_wrte~0_combout ;
wire \U_TOP|U_RAM|Selector13~4_combout ;
wire \U_TOP|U_RAM|QSPI_CS_N~0_combout ;
wire \U_TOP|U_RAM|QSPI_CS_N~1_combout ;
wire \U_TOP|U_RAM|Decoder0~2_combout ;
wire \U_TOP|U_RAM|QSPI_CS_N~2_combout ;
wire \U_TOP|U_RAM|QSPI_CS_N~q ;
wire \U_TOP|QSPI_CS_E~combout ;
wire \U_TOP|U_RAM|Selector22~1_combout ;
wire \U_TOP|U_RAM|Selector22~2_combout ;
wire \U_TOP|U_RAM|qspi_sckenb~0_combout ;
wire \U_TOP|U_RAM|Selector22~0_combout ;
wire \U_TOP|U_RAM|qspi_sckenb~1_combout ;
wire \U_TOP|U_RAM|qspi_sckenb~2_combout ;
wire \U_TOP|U_RAM|qspi_sckenb~3_combout ;
wire \U_TOP|U_RAM|QSPI_SIO_E~2_combout ;
wire \U_TOP|U_RAM|qspi_sckenb~4_combout ;
wire \U_TOP|U_RAM|qspi_sckenb~q ;
wire \U_TOP|U_RAM|qspi_sckenb2~q ;
wire \U_TOP|QSPI_SCK_E~0_combout ;
wire \U_TOP|U_RAM|Selector27~0_combout ;
wire \U_TOP|U_RAM|Selector27~1_combout ;
wire \U_TOP|U_RAM|Decoder0~3_combout ;
wire \U_TOP|U_RAM|WideOr1~0_combout ;
wire \U_TOP|U_RAM|qspi_txd~12_combout ;
wire \U_TOP|U_RAM|qspi_txd~13_combout ;
wire \U_TOP|U_RAM|qspi_txd~52_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~3_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[4]~1_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[4]~2_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[4]~3_combout ;
wire \U_TOP|U_CACHE|Equal26~2_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[28]~5_combout ;
wire \U_TOP|U_CACHE|Equal26~1_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[20]~4_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[4]~5_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[4]~7_combout ;
wire \U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ;
wire \U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout ;
wire \U_TOP|U_RAM|qspi_txd~51_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[27]~16_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[19]~17_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[3]~26_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[11]~15_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[3]~23_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[3]~24_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[3]~25_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[3]~27_combout ;
wire \U_TOP|U_RAM|qspi_txd[7]~9_combout ;
wire \U_TOP|U_RAM|Decoder0~4_combout ;
wire \U_TOP|U_RAM|qspi_txd[7]~7_combout ;
wire \U_TOP|U_RAM|qspi_txd[7]~8_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[15]~12_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[7]~18_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[7]~19_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[7]~20_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[31]~13_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[23]~14_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[7]~21_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[7]~22_combout ;
wire \U_TOP|U_RAM|qspi_txd~26_combout ;
wire \U_TOP|U_RAM|qspi_txd~27_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[17]~23_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[25]~22_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[1]~36_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[9]~21_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[1]~33_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[1]~34_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[1]~35_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[1]~37_combout ;
wire \U_TOP|U_RAM|qspi_txd~18_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[13]~6_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[5]~8_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[5]~9_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[5]~10_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[21]~8_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[29]~7_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[5]~11_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[5]~12_combout ;
wire \U_TOP|U_RAM|qspi_txd~19_combout ;
wire \U_TOP|U_RAM|qspi_txd~17_combout ;
wire \U_TOP|U_RAM|qspi_txd~20_combout ;
wire \U_TOP|U_RAM|Decoder0~5_combout ;
wire \U_TOP|U_RAM|qspi_txd[7]~53_combout ;
wire \U_TOP|U_RAM|qspi_txd[7]~15_combout ;
wire \U_TOP|U_RAM|qspi_txd[7]~16_combout ;
wire \U_TOP|U_RAM|qspi_txd~42_combout ;
wire \U_TOP|U_RAM|qspi_txd~43_combout ;
wire \U_TOP|U_RAM|qspi_txd~44_combout ;
wire \U_TOP|U_RAM|qspi_txd_set_rdcmd~0_combout ;
wire \U_TOP|U_RAM|qspi_txd~35_combout ;
wire \U_TOP|U_RAM|qspi_txd~33_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[8]~18_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[0]~28_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[0]~29_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[0]~30_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[24]~19_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[16]~20_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[0]~31_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[0]~32_combout ;
wire \U_TOP|U_RAM|qspi_txd~34_combout ;
wire \U_TOP|U_RAM|qspi_txd~36_combout ;
wire \U_TOP|U_RAM|qspi_txd~37_combout ;
wire \U_TOP|U_RAM|qspi_txd~38_combout ;
wire \U_TOP|U_RAM|qspi_txd~39_combout ;
wire \U_TOP|U_RAM|qspi_txd~41_combout ;
wire \U_TOP|U_RAM|qspi_txd~40_combout ;
wire \U_TOP|U_RAM|qspi_txd~45_combout ;
wire \U_TOP|U_RAM|qspi_txd~47_combout ;
wire \U_TOP|U_RAM|qspi_txd~48_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[18]~26_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[26]~25_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[2]~41_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[10]~24_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[2]~38_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[2]~39_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[2]~40_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[2]~42_combout ;
wire \U_TOP|U_RAM|qspi_txd~49_combout ;
wire \U_TOP|U_RAM|qspi_txd~46_combout ;
wire \U_TOP|U_RAM|qspi_txd~50_combout ;
wire \U_TOP|U_RAM|qspi_txd~22_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[22]~11_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[30]~10_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[6]~16_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2_combout ;
wire \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[14]~9_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[6]~13_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[6]~14_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[6]~15_combout ;
wire \U_TOP|U_CACHE|BUS_WDATA[6]~17_combout ;
wire \U_TOP|U_RAM|qspi_txd~23_combout ;
wire \U_TOP|U_RAM|qspi_txd~21_combout ;
wire \U_TOP|U_RAM|qspi_txd~24_combout ;
wire \U_TOP|U_RAM|qspi_txd~25_combout ;
wire \U_TOP|U_RAM|qspi_txd~28_combout ;
wire \U_TOP|U_RAM|qspi_txd~30_combout ;
wire \U_TOP|U_RAM|qspi_txd~31_combout ;
wire \U_TOP|U_RAM|qspi_txd~29_combout ;
wire \U_TOP|U_RAM|qspi_txd~32_combout ;
wire \U_TOP|U_RAM|qspi_txd~6_combout ;
wire \U_TOP|U_RAM|qspi_txd~10_combout ;
wire \U_TOP|U_RAM|qspi_txd~11_combout ;
wire \U_TOP|U_RAM|qspi_txd~14_combout ;
wire \U_TOP|U_RAM|Selector17~0_combout ;
wire \U_TOP|U_RAM|Selector17~1_combout ;
wire \U_TOP|U_RAM|QSPI_SIO_E~5_combout ;
wire \U_TOP|U_RAM|QSPI_SIO_E~3_combout ;
wire \U_TOP|QSPI_SIO_E[0]~0_combout ;
wire \U_TOP|U_RAM|Selector25~2_combout ;
wire \U_TOP|U_RAM|QSPI_SIO_E[2]~4_combout ;
wire \U_TOP|QSPI_SIO_E[1]~1_combout ;
wire \U_TOP|QSPI_SIO_E[2]~2_combout ;
wire \U_TOP|QSPI_SIO_E[3]~3_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|shift_en_r~q ;
wire \U_TOP|U_UART|din~0_combout ;
wire \U_TOP|U_UART|din[3]~1_combout ;
wire \U_TOP|U_UART|din[3]~2_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~0_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~24_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~16_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33_combout ;
wire \U_TOP|U_UART|din~3_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~1_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~17_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~9_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~25_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39_combout ;
wire \U_TOP|U_UART|din~5_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~3_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~19_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~27_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~11_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43_combout ;
wire \U_TOP|U_UART|din~6_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~4_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~28_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~20_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45_combout ;
wire \U_TOP|U_UART|din~9_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~7_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~23_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~31_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~24_combout ;
wire \U_TOP|U_UART|din~8_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~22_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~30_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~6_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~23_combout ;
wire \U_TOP|U_UART|din~7_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~5_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~21_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~29_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~22_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~21_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~20_combout ;
wire \U_TOP|U_UART|din~4_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~2_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10feeder_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~26_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~18_q ;
wire \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~19_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~18_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~17_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|hold_reg~16_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|txd_o~0_combout ;
wire \U_TOP|U_UART|U_SASC_TOP|txd_o~q ;
wire [14:0] \U_TOP|U_CPU|ptr ;
wire [7:0] \U_TOP|U_CACHE|dm_mis_dphase_wdata ;
wire [7:0] \U_TOP|U_UART|BRG|br_cnt ;
wire [1:0] \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp ;
wire [15:0] \U_TOP|U_CPU|indent ;
wire [12:0] \U_TOP|U_CACHE|ic_a ;
wire [7:0] \U_TOP|U_UART|BRG|ps ;
wire [31:0] \U_TOP|U_CACHE|dc_d ;
wire [3:0] \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt ;
wire [15:0] \U_TOP|U_RAM|addr ;
wire [9:0] \U_TOP|U_UART|U_SASC_TOP|hold_reg ;
wire [1:0] \U_TOP|U_UART|BRG|cnt ;
wire [3:0] \U_TOP|U_RAM|QSPI_SIO_E ;
wire [7:0] \U_TOP|U_RAM|qspi_txd ;
wire [3:0] \U_TOP|U_CPU|if_code_keep ;
wire [1:0] \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp ;
wire [2:0] \U_TOP|U_CACHE|bus_count ;
wire [7:0] \U_TOP|U_CACHE|dm_hit_dphase_wdata ;
wire [1:0] \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp ;
wire [1:0] \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp ;
wire [31:0] \U_TOP|U_CACHE|bus_pend_rdata ;
wire [15:0] \U_TOP|U_CACHE|if_mis_dphase_addr ;
wire [7:0] \U_TOP|U_RAM|qspi_rxd ;
wire [2:0] \U_TOP|U_CACHE|if_hit_dphase_addr ;
wire [31:0] \U_TOP|U_CACHE|ic_d ;
wire [4:0] \U_TOP|U_CPU|state ;
wire [3:0] \U_TOP|U_CPU|seq ;
wire [12:0] \U_TOP|U_CACHE|dc_a ;
wire [15:0] \U_TOP|U_CPU|pc ;
wire [7:0] \U_TOP|U_UART|div1 ;
wire [7:0] \U_TOP|U_UART|div0 ;
wire [7:0] \U_TOP|U_CPU|ir_data_keep ;
wire [7:0] \U_TOP|U_CPU|ir_data ;
wire [14:0] \U_TOP|U_CACHE|dm_mis_dphase_addr ;
wire [7:0] \U_TOP|U_CPU|dr_data_keep ;
wire [1:0] \U_TOP|U_CACHE|dm_hit_dphase_addr ;
wire [3:0] \U_TOP|U_RAM|seq ;
wire [15:0] \U_TOP|U_CACHE|bus_pend_addr ;
wire [15:0] \U_TOP|U_CACHE|bus_repl_addr ;
wire [15:0] \U_TOP|U_CACHE|if_mis_req_addr_pend ;
wire [15:0] \U_TOP|U_CACHE|BUS_ADDR ;
wire [7:0] \U_TOP|U_RAM|wdata ;
wire [31:0] \U_TOP|U_CACHE|bus_pend_wdata ;
wire [7:0] \U_TOP|U_UART|din ;
wire [3:0] \U_TOP|U_RAM|qspi_rxd_temp ;
wire [9:0] \U_TOP|U_UART|U_SASC_TOP|rxr ;
wire [3:0] \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt ;
wire [5:0] \U_TOP|U_UART|U_SASC_TOP|rxd_dly ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y49_N8
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \QSPI_CS_N~output (
	.i(\U_TOP|QSPI_CS_E~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QSPI_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \QSPI_CS_N~output .bus_hold = "false";
defparam \QSPI_CS_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \QSPI_SCK~output (
	.i(\U_TOP|QSPI_SCK_E~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QSPI_SCK~output_o ),
	.obar());
// synopsys translate_off
defparam \QSPI_SCK~output .bus_hold = "false";
defparam \QSPI_SCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \QSPI_SIO[0]~output (
	.i(\U_TOP|QSPI_SIO_E[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QSPI_SIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \QSPI_SIO[0]~output .bus_hold = "false";
defparam \QSPI_SIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \QSPI_SIO[1]~output (
	.i(\U_TOP|QSPI_SIO_E[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QSPI_SIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \QSPI_SIO[1]~output .bus_hold = "false";
defparam \QSPI_SIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \QSPI_SIO[2]~output (
	.i(\U_TOP|QSPI_SIO_E[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QSPI_SIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \QSPI_SIO[2]~output .bus_hold = "false";
defparam \QSPI_SIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \QSPI_SIO[3]~output (
	.i(\U_TOP|QSPI_SIO_E[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\QSPI_SIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \QSPI_SIO[3]~output .bus_hold = "false";
defparam \QSPI_SIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \UART_TXD~output (
	.i(!\U_TOP|U_UART|U_SASC_TOP|txd_o~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED~output (
	.i(\RES_N~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED~output_o ),
	.obar());
// synopsys translate_off
defparam \LED~output .bus_hold = "false";
defparam \LED~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \RES_N~input (
	.i(RES_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RES_N~input_o ));
// synopsys translate_off
defparam \RES_N~input .bus_hold = "false";
defparam \RES_N~input .listen_to_nsleep_signal = "false";
defparam \RES_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .listen_to_nsleep_signal = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq~7 (
// Equation(s):
// \U_TOP|U_CPU|seq~7_combout  = (!\U_TOP|U_CPU|seq [0] & ((\U_TOP|U_CPU|seq[0]~2_combout ) # (!\U_TOP|U_CACHE|always6~3_combout )))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|seq[0]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq~7 .lut_mask = 16'h0F05;
defparam \U_TOP|U_CPU|seq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \QSPI_SIO[2]~input (
	.i(QSPI_SIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\QSPI_SIO[2]~input_o ));
// synopsys translate_off
defparam \QSPI_SIO[2]~input .bus_hold = "false";
defparam \QSPI_SIO[2]~input .listen_to_nsleep_signal = "false";
defparam \QSPI_SIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~0_combout  = (!\U_TOP|U_CPU|state [4] & !\U_TOP|U_CPU|state [1])

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~0 .lut_mask = 16'h0303;
defparam \U_TOP|U_CPU|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~15 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~15_combout  = (!\U_TOP|U_CPU|seq [1] & !\U_TOP|U_CPU|seq [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~15 .lut_mask = 16'h000F;
defparam \U_TOP|U_CPU|Selector5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always11~0 (
// Equation(s):
// \U_TOP|U_CPU|always11~0_combout  = (\U_TOP|U_CACHE|always6~3_combout  & !\U_TOP|U_CPU|seq[0]~2_combout )

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|seq[0]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always11~0 .lut_mask = 16'h00AA;
defparam \U_TOP|U_CPU|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add10~1 (
// Equation(s):
// \U_TOP|U_CPU|Add10~1_combout  = \U_TOP|U_CPU|seq [3] $ (((\U_TOP|U_CPU|seq [2] & (\U_TOP|U_CPU|seq [1] & \U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|seq [3]),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add10~1 .lut_mask = 16'h6AAA;
defparam \U_TOP|U_CPU|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq[3]~6 (
// Equation(s):
// \U_TOP|U_CPU|seq[3]~6_combout  = (\U_TOP|U_CPU|seq[0]~4_combout  & (!\U_TOP|U_CPU|always11~0_combout  & ((\U_TOP|U_CPU|Add10~1_combout )))) # (!\U_TOP|U_CPU|seq[0]~4_combout  & (((\U_TOP|U_CPU|seq [3]))))

	.dataa(\U_TOP|U_CPU|seq[0]~4_combout ),
	.datab(\U_TOP|U_CPU|always11~0_combout ),
	.datac(\U_TOP|U_CPU|seq [3]),
	.datad(\U_TOP|U_CPU|Add10~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[3]~6 .lut_mask = 16'h7250;
defparam \U_TOP|U_CPU|seq[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \U_TOP|U_CPU|seq[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|seq[3]~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|seq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|seq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr17~3 (
// Equation(s):
// \U_TOP|U_CPU|WideOr17~3_combout  = (!\U_TOP|U_CPU|seq [3] & !\U_TOP|U_CPU|seq [2])

	.dataa(\U_TOP|U_CPU|seq [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|seq [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr17~3 .lut_mask = 16'h0055;
defparam \U_TOP|U_CPU|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Decoder3~1 (
// Equation(s):
// \U_TOP|U_CPU|Decoder3~1_combout  = (\U_TOP|U_CPU|Selector5~0_combout  & (!\U_TOP|U_CPU|state [2] & (\U_TOP|U_CPU|Selector5~15_combout  & \U_TOP|U_CPU|WideOr17~3_combout )))

	.dataa(\U_TOP|U_CPU|Selector5~0_combout ),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|Selector5~15_combout ),
	.datad(\U_TOP|U_CPU|WideOr17~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Decoder3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Decoder3~1 .lut_mask = 16'h2000;
defparam \U_TOP|U_CPU|Decoder3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~0 (
// Equation(s):
// \U_TOP|U_CPU|Add3~0_combout  = \U_TOP|U_CPU|pc [1] $ (VCC)
// \U_TOP|U_CPU|Add3~1  = CARRY(\U_TOP|U_CPU|pc [1])

	.dataa(\U_TOP|U_CPU|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add3~0_combout ),
	.cout(\U_TOP|U_CPU|Add3~1 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~0 .lut_mask = 16'h55AA;
defparam \U_TOP|U_CPU|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~2_combout  = (\U_TOP|U_CPU|Selector5~0_combout  & ((\U_TOP|U_CPU|seq [2] & (!\U_TOP|U_CPU|state [0])) # (!\U_TOP|U_CPU|seq [2] & (\U_TOP|U_CPU|state [0] & !\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|Selector5~0_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~2 .lut_mask = 16'h2060;
defparam \U_TOP|U_CPU|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|alufunc~1 (
// Equation(s):
// \U_TOP|U_CPU|alufunc~1_combout  = (\U_TOP|U_CPU|state [4] & (\U_TOP|U_CPU|state [1] & !\U_TOP|U_CPU|seq [2]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|state [1]),
	.datad(\U_TOP|U_CPU|seq [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|alufunc~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|alufunc~1 .lut_mask = 16'h00C0;
defparam \U_TOP|U_CPU|alufunc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~1_combout  = (!\U_TOP|U_CPU|state [2] & (!\U_TOP|U_CPU|seq [1] & !\U_TOP|U_CPU|seq [3]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~1 .lut_mask = 16'h0003;
defparam \U_TOP|U_CPU|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector4~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector4~0_combout  = (!\U_TOP|U_CPU|seq [3] & ((\U_TOP|U_CPU|state [1]) # ((!\U_TOP|U_CPU|seq [2] & !\U_TOP|U_CPU|seq [1]))))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [1]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector4~0 .lut_mask = 16'h00CD;
defparam \U_TOP|U_CPU|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector4~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector4~1_combout  = (\U_TOP|U_CPU|Selector4~0_combout  & (\U_TOP|U_CPU|state [4] & \U_TOP|U_CPU|state [2]))

	.dataa(\U_TOP|U_CPU|Selector4~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector4~1 .lut_mask = 16'hA000;
defparam \U_TOP|U_CPU|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~3 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~3_combout  = (\U_TOP|U_CPU|Selector4~1_combout ) # ((\U_TOP|U_CPU|Selector5~1_combout  & ((\U_TOP|U_CPU|Selector5~2_combout ) # (\U_TOP|U_CPU|alufunc~1_combout ))))

	.dataa(\U_TOP|U_CPU|Selector5~2_combout ),
	.datab(\U_TOP|U_CPU|alufunc~1_combout ),
	.datac(\U_TOP|U_CPU|Selector5~1_combout ),
	.datad(\U_TOP|U_CPU|Selector4~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~3 .lut_mask = 16'hFFE0;
defparam \U_TOP|U_CPU|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~4 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~4_combout  = (\U_TOP|U_CPU|state [4] & (\U_TOP|U_CPU|state [1] & (\U_TOP|U_CPU|state [2]))) # (!\U_TOP|U_CPU|state [4] & (((!\U_TOP|U_CPU|seq [2]))))

	.dataa(\U_TOP|U_CPU|state [1]),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|state [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~4 .lut_mask = 16'h880F;
defparam \U_TOP|U_CPU|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always6~2 (
// Equation(s):
// \U_TOP|U_CPU|always6~2_combout  = (\U_TOP|U_CPU|state [0] & (!\U_TOP|U_CPU|seq [1] & (\U_TOP|U_CPU|seq [2] $ (\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always6~2 .lut_mask = 16'h0408;
defparam \U_TOP|U_CPU|always6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~12 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~12_combout  = (!\U_TOP|U_CPU|seq [2] & (!\U_TOP|U_CPU|state [0] & (\U_TOP|U_CPU|seq [1] $ (\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~12 .lut_mask = 16'h0110;
defparam \U_TOP|U_CPU|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector11~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector11~1_combout  = (\U_TOP|U_CPU|state [2]) # ((\U_TOP|U_CPU|state [0] & ((\U_TOP|U_CPU|state [1]) # (!\U_TOP|U_CPU|state [4]))) # (!\U_TOP|U_CPU|state [0] & (\U_TOP|U_CPU|state [1] & !\U_TOP|U_CPU|state [4])))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|state [1]),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector11~1 .lut_mask = 16'hFF8E;
defparam \U_TOP|U_CPU|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector11~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector11~0_combout  = (!\U_TOP|U_CPU|seq [3] & (\U_TOP|U_CPU|seq [0] & ((!\U_TOP|U_CPU|state [4]) # (!\U_TOP|U_CPU|seq [2]))))

	.dataa(\U_TOP|U_CPU|seq [3]),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector11~0 .lut_mask = 16'h1500;
defparam \U_TOP|U_CPU|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector13~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector13~0_combout  = \U_TOP|U_CPU|seq [1] $ (\U_TOP|U_CPU|seq [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector13~0 .lut_mask = 16'h0FF0;
defparam \U_TOP|U_CPU|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector11~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector11~2_combout  = (\U_TOP|U_CPU|Selector11~0_combout  & ((\U_TOP|U_CPU|Selector11~1_combout  & (\U_TOP|U_CPU|state [4] & !\U_TOP|U_CPU|Selector13~0_combout )) # (!\U_TOP|U_CPU|Selector11~1_combout  & (!\U_TOP|U_CPU|state [4] & 
// \U_TOP|U_CPU|Selector13~0_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~1_combout ),
	.datab(\U_TOP|U_CPU|Selector11~0_combout ),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(\U_TOP|U_CPU|Selector13~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector11~2 .lut_mask = 16'h0480;
defparam \U_TOP|U_CPU|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr17~1 (
// Equation(s):
// \U_TOP|U_CPU|WideOr17~1_combout  = (!\U_TOP|U_CPU|seq [3] & (!\U_TOP|U_CPU|seq [2] & (!\U_TOP|U_CPU|seq [1] & \U_TOP|U_CPU|seq [0])))

	.dataa(\U_TOP|U_CPU|seq [3]),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr17~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr17~1 .lut_mask = 16'h0100;
defparam \U_TOP|U_CPU|WideOr17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr17~0 (
// Equation(s):
// \U_TOP|U_CPU|WideOr17~0_combout  = (\U_TOP|U_CPU|state [4] & ((\U_TOP|U_CPU|state [1]) # ((!\U_TOP|U_CPU|state [0] & \U_TOP|U_CPU|state [2]))))

	.dataa(\U_TOP|U_CPU|state [4]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|state [1]),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr17~0 .lut_mask = 16'hA2A0;
defparam \U_TOP|U_CPU|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr22~0 (
// Equation(s):
// \U_TOP|U_CPU|WideOr22~0_combout  = (!\U_TOP|U_CPU|state [0] & (!\U_TOP|U_CPU|state [1] & !\U_TOP|U_CPU|seq [3]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|state [1]),
	.datad(\U_TOP|U_CPU|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr22~0 .lut_mask = 16'h0003;
defparam \U_TOP|U_CPU|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector13~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector13~1_combout  = (!\U_TOP|U_CPU|state [2] & (!\U_TOP|U_CPU|state [4] & (\U_TOP|U_CPU|WideOr22~0_combout  & \U_TOP|U_CPU|Selector13~0_combout )))

	.dataa(\U_TOP|U_CPU|state [2]),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|WideOr22~0_combout ),
	.datad(\U_TOP|U_CPU|Selector13~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector13~1 .lut_mask = 16'h1000;
defparam \U_TOP|U_CPU|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr17~2 (
// Equation(s):
// \U_TOP|U_CPU|WideOr17~2_combout  = (\U_TOP|U_CPU|WideOr17~1_combout  & ((\U_TOP|U_CPU|WideOr17~0_combout ) # ((\U_TOP|U_CPU|seq [0] & \U_TOP|U_CPU|Selector13~1_combout )))) # (!\U_TOP|U_CPU|WideOr17~1_combout  & (\U_TOP|U_CPU|seq [0] & 
// ((\U_TOP|U_CPU|Selector13~1_combout ))))

	.dataa(\U_TOP|U_CPU|WideOr17~1_combout ),
	.datab(\U_TOP|U_CPU|seq [0]),
	.datac(\U_TOP|U_CPU|WideOr17~0_combout ),
	.datad(\U_TOP|U_CPU|Selector13~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr17~2 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CPU|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|alufunc~0 (
// Equation(s):
// \U_TOP|U_CPU|alufunc~0_combout  = (!\U_TOP|U_CPU|seq [3] & (!\U_TOP|U_CPU|seq [1] & \U_TOP|U_CPU|seq [0]))

	.dataa(\U_TOP|U_CPU|seq [3]),
	.datab(\U_TOP|U_CPU|seq [1]),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|alufunc~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|alufunc~0 .lut_mask = 16'h1010;
defparam \U_TOP|U_CPU|alufunc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[7]~0 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[7]~0_combout  = (\U_TOP|U_CPU|state [4] & (\U_TOP|U_CPU|state [0] & (!\U_TOP|U_CPU|seq [2] & \U_TOP|U_CPU|state [2])))

	.dataa(\U_TOP|U_CPU|state [4]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[7]~0 .lut_mask = 16'h0800;
defparam \U_TOP|U_CPU|aluinx[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[7]~1 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[7]~1_combout  = (!\U_TOP|U_CPU|state [1] & (\U_TOP|U_CPU|alufunc~0_combout  & (\U_TOP|U_CPU|aluinx[7]~0_combout  & !\U_TOP|U_CPU|WideOr17~2_combout )))

	.dataa(\U_TOP|U_CPU|state [1]),
	.datab(\U_TOP|U_CPU|alufunc~0_combout ),
	.datac(\U_TOP|U_CPU|aluinx[7]~0_combout ),
	.datad(\U_TOP|U_CPU|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[7]~1 .lut_mask = 16'h0040;
defparam \U_TOP|U_CPU|aluinx[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \QSPI_SIO[0]~input (
	.i(QSPI_SIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\QSPI_SIO[0]~input_o ));
// synopsys translate_off
defparam \QSPI_SIO[0]~input .bus_hold = "false";
defparam \QSPI_SIO[0]~input .listen_to_nsleep_signal = "false";
defparam \QSPI_SIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N9
dffeas \U_TOP|U_RAM|qspi_rxd_temp[0] (
	.clk(!\CLK~input_o ),
	.d(gnd),
	.asdata(\QSPI_SIO[0]~input_o ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|qspi_rxd_capture~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_temp[0] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~0 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~0_combout  = (!\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|seq [0] & (!\U_TOP|U_RAM|seq [2] & \U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [1]),
	.datab(\U_TOP|U_RAM|seq [0]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~0 .lut_mask = 16'h0100;
defparam \U_TOP|U_RAM|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector7~2 (
// Equation(s):
// \U_TOP|U_RAM|Selector7~2_combout  = (!\U_TOP|U_RAM|Decoder0~0_combout  & \U_TOP|U_RAM|state.011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector7~2 .lut_mask = 16'h0F00;
defparam \U_TOP|U_RAM|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[0]~16 (
// Equation(s):
// \U_TOP|U_RAM|addr[0]~16_combout  = \U_TOP|U_RAM|addr [0] $ (VCC)
// \U_TOP|U_RAM|addr[0]~17  = CARRY(\U_TOP|U_RAM|addr [0])

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|addr[0]~16_combout ),
	.cout(\U_TOP|U_RAM|addr[0]~17 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[0]~16 .lut_mask = 16'h33CC;
defparam \U_TOP|U_RAM|addr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always16~0 (
// Equation(s):
// \U_TOP|U_CACHE|always16~0_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_RAM|BUS_RDY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always16~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always16~0 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|always16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_wrte~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_wrte~0_combout  = (\U_TOP|U_CACHE|always16~0_combout  & ((\U_TOP|U_CPU|WideOr21~1_combout ) # ((!\U_TOP|U_CACHE|bus_rdy~combout  & \U_TOP|U_CACHE|bus_wrte~q )))) # (!\U_TOP|U_CACHE|always16~0_combout  & (!\U_TOP|U_CACHE|bus_rdy~combout  
// & (\U_TOP|U_CACHE|bus_wrte~q )))

	.dataa(\U_TOP|U_CACHE|always16~0_combout ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CACHE|bus_wrte~q ),
	.datad(\U_TOP|U_CPU|WideOr21~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_wrte~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_wrte~0 .lut_mask = 16'hBA30;
defparam \U_TOP|U_CACHE|bus_wrte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \U_TOP|U_CACHE|bus_wrte (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_wrte~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_wrte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_wrte .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_wrte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~7 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~7_combout  = (\U_TOP|U_CPU|Selector5~3_combout  & (\U_TOP|U_CPU|state [0] & (\U_TOP|U_CPU|state [4] & !\U_TOP|U_CPU|seq [1])))

	.dataa(\U_TOP|U_CPU|Selector5~3_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(\U_TOP|U_CPU|seq [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~7 .lut_mask = 16'h0080;
defparam \U_TOP|U_CPU|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|alufunc~2 (
// Equation(s):
// \U_TOP|U_CPU|alufunc~2_combout  = (\U_TOP|U_CPU|alufunc~0_combout  & (\U_TOP|U_CPU|alufunc~1_combout  & !\U_TOP|U_CPU|state [2]))

	.dataa(\U_TOP|U_CPU|alufunc~0_combout ),
	.datab(\U_TOP|U_CPU|alufunc~1_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|alufunc~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|alufunc~2 .lut_mask = 16'h0088;
defparam \U_TOP|U_CPU|alufunc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr22~1 (
// Equation(s):
// \U_TOP|U_CPU|WideOr22~1_combout  = (\U_TOP|U_CPU|state [4] & (!\U_TOP|U_CPU|seq [1] & (\U_TOP|U_CPU|state [2] & !\U_TOP|U_CPU|seq [2]))) # (!\U_TOP|U_CPU|state [4] & (!\U_TOP|U_CPU|state [2] & (\U_TOP|U_CPU|seq [1] $ (\U_TOP|U_CPU|seq [2]))))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|state [2]),
	.datad(\U_TOP|U_CPU|seq [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr22~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr22~1 .lut_mask = 16'h0142;
defparam \U_TOP|U_CPU|WideOr22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|rxd_aphase~0 (
// Equation(s):
// \U_TOP|U_UART|rxd_aphase~0_combout  = (!\U_TOP|U_CPU|if_code[2]~35_combout  & (((!\U_TOP|U_CPU|seq [0]) # (!\U_TOP|U_CPU|WideOr22~1_combout )) # (!\U_TOP|U_CPU|WideOr22~0_combout )))

	.dataa(\U_TOP|U_CPU|WideOr22~0_combout ),
	.datab(\U_TOP|U_CPU|WideOr22~1_combout ),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|rxd_aphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|rxd_aphase~0 .lut_mask = 16'h007F;
defparam \U_TOP|U_UART|rxd_aphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector14~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector14~0_combout  = (\U_TOP|U_CPU|Selector5~0_combout  & (!\U_TOP|U_CPU|seq [2] & (!\U_TOP|U_CPU|state [2] & !\U_TOP|U_CPU|seq [3])))

	.dataa(\U_TOP|U_CPU|Selector5~0_combout ),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_CPU|state [2]),
	.datad(\U_TOP|U_CPU|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector14~0 .lut_mask = 16'h0002;
defparam \U_TOP|U_CPU|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector1~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector1~0_combout  = (!\U_TOP|U_CPU|seq [1] & (\U_TOP|U_CPU|state [0] & (!\U_TOP|U_CPU|seq [0] & \U_TOP|U_CPU|Selector14~0_combout )))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|Selector14~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector1~0 .lut_mask = 16'h0400;
defparam \U_TOP|U_CPU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector3~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector3~2_combout  = (\U_TOP|U_CPU|if_code[3]~46_combout  & \U_TOP|U_CPU|Selector1~0_combout )

	.dataa(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Selector1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector3~2 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CPU|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|rxd_aphase~1 (
// Equation(s):
// \U_TOP|U_UART|rxd_aphase~1_combout  = (!\U_TOP|U_CPU|if_code[0]~13_combout  & (\U_TOP|U_UART|rxd_aphase~0_combout  & (\U_TOP|U_CPU|Selector3~2_combout  & \U_TOP|U_CPU|if_code[1]~24_combout )))

	.dataa(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datab(\U_TOP|U_UART|rxd_aphase~0_combout ),
	.datac(\U_TOP|U_CPU|Selector3~2_combout ),
	.datad(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|rxd_aphase~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|rxd_aphase~1 .lut_mask = 16'h4000;
defparam \U_TOP|U_UART|rxd_aphase~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \U_TOP|U_CPU|ir_do_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|rxd_aphase~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_do_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_do_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_do_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|IO_RDY~3 (
// Equation(s):
// \U_TOP|U_UART|IO_RDY~3_combout  = (\U_TOP|U_UART|IO_RDY~2_combout ) # ((\U_TOP|U_UART|txd_dphase~q  & ((!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.datab(\U_TOP|U_UART|txd_dphase~q ),
	.datac(\U_TOP|U_UART|IO_RDY~2_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|IO_RDY~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|IO_RDY~3 .lut_mask = 16'hF4FC;
defparam \U_TOP|U_UART|IO_RDY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|txd_aphase~0 (
// Equation(s):
// \U_TOP|U_UART|txd_aphase~0_combout  = (\U_TOP|U_CACHE|Equal26~0_combout  & (\U_TOP|U_UART|IO_RDY~3_combout  & (!\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_RAM|BUS_RDY~q )))

	.dataa(\U_TOP|U_CACHE|Equal26~0_combout ),
	.datab(\U_TOP|U_UART|IO_RDY~3_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|txd_aphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|txd_aphase~0 .lut_mask = 16'h0800;
defparam \U_TOP|U_UART|txd_aphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|rxd_aphase~2 (
// Equation(s):
// \U_TOP|U_UART|rxd_aphase~2_combout  = (\U_TOP|U_UART|txd_aphase~0_combout  & (((\U_TOP|U_CPU|state [2]) # (!\U_TOP|U_CPU|WideOr22~0_combout )) # (!\U_TOP|U_UART|Equal2~0_combout )))

	.dataa(\U_TOP|U_UART|Equal2~0_combout ),
	.datab(\U_TOP|U_UART|txd_aphase~0_combout ),
	.datac(\U_TOP|U_CPU|WideOr22~0_combout ),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|rxd_aphase~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|rxd_aphase~2 .lut_mask = 16'hCC4C;
defparam \U_TOP|U_UART|rxd_aphase~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|rxd_dphase~0 (
// Equation(s):
// \U_TOP|U_UART|rxd_dphase~0_combout  = (\U_TOP|U_UART|rxd_aphase~2_combout  & ((\U_TOP|U_UART|rxd_aphase~1_combout ) # ((\U_TOP|U_UART|rxd_dphase~q  & !\U_TOP|U_UART|IO_RDY~3_combout )))) # (!\U_TOP|U_UART|rxd_aphase~2_combout  & 
// (((\U_TOP|U_UART|rxd_dphase~q  & !\U_TOP|U_UART|IO_RDY~3_combout ))))

	.dataa(\U_TOP|U_UART|rxd_aphase~2_combout ),
	.datab(\U_TOP|U_UART|rxd_aphase~1_combout ),
	.datac(\U_TOP|U_UART|rxd_dphase~q ),
	.datad(\U_TOP|U_UART|IO_RDY~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|rxd_dphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|rxd_dphase~0 .lut_mask = 16'h88F8;
defparam \U_TOP|U_UART|rxd_dphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \U_TOP|U_UART|rxd_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|rxd_dphase~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|rxd_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|rxd_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_UART|rxd_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|div1_aphase~0 (
// Equation(s):
// \U_TOP|U_UART|div1_aphase~0_combout  = (\U_TOP|U_CPU|WideOr22~0_combout  & (!\U_TOP|U_CPU|state [2] & !\U_TOP|U_CPU|state [4]))

	.dataa(\U_TOP|U_CPU|WideOr22~0_combout ),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div1_aphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div1_aphase~0 .lut_mask = 16'h0202;
defparam \U_TOP|U_UART|div1_aphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|DM_RDY~0 (
// Equation(s):
// \U_TOP|U_CACHE|DM_RDY~0_combout  = (\U_TOP|U_CACHE|bus_rdy~combout ) # (\U_TOP|U_CACHE|dm_hit_dphase~q )

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|DM_RDY~0 .lut_mask = 16'hFFCC;
defparam \U_TOP|U_CACHE|DM_RDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|txd_aphase~1 (
// Equation(s):
// \U_TOP|U_UART|txd_aphase~1_combout  = (\U_TOP|U_CPU|WideOr22~0_combout  & (\U_TOP|U_UART|txd_aphase~0_combout  & (\U_TOP|U_CPU|seq [0] & \U_TOP|U_CPU|WideOr22~1_combout )))

	.dataa(\U_TOP|U_CPU|WideOr22~0_combout ),
	.datab(\U_TOP|U_UART|txd_aphase~0_combout ),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|WideOr22~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|txd_aphase~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|txd_aphase~1 .lut_mask = 16'h8000;
defparam \U_TOP|U_UART|txd_aphase~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|div1_aphase~1 (
// Equation(s):
// \U_TOP|U_UART|div1_aphase~1_combout  = (\U_TOP|U_CPU|seq [0] & (\U_TOP|U_UART|div1_aphase~0_combout  & (\U_TOP|U_CACHE|DM_RDY~0_combout  & \U_TOP|U_UART|txd_aphase~1_combout )))

	.dataa(\U_TOP|U_CPU|seq [0]),
	.datab(\U_TOP|U_UART|div1_aphase~0_combout ),
	.datac(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.datad(\U_TOP|U_UART|txd_aphase~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div1_aphase~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div1_aphase~1 .lut_mask = 16'h8000;
defparam \U_TOP|U_UART|div1_aphase~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|div0_aphase~0 (
// Equation(s):
// \U_TOP|U_UART|div0_aphase~0_combout  = (\U_TOP|U_CPU|seq [1] & (!\U_TOP|U_CPU|seq [2] & \U_TOP|U_UART|div1_aphase~1_combout ))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_UART|div1_aphase~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div0_aphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div0_aphase~0 .lut_mask = 16'h2020;
defparam \U_TOP|U_UART|div0_aphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|div0_dphase~0 (
// Equation(s):
// \U_TOP|U_UART|div0_dphase~0_combout  = (\U_TOP|U_UART|div0_aphase~0_combout ) # ((!\U_TOP|U_UART|IO_RDY~3_combout  & \U_TOP|U_UART|div0_dphase~q ))

	.dataa(\U_TOP|U_UART|IO_RDY~3_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_UART|div0_dphase~q ),
	.datad(\U_TOP|U_UART|div0_aphase~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div0_dphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div0_dphase~0 .lut_mask = 16'hFF50;
defparam \U_TOP|U_UART|div0_dphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \U_TOP|U_UART|div0_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|div0_dphase~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7]~2 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[7]~2_combout  = (!\U_TOP|U_UART|rxd_dphase~q  & \U_TOP|U_UART|div0_dphase~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|rxd_dphase~q ),
	.datad(\U_TOP|U_UART|div0_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7]~2 .lut_mask = 16'h0F00;
defparam \U_TOP|U_CPU|ir_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7]~6 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[7]~6_combout  = ((\U_TOP|U_CPU|ir_data[7]~2_combout ) # ((!\U_TOP|U_UART|IO_RDY~2_combout  & !\U_TOP|U_UART|we~0_combout ))) # (!\U_TOP|U_CPU|ir_do_dphase~q )

	.dataa(\U_TOP|U_UART|IO_RDY~2_combout ),
	.datab(\U_TOP|U_UART|we~0_combout ),
	.datac(\U_TOP|U_CPU|ir_do_dphase~q ),
	.datad(\U_TOP|U_CPU|ir_data[7]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7]~6 .lut_mask = 16'hFF1F;
defparam \U_TOP|U_CPU|ir_data[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N13
dffeas \U_TOP|U_CPU|ir_data_keep[5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .listen_to_nsleep_signal = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_dly[0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\UART_RXD~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxd_dly [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxd_dly [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxd_dly [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [2]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_dly[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxd_dly [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [4]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxd_dly[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_dly[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N15
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_s (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_s .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxr[9]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxr[9]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxd_s~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[9]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxd_r1~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxd_r1~0_combout  = !\U_TOP|U_UART|U_SASC_TOP|rxd_s~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxd_r1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_r1~0 .lut_mask = 16'h00FF;
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_r1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \U_TOP|U_UART|BRG|sio_ce_x4_r (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|BRG|br_clr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|sio_ce_x4_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce_x4_r .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|sio_ce_x4_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|sio_ce_x4_t~0 (
// Equation(s):
// \U_TOP|U_UART|BRG|sio_ce_x4_t~0_combout  = (!\U_TOP|U_UART|BRG|sio_ce_x4_r~q  & \U_TOP|U_UART|BRG|br_clr~q )

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|sio_ce_x4_r~q ),
	.datac(\U_TOP|U_UART|BRG|br_clr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|sio_ce_x4_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce_x4_t~0 .lut_mask = 16'h3030;
defparam \U_TOP|U_UART|BRG|sio_ce_x4_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N19
dffeas \U_TOP|U_UART|BRG|sio_ce_x4_t (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|sio_ce_x4_t~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|sio_ce_x4_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce_x4_t .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|sio_ce_x4_t .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|sio_ce_x4~feeder (
// Equation(s):
// \U_TOP|U_UART|BRG|sio_ce_x4~feeder_combout  = \U_TOP|U_UART|BRG|sio_ce_x4_t~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|BRG|sio_ce_x4_t~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|sio_ce_x4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce_x4~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|BRG|sio_ce_x4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N9
dffeas \U_TOP|U_UART|BRG|sio_ce_x4 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|sio_ce_x4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|sio_ce_x4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce_x4 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|sio_ce_x4 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_r1 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxd_r1~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|BRG|sio_ce_x4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_r1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_r1 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_r1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|change~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|change~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|change~q  & !\U_TOP|U_UART|BRG|sio_ce_x4~q )

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|change~q ),
	.datac(\U_TOP|U_UART|BRG|sio_ce_x4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|change~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|change~0 .lut_mask = 16'h0C0C;
defparam \U_TOP|U_UART|U_SASC_TOP|change~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|change~1 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|change~1_combout  = (\U_TOP|U_UART|U_SASC_TOP|change~0_combout ) # ((\U_TOP|U_UART|U_SASC_TOP|rxd_s~q  & ((\U_TOP|U_UART|U_SASC_TOP|rxd_r1~q ) # (!\U_TOP|U_UART|U_SASC_TOP|rxd_dly [1]))) # (!\U_TOP|U_UART|U_SASC_TOP|rxd_s~q  & 
// ((\U_TOP|U_UART|U_SASC_TOP|rxd_dly [1]) # (!\U_TOP|U_UART|U_SASC_TOP|rxd_r1~q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rxd_r1~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|change~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxd_dly [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|change~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|change~1 .lut_mask = 16'hFDFB;
defparam \U_TOP|U_UART|U_SASC_TOP|change~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|change (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|change~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|change~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|change .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|change .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.10~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.10~0_combout  = (!\U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q  & !\U_TOP|U_UART|U_SASC_TOP|change~q )

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q ),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|change~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|dpll_next_state.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.10~0 .lut_mask = 16'h0033;
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|dpll_state.10 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|dpll_next_state.10~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|BRG|sio_ce_x4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|dpll_state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.10 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|Selector1~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|Selector1~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|change~q  & (!\U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q )) # (!\U_TOP|U_UART|U_SASC_TOP|change~q  & ((\U_TOP|U_UART|U_SASC_TOP|dpll_state.10~q )))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|dpll_state.10~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|change~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|Selector1~0 .lut_mask = 16'h33F0;
defparam \U_TOP|U_UART|U_SASC_TOP|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|dpll_state.11 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|BRG|sio_ce_x4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|dpll_state.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.11 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|Selector0~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|Selector0~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|dpll_state.11~q ) # ((\U_TOP|U_UART|U_SASC_TOP|change~q  & ((\U_TOP|U_UART|U_SASC_TOP|dpll_state.10~q ) # (\U_TOP|U_UART|U_SASC_TOP|dpll_state.00~q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|dpll_state.11~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|dpll_state.10~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|dpll_state.00~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|change~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|Selector0~0 .lut_mask = 16'hFEAA;
defparam \U_TOP|U_UART|U_SASC_TOP|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N31
dffeas \U_TOP|U_UART|U_SASC_TOP|dpll_state.00 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|BRG|sio_ce_x4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|dpll_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.00 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.01~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.01~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|change~q ) # (!\U_TOP|U_UART|U_SASC_TOP|dpll_state.00~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|dpll_state.00~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|change~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|dpll_next_state.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.01~0 .lut_mask = 16'hFF0F;
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_next_state.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N3
dffeas \U_TOP|U_UART|U_SASC_TOP|dpll_state.01 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|dpll_next_state.01~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|BRG|sio_ce_x4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.01 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|dpll_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~0_combout  = !\U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|dpll_state.01~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~0 .lut_mask = 16'h0F0F;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N9
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~q  & !\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~q )

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce_r2~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~0 .lut_mask = 16'h00AA;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_sio_ce .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|rxd_r (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxd_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_r .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxd_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~4 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~4_combout  = (!\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0] & (((\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ) # (\U_TOP|U_UART|U_SASC_TOP|rx_go~q )) # (!\U_TOP|U_UART|U_SASC_TOP|rxd_r~q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rxd_r~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_go~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~4 .lut_mask = 16'h0F0D;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_go~q  & (\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_go~q  & (((\U_TOP|U_UART|U_SASC_TOP|rxd_r~q  & !\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rxd_r~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_go~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3 .lut_mask = 16'hAA0C;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|always9~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|always9~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rxd_r~q  & (!\U_TOP|U_UART|U_SASC_TOP|rxd_s~q  & !\U_TOP|U_UART|U_SASC_TOP|rx_go~q ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rxd_r~q ),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_go~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|always9~0 .lut_mask = 16'h000A;
defparam \U_TOP|U_UART|U_SASC_TOP|always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~2 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~2_combout  = (\U_TOP|U_UART|U_SASC_TOP|always9~0_combout ) # (\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0] $ (\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|always9~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~2 .lut_mask = 16'hFF5A;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N27
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N4
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~5 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~5_combout  = (!\U_TOP|U_UART|U_SASC_TOP|always9~0_combout  & (\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2] $ (((!\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1] & \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0])))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|always9~0_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~5 .lut_mask = 16'h2130;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|Add1~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|Add1~0_combout  = \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [3] $ (((\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]) # ((!\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]) # (!\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [3]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|Add1~0 .lut_mask = 16'h6333;
defparam \U_TOP|U_UART|U_SASC_TOP|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~6 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~6_combout  = ((\U_TOP|U_UART|U_SASC_TOP|rxd_r~q  & (!\U_TOP|U_UART|U_SASC_TOP|rxd_s~q  & !\U_TOP|U_UART|U_SASC_TOP|rx_go~q ))) # (!\U_TOP|U_UART|U_SASC_TOP|Add1~0_combout )

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rxd_r~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rxd_s~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|Add1~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_go~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~6 .lut_mask = 16'h0F2F;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|Equal1~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|Equal1~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]) # ((\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [3]) # ((\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2]) # (\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0])))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [3]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|Equal1~0 .lut_mask = 16'hFFFE;
defparam \U_TOP|U_UART|U_SASC_TOP|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_go (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_go .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|always13~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|always13~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~q  & \U_TOP|U_UART|U_SASC_TOP|rx_go~q )

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_sio_ce~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_go~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|always13~0 .lut_mask = 16'hAA00;
defparam \U_TOP|U_UART|U_SASC_TOP|always13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N23
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[9] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[8] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[8] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[7] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [7]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|Equal2~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|Equal2~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1] & (!\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [3] & (!\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2] & \U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0])))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [3]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_bit_cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|Equal2~0 .lut_mask = 16'h0200;
defparam \U_TOP|U_UART|U_SASC_TOP|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N23
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_valid (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_valid .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0]~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0]~0_combout  = \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0] $ (\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0]~0 .lut_mask = 16'h0FF0;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N27
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0]~1 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0]~1_combout  = \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] $ (((\U_TOP|U_UART|rxd_dphase~q  & ((\U_TOP|U_UART|IO_RDY~2_combout ) # (\U_TOP|U_UART|we~0_combout )))))

	.dataa(\U_TOP|U_UART|IO_RDY~2_combout ),
	.datab(\U_TOP|U_UART|rxd_dphase~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datad(\U_TOP|U_UART|we~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0]~1 .lut_mask = 16'h3C78;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0]~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1]~1 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1]~1_combout  = \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1] $ (((\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout  & \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0])))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1]~1 .lut_mask = 16'h3CF0;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1]~1_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1]~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1]~0_combout  = \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] $ (((\U_TOP|U_UART|IO_RDY~3_combout  & (\U_TOP|U_UART|rxd_dphase~q  & \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]))))

	.dataa(\U_TOP|U_UART|IO_RDY~3_combout ),
	.datab(\U_TOP|U_UART|rxd_dphase~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1]~0 .lut_mask = 16'h78F0;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1]~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N4
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_we~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1] $ (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1])))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0] & (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1] $ (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_we~0 .lut_mask = 16'h9009;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N3
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_valid_r (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rx_valid~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_valid_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_valid_r .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_valid_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] $ (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1])))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] $ (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0 .lut_mask = 16'h1824;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q  & (((!\U_TOP|U_UART|IO_RDY~2_combout  & !\U_TOP|U_UART|we~0_combout )) # (!\U_TOP|U_UART|rxd_dphase~q )))

	.dataa(\U_TOP|U_UART|IO_RDY~2_combout ),
	.datab(\U_TOP|U_UART|we~0_combout ),
	.datac(\U_TOP|U_UART|rxd_dphase~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0 .lut_mask = 16'h1F00;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~1 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~1_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0_combout ) # ((\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout  & \U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0_combout ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|always3~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~1 .lut_mask = 16'hFFA0;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_we~1 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_valid~q  & (!\U_TOP|U_UART|U_SASC_TOP|rx_valid_r~q  & ((!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ) # (!\U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_valid~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_valid_r~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_we~1 .lut_mask = 16'h020A;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_we~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout  & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1] & !\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47 .lut_mask = 16'h00C0;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N9
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout  & (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1] & !\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48 .lut_mask = 16'h000C;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~5 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~5 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1])))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21_q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~5_q )))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~21_q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~5_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32 .lut_mask = 16'hEE30;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout  & (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1] & \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46 .lut_mask = 16'h0C00;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N9
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~13 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~13 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout  & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1] & \U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~1_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|wp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49 .lut_mask = 16'hC000;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~29 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~29 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32_combout  & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~29_q ) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0])))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~13_q  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~32_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~13_q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~29_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33 .lut_mask = 16'hE4AA;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[5]~7 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[5]~7_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_CPU|ir_data_keep [5])) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33_combout ))))) # 
// (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data[7]~6_combout ))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.datac(\U_TOP|U_CPU|ir_data_keep [5]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[5]~7 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|ir_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|div0[5]~feeder (
// Equation(s):
// \U_TOP|U_UART|div0[5]~feeder_combout  = \U_TOP|U_CPU|Add8~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|Add8~22_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div0[5]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|div0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \U_TOP|U_UART|div0[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|div0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|div1_aphase~2 (
// Equation(s):
// \U_TOP|U_UART|div1_aphase~2_combout  = (!\U_TOP|U_CPU|seq [1] & (\U_TOP|U_CPU|seq [2] & \U_TOP|U_UART|div1_aphase~1_combout ))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_UART|div1_aphase~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div1_aphase~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div1_aphase~2 .lut_mask = 16'h4040;
defparam \U_TOP|U_UART|div1_aphase~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|div1_dphase~0 (
// Equation(s):
// \U_TOP|U_UART|div1_dphase~0_combout  = (\U_TOP|U_UART|div1_aphase~2_combout ) # ((!\U_TOP|U_UART|IO_RDY~3_combout  & \U_TOP|U_UART|div1_dphase~q ))

	.dataa(\U_TOP|U_UART|IO_RDY~3_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_UART|div1_dphase~q ),
	.datad(\U_TOP|U_UART|div1_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div1_dphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div1_dphase~0 .lut_mask = 16'hFF50;
defparam \U_TOP|U_UART|div1_dphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \U_TOP|U_UART|div1_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|div1_dphase~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7]~18 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[7]~18_combout  = (!\U_TOP|U_UART|rxd_dphase~q  & ((\U_TOP|U_UART|div1_dphase~q ) # (\U_TOP|U_UART|div0_dphase~q )))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|rxd_dphase~q ),
	.datac(\U_TOP|U_UART|div1_dphase~q ),
	.datad(\U_TOP|U_UART|div0_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7]~18 .lut_mask = 16'h3330;
defparam \U_TOP|U_CPU|ir_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7]~3 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[7]~3_combout  = (\U_TOP|U_CPU|ir_do_dphase~q  & (\U_TOP|U_CPU|ir_data[7]~18_combout  & ((\U_TOP|U_UART|IO_RDY~2_combout ) # (\U_TOP|U_UART|we~0_combout ))))

	.dataa(\U_TOP|U_UART|IO_RDY~2_combout ),
	.datab(\U_TOP|U_UART|we~0_combout ),
	.datac(\U_TOP|U_CPU|ir_do_dphase~q ),
	.datad(\U_TOP|U_CPU|ir_data[7]~18_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7]~3 .lut_mask = 16'hE000;
defparam \U_TOP|U_CPU|ir_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[5] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [5] = (\U_TOP|U_CPU|ir_data[5]~7_combout  & ((\U_TOP|U_UART|div0 [5]) # ((!\U_TOP|U_CPU|ir_data[7]~3_combout )))) # (!\U_TOP|U_CPU|ir_data[5]~7_combout  & (((\U_TOP|U_UART|div1 [5] & \U_TOP|U_CPU|ir_data[7]~3_combout ))))

	.dataa(\U_TOP|U_CPU|ir_data[5]~7_combout ),
	.datab(\U_TOP|U_UART|div0 [5]),
	.datac(\U_TOP|U_UART|div1 [5]),
	.datad(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [5]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[5] .lut_mask = 16'hD8AA;
defparam \U_TOP|U_CPU|ir_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \U_TOP|U_CACHE|dm_mis_dphase (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector14~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector14~1_combout  = ((\U_TOP|U_CPU|seq [1]) # ((!\U_TOP|U_CPU|state [0]) # (!\U_TOP|U_CPU|if_code[0]~13_combout ))) # (!\U_TOP|U_CPU|if_code[3]~46_combout )

	.dataa(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.datab(\U_TOP|U_CPU|seq [1]),
	.datac(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datad(\U_TOP|U_CPU|state [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector14~1 .lut_mask = 16'hDFFF;
defparam \U_TOP|U_CPU|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector14~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector14~2_combout  = (!\U_TOP|U_CPU|seq [0] & (((\U_TOP|U_CPU|Selector14~1_combout ) # (!\U_TOP|U_CPU|if_code[2]~35_combout )) # (!\U_TOP|U_CPU|if_code[1]~24_combout )))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(\U_TOP|U_CPU|Selector14~1_combout ),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector14~2 .lut_mask = 16'h00DF;
defparam \U_TOP|U_CPU|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector14~3 (
// Equation(s):
// \U_TOP|U_CPU|Selector14~3_combout  = (\U_TOP|U_CPU|Selector14~2_combout ) # (((\U_TOP|U_CPU|state [0] & \U_TOP|U_CPU|seq [0])) # (!\U_TOP|U_CPU|Selector14~0_combout ))

	.dataa(\U_TOP|U_CPU|Selector14~2_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|Selector14~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector14~3 .lut_mask = 16'hEAFF;
defparam \U_TOP|U_CPU|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always7~0 (
// Equation(s):
// \U_TOP|U_CPU|always7~0_combout  = (\U_TOP|U_CACHE|always6~3_combout  & !\U_TOP|U_CPU|Selector14~3_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|Selector14~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always7~0 .lut_mask = 16'h00CC;
defparam \U_TOP|U_CPU|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[0]~15 (
// Equation(s):
// \U_TOP|U_CPU|ptr[0]~15_combout  = \U_TOP|U_CPU|ptr [0] $ (VCC)
// \U_TOP|U_CPU|ptr[0]~16  = CARRY(\U_TOP|U_CPU|ptr [0])

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|ptr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ptr[0]~15_combout ),
	.cout(\U_TOP|U_CPU|ptr[0]~16 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[0]~15 .lut_mask = 16'h33CC;
defparam \U_TOP|U_CPU|ptr[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr_clr~0 (
// Equation(s):
// \U_TOP|U_CPU|ptr_clr~0_combout  = (\U_TOP|U_CPU|seq [1]) # ((\U_TOP|U_CPU|state [4]) # (\U_TOP|U_CPU|seq [2] $ (\U_TOP|U_CPU|seq [0])))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ptr_clr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr_clr~0 .lut_mask = 16'hFBFE;
defparam \U_TOP|U_CPU|ptr_clr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always7~1 (
// Equation(s):
// \U_TOP|U_CPU|always7~1_combout  = (\U_TOP|U_CPU|WideOr22~0_combout  & (!\U_TOP|U_CPU|state [2] & !\U_TOP|U_CPU|ptr_clr~0_combout ))

	.dataa(\U_TOP|U_CPU|WideOr22~0_combout ),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|ptr_clr~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always7~1 .lut_mask = 16'h0202;
defparam \U_TOP|U_CPU|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|IF_RDY~0 (
// Equation(s):
// \U_TOP|U_CACHE|IF_RDY~0_combout  = (\U_TOP|U_CACHE|bus_rdy~combout  & !\U_TOP|U_CACHE|if_mis_req_pend~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datad(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|IF_RDY~0 .lut_mask = 16'h00F0;
defparam \U_TOP|U_CACHE|IF_RDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always7~2 (
// Equation(s):
// \U_TOP|U_CPU|always7~2_combout  = (\U_TOP|U_CPU|always7~1_combout  & (\U_TOP|U_CACHE|IF_RDY~0_combout  & ((\U_TOP|U_UART|IO_RDY~2_combout ) # (\U_TOP|U_UART|we~0_combout ))))

	.dataa(\U_TOP|U_CPU|always7~1_combout ),
	.datab(\U_TOP|U_UART|IO_RDY~2_combout ),
	.datac(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.datad(\U_TOP|U_UART|we~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always7~2 .lut_mask = 16'hA080;
defparam \U_TOP|U_CPU|always7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr_dec~0 (
// Equation(s):
// \U_TOP|U_CPU|ptr_dec~0_combout  = (\U_TOP|U_CPU|if_code[2]~35_combout  & (\U_TOP|U_CPU|if_code[1]~24_combout  & (\U_TOP|U_CPU|Selector3~2_combout  & !\U_TOP|U_CPU|if_code[0]~13_combout )))

	.dataa(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datab(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datac(\U_TOP|U_CPU|Selector3~2_combout ),
	.datad(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ptr_dec~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr_dec~0 .lut_mask = 16'h0080;
defparam \U_TOP|U_CPU|ptr_dec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[1]~23 (
// Equation(s):
// \U_TOP|U_CPU|ptr[1]~23_combout  = (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|always7~1_combout ) # ((\U_TOP|U_CPU|ptr_dec~0_combout ) # (!\U_TOP|U_CPU|Selector14~3_combout ))))

	.dataa(\U_TOP|U_CPU|always7~1_combout ),
	.datab(\U_TOP|U_CPU|ptr_dec~0_combout ),
	.datac(\U_TOP|U_CACHE|always6~3_combout ),
	.datad(\U_TOP|U_CPU|Selector14~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[1]~23 .lut_mask = 16'hE0F0;
defparam \U_TOP|U_CPU|ptr[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N3
dffeas \U_TOP|U_CPU|ptr[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[0]~15_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[1]~17 (
// Equation(s):
// \U_TOP|U_CPU|ptr[1]~17_combout  = (\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [1] & (!\U_TOP|U_CPU|ptr[0]~16 )) # (!\U_TOP|U_CPU|ptr [1] & ((\U_TOP|U_CPU|ptr[0]~16 ) # (GND))))) # (!\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [1] & 
// (\U_TOP|U_CPU|ptr[0]~16  & VCC)) # (!\U_TOP|U_CPU|ptr [1] & (!\U_TOP|U_CPU|ptr[0]~16 ))))
// \U_TOP|U_CPU|ptr[1]~18  = CARRY((\U_TOP|U_CPU|always7~0_combout  & ((!\U_TOP|U_CPU|ptr[0]~16 ) # (!\U_TOP|U_CPU|ptr [1]))) # (!\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr [1] & !\U_TOP|U_CPU|ptr[0]~16 )))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(\U_TOP|U_CPU|ptr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[0]~16 ),
	.combout(\U_TOP|U_CPU|ptr[1]~17_combout ),
	.cout(\U_TOP|U_CPU|ptr[1]~18 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[1]~17 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|ptr[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \U_TOP|U_CPU|ptr[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[1]~17_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[2]~19 (
// Equation(s):
// \U_TOP|U_CPU|ptr[2]~19_combout  = ((\U_TOP|U_CPU|always7~0_combout  $ (\U_TOP|U_CPU|ptr [2] $ (\U_TOP|U_CPU|ptr[1]~18 )))) # (GND)
// \U_TOP|U_CPU|ptr[2]~20  = CARRY((\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr [2] & !\U_TOP|U_CPU|ptr[1]~18 )) # (!\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [2]) # (!\U_TOP|U_CPU|ptr[1]~18 ))))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(\U_TOP|U_CPU|ptr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[1]~18 ),
	.combout(\U_TOP|U_CPU|ptr[2]~19_combout ),
	.cout(\U_TOP|U_CPU|ptr[2]~20 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[2]~19 .lut_mask = 16'h964D;
defparam \U_TOP|U_CPU|ptr[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \U_TOP|U_CPU|ptr[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[2]~19_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[3]~21 (
// Equation(s):
// \U_TOP|U_CPU|ptr[3]~21_combout  = (\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [3] & (!\U_TOP|U_CPU|ptr[2]~20 )) # (!\U_TOP|U_CPU|ptr [3] & ((\U_TOP|U_CPU|ptr[2]~20 ) # (GND))))) # (!\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [3] & 
// (\U_TOP|U_CPU|ptr[2]~20  & VCC)) # (!\U_TOP|U_CPU|ptr [3] & (!\U_TOP|U_CPU|ptr[2]~20 ))))
// \U_TOP|U_CPU|ptr[3]~22  = CARRY((\U_TOP|U_CPU|always7~0_combout  & ((!\U_TOP|U_CPU|ptr[2]~20 ) # (!\U_TOP|U_CPU|ptr [3]))) # (!\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr [3] & !\U_TOP|U_CPU|ptr[2]~20 )))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(\U_TOP|U_CPU|ptr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[2]~20 ),
	.combout(\U_TOP|U_CPU|ptr[3]~21_combout ),
	.cout(\U_TOP|U_CPU|ptr[3]~22 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[3]~21 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|ptr[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N9
dffeas \U_TOP|U_CPU|ptr[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[3]~21_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[4]~24 (
// Equation(s):
// \U_TOP|U_CPU|ptr[4]~24_combout  = ((\U_TOP|U_CPU|always7~0_combout  $ (\U_TOP|U_CPU|ptr [4] $ (\U_TOP|U_CPU|ptr[3]~22 )))) # (GND)
// \U_TOP|U_CPU|ptr[4]~25  = CARRY((\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr [4] & !\U_TOP|U_CPU|ptr[3]~22 )) # (!\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [4]) # (!\U_TOP|U_CPU|ptr[3]~22 ))))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(\U_TOP|U_CPU|ptr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[3]~22 ),
	.combout(\U_TOP|U_CPU|ptr[4]~24_combout ),
	.cout(\U_TOP|U_CPU|ptr[4]~25 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[4]~24 .lut_mask = 16'h964D;
defparam \U_TOP|U_CPU|ptr[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \U_TOP|U_CPU|ptr[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[4]~24_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[5]~26 (
// Equation(s):
// \U_TOP|U_CPU|ptr[5]~26_combout  = (\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [5] & (!\U_TOP|U_CPU|ptr[4]~25 )) # (!\U_TOP|U_CPU|ptr [5] & ((\U_TOP|U_CPU|ptr[4]~25 ) # (GND))))) # (!\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [5] & 
// (\U_TOP|U_CPU|ptr[4]~25  & VCC)) # (!\U_TOP|U_CPU|ptr [5] & (!\U_TOP|U_CPU|ptr[4]~25 ))))
// \U_TOP|U_CPU|ptr[5]~27  = CARRY((\U_TOP|U_CPU|always7~0_combout  & ((!\U_TOP|U_CPU|ptr[4]~25 ) # (!\U_TOP|U_CPU|ptr [5]))) # (!\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr [5] & !\U_TOP|U_CPU|ptr[4]~25 )))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(\U_TOP|U_CPU|ptr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[4]~25 ),
	.combout(\U_TOP|U_CPU|ptr[5]~26_combout ),
	.cout(\U_TOP|U_CPU|ptr[5]~27 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[5]~26 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|ptr[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \U_TOP|U_CPU|ptr[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[5]~26_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[6]~28 (
// Equation(s):
// \U_TOP|U_CPU|ptr[6]~28_combout  = ((\U_TOP|U_CPU|always7~0_combout  $ (\U_TOP|U_CPU|ptr [6] $ (\U_TOP|U_CPU|ptr[5]~27 )))) # (GND)
// \U_TOP|U_CPU|ptr[6]~29  = CARRY((\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr [6] & !\U_TOP|U_CPU|ptr[5]~27 )) # (!\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [6]) # (!\U_TOP|U_CPU|ptr[5]~27 ))))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(\U_TOP|U_CPU|ptr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[5]~27 ),
	.combout(\U_TOP|U_CPU|ptr[6]~28_combout ),
	.cout(\U_TOP|U_CPU|ptr[6]~29 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[6]~28 .lut_mask = 16'h964D;
defparam \U_TOP|U_CPU|ptr[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N15
dffeas \U_TOP|U_CPU|ptr[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[6]~28_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[7]~30 (
// Equation(s):
// \U_TOP|U_CPU|ptr[7]~30_combout  = (\U_TOP|U_CPU|ptr [7] & ((\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[6]~29 )) # (!\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr[6]~29  & VCC)))) # (!\U_TOP|U_CPU|ptr [7] & ((\U_TOP|U_CPU|always7~0_combout  
// & ((\U_TOP|U_CPU|ptr[6]~29 ) # (GND))) # (!\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[6]~29 ))))
// \U_TOP|U_CPU|ptr[7]~31  = CARRY((\U_TOP|U_CPU|ptr [7] & (\U_TOP|U_CPU|always7~0_combout  & !\U_TOP|U_CPU|ptr[6]~29 )) # (!\U_TOP|U_CPU|ptr [7] & ((\U_TOP|U_CPU|always7~0_combout ) # (!\U_TOP|U_CPU|ptr[6]~29 ))))

	.dataa(\U_TOP|U_CPU|ptr [7]),
	.datab(\U_TOP|U_CPU|always7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[6]~29 ),
	.combout(\U_TOP|U_CPU|ptr[7]~30_combout ),
	.cout(\U_TOP|U_CPU|ptr[7]~31 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[7]~30 .lut_mask = 16'h694D;
defparam \U_TOP|U_CPU|ptr[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \U_TOP|U_CPU|ptr[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[7]~30_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N13
dffeas \U_TOP|U_CACHE|dc_a[5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \U_TOP|U_CACHE|dc_a[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [6]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~2 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~2_combout  = (\U_TOP|U_CACHE|dc_a [5] & (\U_TOP|U_CPU|ptr [7] & (\U_TOP|U_CPU|ptr [6] $ (!\U_TOP|U_CACHE|dc_a [4])))) # (!\U_TOP|U_CACHE|dc_a [5] & (!\U_TOP|U_CPU|ptr [7] & (\U_TOP|U_CPU|ptr [6] $ (!\U_TOP|U_CACHE|dc_a [4]))))

	.dataa(\U_TOP|U_CACHE|dc_a [5]),
	.datab(\U_TOP|U_CPU|ptr [6]),
	.datac(\U_TOP|U_CACHE|dc_a [4]),
	.datad(\U_TOP|U_CPU|ptr [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~2 .lut_mask = 16'h8241;
defparam \U_TOP|U_CACHE|bus_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[8]~32 (
// Equation(s):
// \U_TOP|U_CPU|ptr[8]~32_combout  = ((\U_TOP|U_CPU|always7~0_combout  $ (\U_TOP|U_CPU|ptr [8] $ (\U_TOP|U_CPU|ptr[7]~31 )))) # (GND)
// \U_TOP|U_CPU|ptr[8]~33  = CARRY((\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr [8] & !\U_TOP|U_CPU|ptr[7]~31 )) # (!\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr [8]) # (!\U_TOP|U_CPU|ptr[7]~31 ))))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(\U_TOP|U_CPU|ptr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[7]~31 ),
	.combout(\U_TOP|U_CPU|ptr[8]~32_combout ),
	.cout(\U_TOP|U_CPU|ptr[8]~33 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[8]~32 .lut_mask = 16'h964D;
defparam \U_TOP|U_CPU|ptr[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N19
dffeas \U_TOP|U_CPU|ptr[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[8]~32_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[9]~34 (
// Equation(s):
// \U_TOP|U_CPU|ptr[9]~34_combout  = (\U_TOP|U_CPU|ptr [9] & ((\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[8]~33 )) # (!\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr[8]~33  & VCC)))) # (!\U_TOP|U_CPU|ptr [9] & ((\U_TOP|U_CPU|always7~0_combout  
// & ((\U_TOP|U_CPU|ptr[8]~33 ) # (GND))) # (!\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[8]~33 ))))
// \U_TOP|U_CPU|ptr[9]~35  = CARRY((\U_TOP|U_CPU|ptr [9] & (\U_TOP|U_CPU|always7~0_combout  & !\U_TOP|U_CPU|ptr[8]~33 )) # (!\U_TOP|U_CPU|ptr [9] & ((\U_TOP|U_CPU|always7~0_combout ) # (!\U_TOP|U_CPU|ptr[8]~33 ))))

	.dataa(\U_TOP|U_CPU|ptr [9]),
	.datab(\U_TOP|U_CPU|always7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[8]~33 ),
	.combout(\U_TOP|U_CPU|ptr[9]~34_combout ),
	.cout(\U_TOP|U_CPU|ptr[9]~35 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[9]~34 .lut_mask = 16'h694D;
defparam \U_TOP|U_CPU|ptr[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N21
dffeas \U_TOP|U_CPU|ptr[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[9]~34_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N31
dffeas \U_TOP|U_CACHE|dc_a[7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [9]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N1
dffeas \U_TOP|U_CACHE|dc_a[6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [8]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~3 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~3_combout  = (\U_TOP|U_CPU|ptr [8] & (\U_TOP|U_CACHE|dc_a [6] & (\U_TOP|U_CACHE|dc_a [7] $ (!\U_TOP|U_CPU|ptr [9])))) # (!\U_TOP|U_CPU|ptr [8] & (!\U_TOP|U_CACHE|dc_a [6] & (\U_TOP|U_CACHE|dc_a [7] $ (!\U_TOP|U_CPU|ptr [9]))))

	.dataa(\U_TOP|U_CPU|ptr [8]),
	.datab(\U_TOP|U_CACHE|dc_a [7]),
	.datac(\U_TOP|U_CACHE|dc_a [6]),
	.datad(\U_TOP|U_CPU|ptr [9]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~3 .lut_mask = 16'h8421;
defparam \U_TOP|U_CACHE|bus_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N27
dffeas \U_TOP|U_CACHE|dc_a[3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \U_TOP|U_CACHE|dc_a[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~1 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~1_combout  = (\U_TOP|U_CACHE|dc_a [3] & (\U_TOP|U_CPU|ptr [5] & (\U_TOP|U_CPU|ptr [4] $ (!\U_TOP|U_CACHE|dc_a [2])))) # (!\U_TOP|U_CACHE|dc_a [3] & (!\U_TOP|U_CPU|ptr [5] & (\U_TOP|U_CPU|ptr [4] $ (!\U_TOP|U_CACHE|dc_a [2]))))

	.dataa(\U_TOP|U_CACHE|dc_a [3]),
	.datab(\U_TOP|U_CPU|ptr [4]),
	.datac(\U_TOP|U_CACHE|dc_a [2]),
	.datad(\U_TOP|U_CPU|ptr [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~1 .lut_mask = 16'h8241;
defparam \U_TOP|U_CACHE|bus_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_a[1]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|dc_a[1]~feeder_combout  = \U_TOP|U_CPU|ptr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|ptr [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[1]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|dc_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N9
dffeas \U_TOP|U_CACHE|dc_a[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N3
dffeas \U_TOP|U_CACHE|dc_a[0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~0_combout  = (\U_TOP|U_CACHE|dc_a [1] & (\U_TOP|U_CPU|ptr [3] & (\U_TOP|U_CPU|ptr [2] $ (!\U_TOP|U_CACHE|dc_a [0])))) # (!\U_TOP|U_CACHE|dc_a [1] & (!\U_TOP|U_CPU|ptr [3] & (\U_TOP|U_CPU|ptr [2] $ (!\U_TOP|U_CACHE|dc_a [0]))))

	.dataa(\U_TOP|U_CACHE|dc_a [1]),
	.datab(\U_TOP|U_CPU|ptr [2]),
	.datac(\U_TOP|U_CACHE|dc_a [0]),
	.datad(\U_TOP|U_CPU|ptr [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~0 .lut_mask = 16'h8241;
defparam \U_TOP|U_CACHE|bus_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~4 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~4_combout  = (\U_TOP|U_CACHE|bus_count[2]~2_combout  & (\U_TOP|U_CACHE|bus_count[2]~3_combout  & (\U_TOP|U_CACHE|bus_count[2]~1_combout  & \U_TOP|U_CACHE|bus_count[2]~0_combout )))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~2_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~3_combout ),
	.datac(\U_TOP|U_CACHE|bus_count[2]~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~4 .lut_mask = 16'h8000;
defparam \U_TOP|U_CACHE|bus_count[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[10]~36 (
// Equation(s):
// \U_TOP|U_CPU|ptr[10]~36_combout  = ((\U_TOP|U_CPU|ptr [10] $ (\U_TOP|U_CPU|always7~0_combout  $ (\U_TOP|U_CPU|ptr[9]~35 )))) # (GND)
// \U_TOP|U_CPU|ptr[10]~37  = CARRY((\U_TOP|U_CPU|ptr [10] & ((!\U_TOP|U_CPU|ptr[9]~35 ) # (!\U_TOP|U_CPU|always7~0_combout ))) # (!\U_TOP|U_CPU|ptr [10] & (!\U_TOP|U_CPU|always7~0_combout  & !\U_TOP|U_CPU|ptr[9]~35 )))

	.dataa(\U_TOP|U_CPU|ptr [10]),
	.datab(\U_TOP|U_CPU|always7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[9]~35 ),
	.combout(\U_TOP|U_CPU|ptr[10]~36_combout ),
	.cout(\U_TOP|U_CPU|ptr[10]~37 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[10]~36 .lut_mask = 16'h962B;
defparam \U_TOP|U_CPU|ptr[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \U_TOP|U_CPU|ptr[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[10]~36_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[11]~38 (
// Equation(s):
// \U_TOP|U_CPU|ptr[11]~38_combout  = (\U_TOP|U_CPU|ptr [11] & ((\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[10]~37 )) # (!\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr[10]~37  & VCC)))) # (!\U_TOP|U_CPU|ptr [11] & 
// ((\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr[10]~37 ) # (GND))) # (!\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[10]~37 ))))
// \U_TOP|U_CPU|ptr[11]~39  = CARRY((\U_TOP|U_CPU|ptr [11] & (\U_TOP|U_CPU|always7~0_combout  & !\U_TOP|U_CPU|ptr[10]~37 )) # (!\U_TOP|U_CPU|ptr [11] & ((\U_TOP|U_CPU|always7~0_combout ) # (!\U_TOP|U_CPU|ptr[10]~37 ))))

	.dataa(\U_TOP|U_CPU|ptr [11]),
	.datab(\U_TOP|U_CPU|always7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[10]~37 ),
	.combout(\U_TOP|U_CPU|ptr[11]~38_combout ),
	.cout(\U_TOP|U_CPU|ptr[11]~39 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[11]~38 .lut_mask = 16'h694D;
defparam \U_TOP|U_CPU|ptr[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \U_TOP|U_CPU|ptr[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[11]~38_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[12]~40 (
// Equation(s):
// \U_TOP|U_CPU|ptr[12]~40_combout  = ((\U_TOP|U_CPU|ptr [12] $ (\U_TOP|U_CPU|always7~0_combout  $ (\U_TOP|U_CPU|ptr[11]~39 )))) # (GND)
// \U_TOP|U_CPU|ptr[12]~41  = CARRY((\U_TOP|U_CPU|ptr [12] & ((!\U_TOP|U_CPU|ptr[11]~39 ) # (!\U_TOP|U_CPU|always7~0_combout ))) # (!\U_TOP|U_CPU|ptr [12] & (!\U_TOP|U_CPU|always7~0_combout  & !\U_TOP|U_CPU|ptr[11]~39 )))

	.dataa(\U_TOP|U_CPU|ptr [12]),
	.datab(\U_TOP|U_CPU|always7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[11]~39 ),
	.combout(\U_TOP|U_CPU|ptr[12]~40_combout ),
	.cout(\U_TOP|U_CPU|ptr[12]~41 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[12]~40 .lut_mask = 16'h962B;
defparam \U_TOP|U_CPU|ptr[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N27
dffeas \U_TOP|U_CPU|ptr[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[12]~40_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[13]~42 (
// Equation(s):
// \U_TOP|U_CPU|ptr[13]~42_combout  = (\U_TOP|U_CPU|ptr [13] & ((\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[12]~41 )) # (!\U_TOP|U_CPU|always7~0_combout  & (\U_TOP|U_CPU|ptr[12]~41  & VCC)))) # (!\U_TOP|U_CPU|ptr [13] & 
// ((\U_TOP|U_CPU|always7~0_combout  & ((\U_TOP|U_CPU|ptr[12]~41 ) # (GND))) # (!\U_TOP|U_CPU|always7~0_combout  & (!\U_TOP|U_CPU|ptr[12]~41 ))))
// \U_TOP|U_CPU|ptr[13]~43  = CARRY((\U_TOP|U_CPU|ptr [13] & (\U_TOP|U_CPU|always7~0_combout  & !\U_TOP|U_CPU|ptr[12]~41 )) # (!\U_TOP|U_CPU|ptr [13] & ((\U_TOP|U_CPU|always7~0_combout ) # (!\U_TOP|U_CPU|ptr[12]~41 ))))

	.dataa(\U_TOP|U_CPU|ptr [13]),
	.datab(\U_TOP|U_CPU|always7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|ptr[12]~41 ),
	.combout(\U_TOP|U_CPU|ptr[13]~42_combout ),
	.cout(\U_TOP|U_CPU|ptr[13]~43 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[13]~42 .lut_mask = 16'h694D;
defparam \U_TOP|U_CPU|ptr[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \U_TOP|U_CPU|ptr[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[13]~42_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ptr[14]~44 (
// Equation(s):
// \U_TOP|U_CPU|ptr[14]~44_combout  = \U_TOP|U_CPU|always7~0_combout  $ (\U_TOP|U_CPU|ptr[13]~43  $ (\U_TOP|U_CPU|ptr [14]))

	.dataa(\U_TOP|U_CPU|always7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|ptr [14]),
	.cin(\U_TOP|U_CPU|ptr[13]~43 ),
	.combout(\U_TOP|U_CPU|ptr[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[14]~44 .lut_mask = 16'hA55A;
defparam \U_TOP|U_CPU|ptr[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \U_TOP|U_CPU|ptr[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|ptr[14]~44_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always7~2_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|ptr[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ptr[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ptr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \U_TOP|U_CACHE|dc_a[12] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [14]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_v~feeder (
// Equation(s):
// \U_TOP|U_CACHE|dc_v~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_v~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_v~feeder .lut_mask = 16'hFFFF;
defparam \U_TOP|U_CACHE|dc_v~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \U_TOP|U_CACHE|dc_v (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_v~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_v .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_v .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~7 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~7_combout  = (\U_TOP|U_CACHE|dc_v~q  & (\U_TOP|U_CPU|ptr [14] $ (!\U_TOP|U_CACHE|dc_a [12])))

	.dataa(\U_TOP|U_CPU|ptr [14]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dc_a [12]),
	.datad(\U_TOP|U_CACHE|dc_v~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~7 .lut_mask = 16'hA500;
defparam \U_TOP|U_CACHE|bus_count[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N15
dffeas \U_TOP|U_CACHE|dc_a[10] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [12]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N11
dffeas \U_TOP|U_CACHE|dc_a[11] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [13]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~6 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~6_combout  = (\U_TOP|U_CPU|ptr [12] & (\U_TOP|U_CACHE|dc_a [10] & (\U_TOP|U_CPU|ptr [13] $ (!\U_TOP|U_CACHE|dc_a [11])))) # (!\U_TOP|U_CPU|ptr [12] & (!\U_TOP|U_CACHE|dc_a [10] & (\U_TOP|U_CPU|ptr [13] $ (!\U_TOP|U_CACHE|dc_a 
// [11]))))

	.dataa(\U_TOP|U_CPU|ptr [12]),
	.datab(\U_TOP|U_CPU|ptr [13]),
	.datac(\U_TOP|U_CACHE|dc_a [10]),
	.datad(\U_TOP|U_CACHE|dc_a [11]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~6 .lut_mask = 16'h8421;
defparam \U_TOP|U_CACHE|bus_count[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y3_N17
dffeas \U_TOP|U_CACHE|dc_a[9] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [11]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N21
dffeas \U_TOP|U_CACHE|dc_a[8] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ptr [10]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_a[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~5 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~5_combout  = (\U_TOP|U_CACHE|dc_a [9] & (\U_TOP|U_CPU|ptr [11] & (\U_TOP|U_CPU|ptr [10] $ (!\U_TOP|U_CACHE|dc_a [8])))) # (!\U_TOP|U_CACHE|dc_a [9] & (!\U_TOP|U_CPU|ptr [11] & (\U_TOP|U_CPU|ptr [10] $ (!\U_TOP|U_CACHE|dc_a 
// [8]))))

	.dataa(\U_TOP|U_CACHE|dc_a [9]),
	.datab(\U_TOP|U_CPU|ptr [10]),
	.datac(\U_TOP|U_CACHE|dc_a [8]),
	.datad(\U_TOP|U_CPU|ptr [11]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~5 .lut_mask = 16'h8241;
defparam \U_TOP|U_CACHE|bus_count[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~8 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~8_combout  = (\U_TOP|U_CACHE|bus_count[2]~4_combout  & (\U_TOP|U_CACHE|bus_count[2]~7_combout  & (\U_TOP|U_CACHE|bus_count[2]~6_combout  & \U_TOP|U_CACHE|bus_count[2]~5_combout )))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~4_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~7_combout ),
	.datac(\U_TOP|U_CACHE|bus_count[2]~6_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~5_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~8 .lut_mask = 16'h8000;
defparam \U_TOP|U_CACHE|bus_count[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_write~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_write~0_combout  = (\U_TOP|U_CACHE|always6~3_combout  & (\U_TOP|U_CPU|WideOr21~1_combout  & !\U_TOP|U_CACHE|bus_count[2]~8_combout ))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|WideOr21~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_write~0 .lut_mask = 16'h00A0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \U_TOP|U_CACHE|dm_mis_dphase_write (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_write~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_write .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d~32 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d~32_combout  = (\U_TOP|U_CACHE|dm_mis_dphase~q  & (\U_TOP|U_CACHE|dm_mis_dphase_write~q  & ((\U_TOP|U_CACHE|bus_rdy~combout ) # (\U_TOP|U_CACHE|dm_hit_dphase~q ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase~q ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_write~q ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d~32 .lut_mask = 16'hA080;
defparam \U_TOP|U_CACHE|dc_d~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_addr~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_addr~0_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|ptr [1])

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr~0 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \U_TOP|U_CACHE|dm_mis_dphase_addr[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_addr~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_addr~1 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_addr~1_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|ptr [0])

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr~1 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N27
dffeas \U_TOP|U_CACHE|dm_mis_dphase_addr[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_addr~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|Equal23~0 (
// Equation(s):
// \U_TOP|U_CACHE|Equal23~0_combout  = (\U_TOP|U_CACHE|dc_d~32_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & !\U_TOP|U_CACHE|dm_mis_dphase_addr [0]))

	.dataa(\U_TOP|U_CACHE|dc_d~32_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|Equal23~0 .lut_mask = 16'h0088;
defparam \U_TOP|U_CACHE|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \QSPI_SIO[1]~input (
	.i(QSPI_SIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\QSPI_SIO[1]~input_o ));
// synopsys translate_off
defparam \QSPI_SIO[1]~input .bus_hold = "false";
defparam \QSPI_SIO[1]~input .listen_to_nsleep_signal = "false";
defparam \QSPI_SIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd_temp[1]~feeder (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd_temp[1]~feeder_combout  = \QSPI_SIO[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QSPI_SIO[1]~input_o ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd_temp[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_temp[1]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_RAM|qspi_rxd_temp[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \U_TOP|U_RAM|qspi_rxd_temp[1] (
	.clk(!\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_rxd_temp[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_rxd_capture~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_temp[1] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd_temp[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \U_TOP|U_RAM|qspi_rxd[5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd_temp [1]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[5] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~11 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~11_combout  = ((\U_TOP|U_CACHE|Equal26~0_combout  & \U_TOP|U_CACHE|bus_count[2]~10_combout )) # (!\U_TOP|U_RAM|BUS_RDY~q )

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|Equal26~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~11 .lut_mask = 16'hC0FF;
defparam \U_TOP|U_CACHE|bus_count[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[1]~17 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[1]~17_combout  = (\U_TOP|U_CACHE|bus_count[2]~11_combout  & (((\U_TOP|U_CACHE|bus_count [1])))) # (!\U_TOP|U_CACHE|bus_count[2]~11_combout  & (\U_TOP|U_CACHE|bus_count[2]~12_combout  & (\U_TOP|U_CACHE|bus_count [0] $ 
// (\U_TOP|U_CACHE|bus_count [1]))))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~12_combout ),
	.datab(\U_TOP|U_CACHE|bus_count [0]),
	.datac(\U_TOP|U_CACHE|bus_count [1]),
	.datad(\U_TOP|U_CACHE|bus_count[2]~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[1]~17 .lut_mask = 16'hF028;
defparam \U_TOP|U_CACHE|bus_count[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N31
dffeas \U_TOP|U_CACHE|bus_count[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_count[1]~17_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count~15 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count~15_combout  = (((\U_TOP|U_CACHE|if_mis_req_pend~q ) # (!\U_TOP|U_CACHE|dc_v~q )) # (!\U_TOP|U_CACHE|Equal26~0_combout )) # (!\U_TOP|U_CACHE|always16~0_combout )

	.dataa(\U_TOP|U_CACHE|always16~0_combout ),
	.datab(\U_TOP|U_CACHE|Equal26~0_combout ),
	.datac(\U_TOP|U_CACHE|dc_v~q ),
	.datad(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count~15 .lut_mask = 16'hFF7F;
defparam \U_TOP|U_CACHE|bus_count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~14 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~14_combout  = (\U_TOP|U_CACHE|bus_count [2] $ (((\U_TOP|U_CACHE|bus_count [1] & \U_TOP|U_CACHE|bus_count [0])))) # (!\U_TOP|U_CACHE|bus_count[2]~12_combout )

	.dataa(\U_TOP|U_CACHE|bus_count[2]~12_combout ),
	.datab(\U_TOP|U_CACHE|bus_count [2]),
	.datac(\U_TOP|U_CACHE|bus_count [1]),
	.datad(\U_TOP|U_CACHE|bus_count [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~14 .lut_mask = 16'h7DDD;
defparam \U_TOP|U_CACHE|bus_count[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~16 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~16_combout  = (\U_TOP|U_CACHE|bus_count[2]~11_combout  & (((\U_TOP|U_CACHE|bus_count [2])))) # (!\U_TOP|U_CACHE|bus_count[2]~11_combout  & (\U_TOP|U_CACHE|bus_count~15_combout  & (\U_TOP|U_CACHE|bus_count[2]~14_combout )))

	.dataa(\U_TOP|U_CACHE|bus_count~15_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~14_combout ),
	.datac(\U_TOP|U_CACHE|bus_count [2]),
	.datad(\U_TOP|U_CACHE|bus_count[2]~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~16 .lut_mask = 16'hF088;
defparam \U_TOP|U_CACHE|bus_count[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N29
dffeas \U_TOP|U_CACHE|bus_count[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_count[2]~16_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_pend_rdata[4]~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout  = (\U_TOP|U_CACHE|bus_count [2] & (!\U_TOP|U_CACHE|BUS_ADDR~0_combout  & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(\U_TOP|U_CACHE|bus_count [2]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[4]~0 .lut_mask = 16'h0A00;
defparam \U_TOP|U_CACHE|bus_pend_rdata[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_pend_rdata[21]~1 (
// Equation(s):
// \U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout  = (\U_TOP|U_CACHE|bus_count [0] & (\U_TOP|U_CACHE|bus_count [1] & \U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ))

	.dataa(\U_TOP|U_CACHE|bus_count [0]),
	.datab(\U_TOP|U_CACHE|bus_count [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[21]~1 .lut_mask = 16'h8800;
defparam \U_TOP|U_CACHE|bus_pend_rdata[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \U_TOP|U_CACHE|bus_pend_rdata[21] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[21] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~1 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~1_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|Add8~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|Add8~22_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~1 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[21]~20 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[21]~20_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]))) # (!\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [21]))

	.dataa(\U_TOP|U_CACHE|Equal23~0_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [21]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[21]~20 .lut_mask = 16'hEE44;
defparam \U_TOP|U_CACHE|dc_d[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_addr~1 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_addr~1_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|ptr [0])

	.dataa(\U_TOP|U_CACHE|always6~2_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|ptr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr~1 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \U_TOP|U_CACHE|dm_hit_dphase_addr[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_addr~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_addr~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_addr~0_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|ptr [1])

	.dataa(\U_TOP|U_CACHE|always6~2_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|ptr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr~0 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \U_TOP|U_CACHE|dm_hit_dphase_addr[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_addr~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~1 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~1_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|Add8~22_combout )

	.dataa(\U_TOP|U_CACHE|always6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|Add8~22_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~1 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [21])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [5]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d [21]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dc_d [21]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_wdata [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4 .lut_mask = 16'hDC8C;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_write~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_write~0_combout  = (\U_TOP|U_CACHE|always6~3_combout  & (\U_TOP|U_CPU|WideOr21~1_combout  & \U_TOP|U_CACHE|bus_count[2]~8_combout ))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|WideOr21~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_write~0 .lut_mask = 16'hA000;
defparam \U_TOP|U_CACHE|dm_hit_dphase_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \U_TOP|U_CACHE|dm_hit_dphase_write (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_write~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_write .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always10~0 (
// Equation(s):
// \U_TOP|U_CACHE|always10~0_combout  = (\U_TOP|U_CACHE|dm_hit_dphase~q  & \U_TOP|U_CACHE|dm_hit_dphase_write~q )

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always10~0 .lut_mask = 16'hC0C0;
defparam \U_TOP|U_CACHE|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[22]~33 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[22]~33_combout  = (\U_TOP|U_CACHE|dm_hit_dphase~q  & ((\U_TOP|U_CACHE|dm_hit_dphase_write~q ) # ((\U_TOP|U_CACHE|dm_mis_dphase~q )))) # (!\U_TOP|U_CACHE|dm_hit_dphase~q  & (((\U_TOP|U_CACHE|bus_rdy~combout  & 
// \U_TOP|U_CACHE|dm_mis_dphase~q ))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[22]~33 .lut_mask = 16'hFC88;
defparam \U_TOP|U_CACHE|dc_d[22]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \U_TOP|U_CACHE|dc_d[21] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[21]~20_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[21] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d~34 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d~34_combout  = (\U_TOP|U_CACHE|dc_d~32_combout  & (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & !\U_TOP|U_CACHE|dm_mis_dphase_addr [0]))

	.dataa(\U_TOP|U_CACHE|dc_d~32_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d~34 .lut_mask = 16'h0022;
defparam \U_TOP|U_CACHE|dc_d~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_pend_rdata[4]~3 (
// Equation(s):
// \U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout  = (\U_TOP|U_CACHE|bus_count [0] & (!\U_TOP|U_CACHE|bus_count [1] & \U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ))

	.dataa(\U_TOP|U_CACHE|bus_count [0]),
	.datab(\U_TOP|U_CACHE|bus_count [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[4]~3 .lut_mask = 16'h2200;
defparam \U_TOP|U_CACHE|bus_pend_rdata[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N15
dffeas \U_TOP|U_CACHE|bus_pend_rdata[5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[5]~23 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[5]~23_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]))) # (!\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [5]))

	.dataa(\U_TOP|U_CACHE|dc_d~34_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [5]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[5]~23 .lut_mask = 16'hEE44;
defparam \U_TOP|U_CACHE|dc_d[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [5])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [5]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [5]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [5]),
	.datab(\U_TOP|U_CACHE|dc_d [5]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1 .lut_mask = 16'hCCCA;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \U_TOP|U_CACHE|dc_d[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[5]~23_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_pend_rdata[9]~2 (
// Equation(s):
// \U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout  = (!\U_TOP|U_CACHE|bus_count [0] & (\U_TOP|U_CACHE|bus_count [1] & \U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ))

	.dataa(\U_TOP|U_CACHE|bus_count [0]),
	.datab(\U_TOP|U_CACHE|bus_count [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata[4]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[9]~2 .lut_mask = 16'h4400;
defparam \U_TOP|U_CACHE|bus_pend_rdata[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \U_TOP|U_CACHE|bus_pend_rdata[13] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|Equal23~2 (
// Equation(s):
// \U_TOP|U_CACHE|Equal23~2_combout  = (\U_TOP|U_CACHE|dc_d~32_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & !\U_TOP|U_CACHE|dm_mis_dphase_addr [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|dc_d~32_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|Equal23~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|Equal23~2 .lut_mask = 16'h00C0;
defparam \U_TOP|U_CACHE|Equal23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[13]~22 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[13]~22_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [5])) # (!\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [13])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [13]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|Equal23~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[13]~22 .lut_mask = 16'hAACC;
defparam \U_TOP|U_CACHE|dc_d[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [13]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [5])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [13]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_wdata [5]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [13]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6 .lut_mask = 16'hFD08;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \U_TOP|U_CACHE|dc_d[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[13]~22_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[5]~7 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[5]~7_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [1]) # (\U_TOP|U_CACHE|dc_d [13])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [5] & 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dc_d [5]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [13]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[5]~7 .lut_mask = 16'hAEA4;
defparam \U_TOP|U_CPU|dr_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|Equal23~1 (
// Equation(s):
// \U_TOP|U_CACHE|Equal23~1_combout  = (\U_TOP|U_CACHE|dc_d~32_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & \U_TOP|U_CACHE|dm_mis_dphase_addr [0]))

	.dataa(\U_TOP|U_CACHE|dc_d~32_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|Equal23~1 .lut_mask = 16'h8800;
defparam \U_TOP|U_CACHE|Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[29]~21 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[29]~21_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]))) # (!\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_RAM|qspi_rxd [5]))

	.dataa(\U_TOP|U_RAM|qspi_rxd [5]),
	.datab(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[29]~21 .lut_mask = 16'hEE22;
defparam \U_TOP|U_CACHE|dc_d[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [5])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d 
// [29]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [29]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [5]),
	.datab(\U_TOP|U_CACHE|dc_d [29]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5 .lut_mask = 16'hACCC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \U_TOP|U_CACHE|dc_d[29] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[29]~21_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[29] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[5]~8 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[5]~8_combout  = (\U_TOP|U_CPU|dr_data[5]~7_combout  & (((\U_TOP|U_CACHE|dc_d [29]) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[5]~7_combout  & (\U_TOP|U_CACHE|dc_d [21] & (\U_TOP|U_CACHE|dm_hit_dphase_addr 
// [1])))

	.dataa(\U_TOP|U_CACHE|dc_d [21]),
	.datab(\U_TOP|U_CPU|dr_data[5]~7_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [29]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[5]~8 .lut_mask = 16'hEC2C;
defparam \U_TOP|U_CPU|dr_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_do_dphase~0 (
// Equation(s):
// \U_TOP|U_CPU|dr_do_dphase~0_combout  = (\U_TOP|U_CACHE|always6~3_combout  & (\U_TOP|U_CPU|Selector13~2_combout  & !\U_TOP|U_CPU|WideOr21~1_combout ))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(\U_TOP|U_CPU|Selector13~2_combout ),
	.datac(\U_TOP|U_CPU|WideOr21~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_do_dphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_do_dphase~0 .lut_mask = 16'h0808;
defparam \U_TOP|U_CPU|dr_do_dphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N9
dffeas \U_TOP|U_CPU|dr_do_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|dr_do_dphase~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_do_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_do_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_do_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data~4 (
// Equation(s):
// \U_TOP|U_CPU|dr_data~4_combout  = (\U_TOP|U_CPU|dr_do_dphase~q  & ((\U_TOP|U_CACHE|dm_hit_dphase~q ) # (\U_TOP|U_CACHE|bus_rdy~combout )))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datab(\U_TOP|U_CPU|dr_do_dphase~q ),
	.datac(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data~4 .lut_mask = 16'hC8C8;
defparam \U_TOP|U_CPU|dr_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~0 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~0_combout  = (\U_TOP|U_CPU|dr_do_dphase~q  & (\U_TOP|U_CACHE|dm_mis_dphase~q  & ((\U_TOP|U_CACHE|bus_rdy~combout ) # (\U_TOP|U_CACHE|dm_hit_dphase~q ))))

	.dataa(\U_TOP|U_CPU|dr_do_dphase~q ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase~q ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~0 .lut_mask = 16'hA080;
defparam \U_TOP|U_CPU|dr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~1 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~1_combout  = (!\U_TOP|U_CACHE|dm_mis_dphase_write~q  & (\U_TOP|U_CPU|dr_data[0]~0_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_write~q ) # (!\U_TOP|U_CACHE|dm_hit_dphase~q ))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_write~q ),
	.datad(\U_TOP|U_CPU|dr_data[0]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~1 .lut_mask = 16'h0B00;
defparam \U_TOP|U_CPU|dr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \U_TOP|U_CPU|dr_data_keep[5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[5]~9_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[5]~2 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[5]~2_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (((\U_TOP|U_CACHE|bus_pend_rdata [13]) # (\U_TOP|U_CACHE|dm_mis_dphase_addr [1])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [5] & 
// ((!\U_TOP|U_CACHE|dm_mis_dphase_addr [1]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [5]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [13]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[5]~2 .lut_mask = 16'hF0CA;
defparam \U_TOP|U_CPU|dr_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[5]~3 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[5]~3_combout  = (\U_TOP|U_CPU|dr_data[5]~2_combout  & ((\U_TOP|U_RAM|qspi_rxd [5]) # ((!\U_TOP|U_CACHE|dm_mis_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[5]~2_combout  & (((\U_TOP|U_CACHE|bus_pend_rdata [21] & 
// \U_TOP|U_CACHE|dm_mis_dphase_addr [1]))))

	.dataa(\U_TOP|U_RAM|qspi_rxd [5]),
	.datab(\U_TOP|U_CPU|dr_data[5]~2_combout ),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [21]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[5]~3 .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|dr_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[5]~5 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[5]~5_combout  = (\U_TOP|U_CPU|dr_data~4_combout  & (\U_TOP|U_CPU|dr_data[0]~1_combout  & ((\U_TOP|U_CPU|dr_data[5]~3_combout )))) # (!\U_TOP|U_CPU|dr_data~4_combout  & ((\U_TOP|U_CPU|dr_data_keep [5]) # 
// ((\U_TOP|U_CPU|dr_data[0]~1_combout  & \U_TOP|U_CPU|dr_data[5]~3_combout ))))

	.dataa(\U_TOP|U_CPU|dr_data~4_combout ),
	.datab(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data_keep [5]),
	.datad(\U_TOP|U_CPU|dr_data[5]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[5]~5 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CPU|dr_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[5]~9 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[5]~9_combout  = (\U_TOP|U_CPU|dr_data[5]~5_combout ) # ((\U_TOP|U_CPU|dr_data[0]~6_combout  & \U_TOP|U_CPU|dr_data[5]~8_combout ))

	.dataa(\U_TOP|U_CPU|dr_data[0]~6_combout ),
	.datab(\U_TOP|U_CPU|dr_data[5]~8_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|dr_data[5]~5_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[5]~9 .lut_mask = 16'hFF88;
defparam \U_TOP|U_CPU|dr_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[5]~2 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[5]~2_combout  = (\U_TOP|U_CPU|WideOr17~2_combout  & ((\U_TOP|U_CPU|dr_data[5]~9_combout ) # ((\U_TOP|U_CPU|aluinx[7]~1_combout  & \U_TOP|U_CPU|ir_data [5])))) # (!\U_TOP|U_CPU|WideOr17~2_combout  & (\U_TOP|U_CPU|aluinx[7]~1_combout  & 
// (\U_TOP|U_CPU|ir_data [5])))

	.dataa(\U_TOP|U_CPU|WideOr17~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.datac(\U_TOP|U_CPU|ir_data [5]),
	.datad(\U_TOP|U_CPU|dr_data[5]~9_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[5]~2 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CPU|aluinx[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \U_TOP|U_CPU|dr_data_keep[3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[3]~21_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \QSPI_SIO[3]~input (
	.i(QSPI_SIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\QSPI_SIO[3]~input_o ));
// synopsys translate_off
defparam \QSPI_SIO[3]~input .bus_hold = "false";
defparam \QSPI_SIO[3]~input .listen_to_nsleep_signal = "false";
defparam \QSPI_SIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd_temp[3]~feeder (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd_temp[3]~feeder_combout  = \QSPI_SIO[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\QSPI_SIO[3]~input_o ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd_temp[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_temp[3]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_RAM|qspi_rxd_temp[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N23
dffeas \U_TOP|U_RAM|qspi_rxd_temp[3] (
	.clk(!\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_rxd_temp[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_rxd_capture~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_temp[3] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd[3]~feeder (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd[3]~feeder_combout  = \U_TOP|U_RAM|qspi_rxd_temp [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd_temp [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[3]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_RAM|qspi_rxd[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~6 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~6_combout  = (!\U_TOP|U_RAM|seq [2] & (\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|seq [0] & \U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~6 .lut_mask = 16'h0400;
defparam \U_TOP|U_RAM|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd[0]~0 (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd[0]~0_combout  = (\U_TOP|U_RAM|state.100~q  & \U_TOP|U_RAM|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[0]~0 .lut_mask = 16'hF000;
defparam \U_TOP|U_RAM|qspi_rxd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \U_TOP|U_RAM|qspi_rxd[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_rxd[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_rxd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[3] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \U_TOP|U_CACHE|bus_pend_rdata[11] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [3]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \U_TOP|U_CACHE|bus_pend_rdata[3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [3]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[3]~16 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[3]~16_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [11]) # ((\U_TOP|U_CACHE|dm_mis_dphase_addr [1])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (((\U_TOP|U_CACHE|bus_pend_rdata [3] & 
// !\U_TOP|U_CACHE|dm_mis_dphase_addr [1]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [11]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [3]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[3]~16 .lut_mask = 16'hCCB8;
defparam \U_TOP|U_CPU|dr_data[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \U_TOP|U_CACHE|bus_pend_rdata[19] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [3]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[19] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[3]~17 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[3]~17_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CPU|dr_data[3]~16_combout  & ((\U_TOP|U_RAM|qspi_rxd [3]))) # (!\U_TOP|U_CPU|dr_data[3]~16_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [19])))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (\U_TOP|U_CPU|dr_data[3]~16_combout ))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datab(\U_TOP|U_CPU|dr_data[3]~16_combout ),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [19]),
	.datad(\U_TOP|U_RAM|qspi_rxd [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[3]~17 .lut_mask = 16'hEC64;
defparam \U_TOP|U_CPU|dr_data[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[3]~18 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[3]~18_combout  = (\U_TOP|U_CPU|dr_data~4_combout  & (\U_TOP|U_CPU|dr_data[0]~1_combout  & ((\U_TOP|U_CPU|dr_data[3]~17_combout )))) # (!\U_TOP|U_CPU|dr_data~4_combout  & ((\U_TOP|U_CPU|dr_data_keep [3]) # 
// ((\U_TOP|U_CPU|dr_data[0]~1_combout  & \U_TOP|U_CPU|dr_data[3]~17_combout ))))

	.dataa(\U_TOP|U_CPU|dr_data~4_combout ),
	.datab(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data_keep [3]),
	.datad(\U_TOP|U_CPU|dr_data[3]~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[3]~18 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CPU|dr_data[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N11
dffeas \U_TOP|U_CPU|dr_data_keep[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[2]~28_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[2]~25 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[2]~25_combout  = (\U_TOP|U_CPU|dr_data_keep [2] & (((!\U_TOP|U_CACHE|bus_rdy~combout  & !\U_TOP|U_CACHE|dm_hit_dphase~q )) # (!\U_TOP|U_CPU|dr_do_dphase~q )))

	.dataa(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CPU|dr_data_keep [2]),
	.datad(\U_TOP|U_CPU|dr_do_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[2]~25 .lut_mask = 16'h10F0;
defparam \U_TOP|U_CPU|dr_data[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \U_TOP|U_RAM|qspi_rxd[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd_temp [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|qspi_rxd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[2] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \U_TOP|U_CACHE|bus_pend_rdata[18] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[18] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \U_TOP|U_CACHE|bus_pend_rdata[10] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \U_TOP|U_CACHE|bus_pend_rdata[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[2]~26 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[2]~26_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [10])) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [2])))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [10]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [2]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[2]~26 .lut_mask = 16'hEE30;
defparam \U_TOP|U_CPU|dr_data[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[2]~27 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[2]~27_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CPU|dr_data[2]~26_combout  & (\U_TOP|U_RAM|qspi_rxd [2])) # (!\U_TOP|U_CPU|dr_data[2]~26_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [18]))))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CPU|dr_data[2]~26_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datab(\U_TOP|U_RAM|qspi_rxd [2]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [18]),
	.datad(\U_TOP|U_CPU|dr_data[2]~26_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[2]~27 .lut_mask = 16'hDDA0;
defparam \U_TOP|U_CPU|dr_data[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxr[6]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxr[6]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [7]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[6]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N3
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[6] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxr[5]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxr[5]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [6]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[5]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxr[3]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxr[3]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [4]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[3]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rxr[2]~feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rxr[2]~feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [3]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rxr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[2]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N27
dffeas \U_TOP|U_UART|U_SASC_TOP|rxr[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rxr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|always13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rxr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rxr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~16 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~16 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N31
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~0 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~0 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N23
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~8 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~8 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~24 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~24 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[0]~13 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[0]~13_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~24_q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~8_q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~8_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~24_q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[0]~13 .lut_mask = 16'hEA62;
defparam \U_TOP|U_CPU|ir_data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[0]~14 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[0]~14_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (((\U_TOP|U_CPU|ir_data[0]~13_combout )))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & ((\U_TOP|U_CPU|ir_data[0]~13_combout  & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~16_q )) 
// # (!\U_TOP|U_CPU|ir_data[0]~13_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~0_q )))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~16_q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~0_q ),
	.datad(\U_TOP|U_CPU|ir_data[0]~13_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[0]~14 .lut_mask = 16'hEE30;
defparam \U_TOP|U_CPU|ir_data[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~0 (
// Equation(s):
// \U_TOP|U_CPU|Add8~0_combout  = \U_TOP|U_CPU|aluinx[0]~7_combout  $ (VCC)
// \U_TOP|U_CPU|Add8~1  = CARRY(\U_TOP|U_CPU|aluinx[0]~7_combout )

	.dataa(\U_TOP|U_CPU|aluinx[0]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~0_combout ),
	.cout(\U_TOP|U_CPU|Add8~1 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~0 .lut_mask = 16'h55AA;
defparam \U_TOP|U_CPU|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~18 (
// Equation(s):
// \U_TOP|U_CPU|Add8~18_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~0_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[0]~7_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|Add8~0_combout ),
	.datac(\U_TOP|U_CPU|aluinx[0]~7_combout ),
	.datad(\U_TOP|U_CPU|alufunc~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~18 .lut_mask = 16'hCCA0;
defparam \U_TOP|U_CPU|Add8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \U_TOP|U_UART|div1[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|Add8~18_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[0]~15 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[0]~15_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data[0]~14_combout )) # (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (((\U_TOP|U_UART|div1_dphase~q  & \U_TOP|U_UART|div1 [0]))))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_CPU|ir_data[0]~14_combout ),
	.datac(\U_TOP|U_UART|div1_dphase~q ),
	.datad(\U_TOP|U_UART|div1 [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[0]~15 .lut_mask = 16'hD888;
defparam \U_TOP|U_CPU|ir_data[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \U_TOP|U_CPU|ir_data_keep[0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [0]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \U_TOP|U_UART|div0[0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~18_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[0]~12 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[0]~12_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data_keep [0])) # (!\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_UART|div0 [0])))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|ir_data_keep [0]),
	.datad(\U_TOP|U_UART|div0 [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[0]~12 .lut_mask = 16'hF5A0;
defparam \U_TOP|U_CPU|ir_data[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[0] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [0] = (\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_CPU|ir_data[0]~12_combout ))) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_CPU|ir_data[0]~15_combout ))

	.dataa(\U_TOP|U_CPU|ir_data[0]~15_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.datad(\U_TOP|U_CPU|ir_data[0]~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [0]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[0] .lut_mask = 16'hFA0A;
defparam \U_TOP|U_CPU|ir_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd[0]~feeder (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd[0]~feeder_combout  = \U_TOP|U_RAM|qspi_rxd_temp [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd_temp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[0]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_RAM|qspi_rxd[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \U_TOP|U_RAM|qspi_rxd[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_rxd[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_rxd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[0] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \U_TOP|U_CACHE|bus_pend_rdata[8] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [0]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N21
dffeas \U_TOP|U_CACHE|bus_pend_rdata[0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [0]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~40 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~40_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [8]) # ((\U_TOP|U_CACHE|dm_mis_dphase_addr [1])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (((\U_TOP|U_CACHE|bus_pend_rdata [0] & 
// !\U_TOP|U_CACHE|dm_mis_dphase_addr [1]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [8]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [0]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~40 .lut_mask = 16'hCCB8;
defparam \U_TOP|U_CPU|dr_data[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \U_TOP|U_CACHE|bus_pend_rdata[16] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [0]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[16] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~41 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~41_combout  = (\U_TOP|U_CPU|dr_data[0]~40_combout  & ((\U_TOP|U_RAM|qspi_rxd [0]) # ((!\U_TOP|U_CACHE|dm_mis_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[0]~40_combout  & (((\U_TOP|U_CACHE|bus_pend_rdata [16] & 
// \U_TOP|U_CACHE|dm_mis_dphase_addr [1]))))

	.dataa(\U_TOP|U_RAM|qspi_rxd [0]),
	.datab(\U_TOP|U_CPU|dr_data[0]~40_combout ),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [16]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~41 .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|dr_data[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~7 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~7_combout  = (\U_TOP|U_CPU|Add8~18_combout  & \U_TOP|U_CACHE|dm_mis_req~0_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|Add8~18_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~7 .lut_mask = 16'hC0C0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[0]~3 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[0]~3_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]))) # (!\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [0]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [0]),
	.datab(\U_TOP|U_CACHE|dc_d~34_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[0]~3 .lut_mask = 16'hEE22;
defparam \U_TOP|U_CACHE|dc_d[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~7 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~7_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|Add8~18_combout )

	.dataa(\U_TOP|U_CACHE|always6~2_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Add8~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~7 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [0])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d [0])) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata [0])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dc_d [0]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_wdata [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25 .lut_mask = 16'hF1E0;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \U_TOP|U_CACHE|dc_d[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[0]~3_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[16]~0 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[16]~0_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]))) # (!\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [16]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [16]),
	.datab(\U_TOP|U_CACHE|Equal23~0_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[16]~0 .lut_mask = 16'hEE22;
defparam \U_TOP|U_CACHE|dc_d[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [16])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [0])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [16])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_wdata [0]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [16]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24 .lut_mask = 16'hEF40;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \U_TOP|U_CACHE|dc_d[16] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[16]~0_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[16] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~36 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~36_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_addr [1])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [16]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d [0]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dc_d [0]),
	.datad(\U_TOP|U_CACHE|dc_d [16]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~36 .lut_mask = 16'hDC98;
defparam \U_TOP|U_CPU|dr_data[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[8]~2 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[8]~2_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]))) # (!\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [8]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [8]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|Equal23~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[8]~2 .lut_mask = 16'hCCAA;
defparam \U_TOP|U_CACHE|dc_d[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d [8])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [0]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [8]))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dc_d [8]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_wdata [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23 .lut_mask = 16'hCEC4;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N3
dffeas \U_TOP|U_CACHE|dc_d[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[8]~2_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[24]~1 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[24]~1_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]))) # (!\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_RAM|qspi_rxd [0]))

	.dataa(\U_TOP|U_RAM|qspi_rxd [0]),
	.datab(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[24]~1 .lut_mask = 16'hEE22;
defparam \U_TOP|U_CACHE|dc_d[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata [0]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d 
// [24])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [24]))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dc_d [24]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_wdata [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22 .lut_mask = 16'hEC4C;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \U_TOP|U_CACHE|dc_d[24] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[24]~1_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[24] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~37 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~37_combout  = (\U_TOP|U_CPU|dr_data[0]~36_combout  & (((\U_TOP|U_CACHE|dc_d [24]) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0])))) # (!\U_TOP|U_CPU|dr_data[0]~36_combout  & (\U_TOP|U_CACHE|dc_d [8] & (\U_TOP|U_CACHE|dm_hit_dphase_addr 
// [0])))

	.dataa(\U_TOP|U_CPU|dr_data[0]~36_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [8]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dc_d [24]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~37 .lut_mask = 16'hEA4A;
defparam \U_TOP|U_CPU|dr_data[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~38 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~38_combout  = (!\U_TOP|U_CACHE|dm_hit_dphase_write~q  & (\U_TOP|U_CPU|dr_do_dphase~q  & (\U_TOP|U_CPU|dr_data[0]~37_combout  & \U_TOP|U_CACHE|dm_hit_dphase~q )))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.datab(\U_TOP|U_CPU|dr_do_dphase~q ),
	.datac(\U_TOP|U_CPU|dr_data[0]~37_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~38 .lut_mask = 16'h4000;
defparam \U_TOP|U_CPU|dr_data[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \U_TOP|U_CPU|dr_data_keep[0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[0]~42_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~39 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~39_combout  = (\U_TOP|U_CPU|dr_data_keep [0] & (((!\U_TOP|U_CACHE|bus_rdy~combout  & !\U_TOP|U_CACHE|dm_hit_dphase~q )) # (!\U_TOP|U_CPU|dr_do_dphase~q )))

	.dataa(\U_TOP|U_CPU|dr_do_dphase~q ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CPU|dr_data_keep [0]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~39 .lut_mask = 16'h5070;
defparam \U_TOP|U_CPU|dr_data[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~42 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~42_combout  = (\U_TOP|U_CPU|dr_data[0]~38_combout ) # ((\U_TOP|U_CPU|dr_data[0]~39_combout ) # ((\U_TOP|U_CPU|dr_data[0]~41_combout  & \U_TOP|U_CPU|dr_data[0]~1_combout )))

	.dataa(\U_TOP|U_CPU|dr_data[0]~41_combout ),
	.datab(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data[0]~38_combout ),
	.datad(\U_TOP|U_CPU|dr_data[0]~39_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~42 .lut_mask = 16'hFFF8;
defparam \U_TOP|U_CPU|dr_data[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[0]~7 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[0]~7_combout  = (\U_TOP|U_CPU|WideOr17~2_combout  & ((\U_TOP|U_CPU|dr_data[0]~42_combout ) # ((\U_TOP|U_CPU|ir_data [0] & \U_TOP|U_CPU|aluinx[7]~1_combout )))) # (!\U_TOP|U_CPU|WideOr17~2_combout  & (\U_TOP|U_CPU|ir_data [0] & 
// ((\U_TOP|U_CPU|aluinx[7]~1_combout ))))

	.dataa(\U_TOP|U_CPU|WideOr17~2_combout ),
	.datab(\U_TOP|U_CPU|ir_data [0]),
	.datac(\U_TOP|U_CPU|dr_data[0]~42_combout ),
	.datad(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[0]~7 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CPU|aluinx[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~2 (
// Equation(s):
// \U_TOP|U_CPU|Add8~2_combout  = (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[1]~6_combout  & (\U_TOP|U_CPU|Add8~1  & VCC)) # (!\U_TOP|U_CPU|aluinx[1]~6_combout  & (!\U_TOP|U_CPU|Add8~1 )))) # (!\U_TOP|U_CPU|Selector11~2_combout  & 
// ((\U_TOP|U_CPU|aluinx[1]~6_combout  & (!\U_TOP|U_CPU|Add8~1 )) # (!\U_TOP|U_CPU|aluinx[1]~6_combout  & ((\U_TOP|U_CPU|Add8~1 ) # (GND)))))
// \U_TOP|U_CPU|Add8~3  = CARRY((\U_TOP|U_CPU|Selector11~2_combout  & (!\U_TOP|U_CPU|aluinx[1]~6_combout  & !\U_TOP|U_CPU|Add8~1 )) # (!\U_TOP|U_CPU|Selector11~2_combout  & ((!\U_TOP|U_CPU|Add8~1 ) # (!\U_TOP|U_CPU|aluinx[1]~6_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add8~1 ),
	.combout(\U_TOP|U_CPU|Add8~2_combout ),
	.cout(\U_TOP|U_CPU|Add8~3 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~2 .lut_mask = 16'h9617;
defparam \U_TOP|U_CPU|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~4 (
// Equation(s):
// \U_TOP|U_CPU|Add8~4_combout  = ((\U_TOP|U_CPU|Selector11~2_combout  $ (\U_TOP|U_CPU|aluinx[2]~5_combout  $ (!\U_TOP|U_CPU|Add8~3 )))) # (GND)
// \U_TOP|U_CPU|Add8~5  = CARRY((\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[2]~5_combout ) # (!\U_TOP|U_CPU|Add8~3 ))) # (!\U_TOP|U_CPU|Selector11~2_combout  & (\U_TOP|U_CPU|aluinx[2]~5_combout  & !\U_TOP|U_CPU|Add8~3 )))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add8~3 ),
	.combout(\U_TOP|U_CPU|Add8~4_combout ),
	.cout(\U_TOP|U_CPU|Add8~5 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~4 .lut_mask = 16'h698E;
defparam \U_TOP|U_CPU|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~20 (
// Equation(s):
// \U_TOP|U_CPU|Add8~20_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~4_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|Selector11~2_combout  & (\U_TOP|U_CPU|aluinx[2]~5_combout )))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|alufunc~2_combout ),
	.datac(\U_TOP|U_CPU|aluinx[2]~5_combout ),
	.datad(\U_TOP|U_CPU|Add8~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~20 .lut_mask = 16'hEC20;
defparam \U_TOP|U_CPU|Add8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~5 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~5_combout  = (\U_TOP|U_CPU|Add8~20_combout  & \U_TOP|U_CACHE|dm_mis_req~0_combout )

	.dataa(\U_TOP|U_CPU|Add8~20_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~5 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[10]~10 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[10]~10_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]))) # (!\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [10]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [10]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|Equal23~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[10]~10 .lut_mask = 16'hCCAA;
defparam \U_TOP|U_CACHE|dc_d[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~5 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~5_combout  = (\U_TOP|U_CPU|Add8~20_combout  & \U_TOP|U_CACHE|always6~2_combout )

	.dataa(\U_TOP|U_CPU|Add8~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|always6~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~5 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [10]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [2])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [10]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [2]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [10]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17 .lut_mask = 16'hFB08;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \U_TOP|U_CACHE|dc_d[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[10]~10_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[2]~11 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[2]~11_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]))) # (!\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [2]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [2]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dc_d~34_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[2]~11 .lut_mask = 16'hCCAA;
defparam \U_TOP|U_CACHE|dc_d[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [2])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [2]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [2]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [2]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16 .lut_mask = 16'hFE02;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \U_TOP|U_CACHE|dc_d[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[2]~11_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[2]~22 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[2]~22_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [10]) # ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & 
// \U_TOP|U_CACHE|dc_d [2]))))

	.dataa(\U_TOP|U_CACHE|dc_d [10]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[2]~22 .lut_mask = 16'hCBC8;
defparam \U_TOP|U_CPU|dr_data[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[26]~9 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[26]~9_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [2])) # (!\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_RAM|qspi_rxd [2])))

	.dataa(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[26]~9 .lut_mask = 16'hDD88;
defparam \U_TOP|U_CACHE|dc_d[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [2])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d 
// [26]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [26]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_wdata [2]),
	.datad(\U_TOP|U_CACHE|dc_d [26]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15 .lut_mask = 16'hF780;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \U_TOP|U_CACHE|dc_d[26] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[26]~9_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[26] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[18]~8 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[18]~8_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]))) # (!\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [18]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [18]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|Equal23~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[18]~8 .lut_mask = 16'hCCAA;
defparam \U_TOP|U_CACHE|dc_d[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [18])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [2])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [18])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [2]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [18]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14 .lut_mask = 16'hEF20;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \U_TOP|U_CACHE|dc_d[18] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[18]~8_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[18] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[2]~23 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[2]~23_combout  = (\U_TOP|U_CPU|dr_data[2]~22_combout  & ((\U_TOP|U_CACHE|dc_d [26]) # ((!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[2]~22_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & 
// \U_TOP|U_CACHE|dc_d [18]))))

	.dataa(\U_TOP|U_CPU|dr_data[2]~22_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [26]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [18]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[2]~23 .lut_mask = 16'hDA8A;
defparam \U_TOP|U_CPU|dr_data[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[2]~24 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[2]~24_combout  = (\U_TOP|U_CPU|dr_data~4_combout  & (\U_TOP|U_CACHE|dm_hit_dphase~q  & (!\U_TOP|U_CACHE|dm_hit_dphase_write~q  & \U_TOP|U_CPU|dr_data[2]~23_combout )))

	.dataa(\U_TOP|U_CPU|dr_data~4_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.datad(\U_TOP|U_CPU|dr_data[2]~23_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[2]~24 .lut_mask = 16'h0800;
defparam \U_TOP|U_CPU|dr_data[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[2]~28 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[2]~28_combout  = (\U_TOP|U_CPU|dr_data[2]~25_combout ) # ((\U_TOP|U_CPU|dr_data[2]~24_combout ) # ((\U_TOP|U_CPU|dr_data[2]~27_combout  & \U_TOP|U_CPU|dr_data[0]~1_combout )))

	.dataa(\U_TOP|U_CPU|dr_data[2]~25_combout ),
	.datab(\U_TOP|U_CPU|dr_data[2]~27_combout ),
	.datac(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datad(\U_TOP|U_CPU|dr_data[2]~24_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[2]~28 .lut_mask = 16'hFFEA;
defparam \U_TOP|U_CPU|dr_data[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|div0[2]~feeder (
// Equation(s):
// \U_TOP|U_UART|div0[2]~feeder_combout  = \U_TOP|U_CPU|Add8~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|Add8~20_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div0[2]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|div0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N9
dffeas \U_TOP|U_UART|div0[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|div0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N21
dffeas \U_TOP|U_CPU|ir_data_keep[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [4]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N31
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N15
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~26 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~26 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~2 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~2 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N29
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~10 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~10 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0])) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & 
// ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~10_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~2_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~2_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~10_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38 .lut_mask = 16'hDC98;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~26_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18_q )))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38_combout ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~18_q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~26_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~38_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39 .lut_mask = 16'hF588;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[2]~10 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[2]~10_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_CPU|ir_data_keep [2])) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39_combout ))))) # 
// (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data[7]~6_combout ))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.datac(\U_TOP|U_CPU|ir_data_keep [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~39_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[2]~10 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|ir_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N3
dffeas \U_TOP|U_UART|div1[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~20_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[2] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [2] = (\U_TOP|U_CPU|ir_data[2]~10_combout  & ((\U_TOP|U_UART|div0 [2]) # ((!\U_TOP|U_CPU|ir_data[7]~3_combout )))) # (!\U_TOP|U_CPU|ir_data[2]~10_combout  & (((\U_TOP|U_UART|div1 [2] & \U_TOP|U_CPU|ir_data[7]~3_combout ))))

	.dataa(\U_TOP|U_UART|div0 [2]),
	.datab(\U_TOP|U_CPU|ir_data[2]~10_combout ),
	.datac(\U_TOP|U_UART|div1 [2]),
	.datad(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [2]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[2] .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|ir_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[2]~5 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[2]~5_combout  = (\U_TOP|U_CPU|WideOr17~2_combout  & ((\U_TOP|U_CPU|dr_data[2]~28_combout ) # ((\U_TOP|U_CPU|ir_data [2] & \U_TOP|U_CPU|aluinx[7]~1_combout )))) # (!\U_TOP|U_CPU|WideOr17~2_combout  & (((\U_TOP|U_CPU|ir_data [2] & 
// \U_TOP|U_CPU|aluinx[7]~1_combout ))))

	.dataa(\U_TOP|U_CPU|WideOr17~2_combout ),
	.datab(\U_TOP|U_CPU|dr_data[2]~28_combout ),
	.datac(\U_TOP|U_CPU|ir_data [2]),
	.datad(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[2]~5 .lut_mask = 16'hF888;
defparam \U_TOP|U_CPU|aluinx[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~6 (
// Equation(s):
// \U_TOP|U_CPU|Add8~6_combout  = (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[3]~4_combout  & (\U_TOP|U_CPU|Add8~5  & VCC)) # (!\U_TOP|U_CPU|aluinx[3]~4_combout  & (!\U_TOP|U_CPU|Add8~5 )))) # (!\U_TOP|U_CPU|Selector11~2_combout  & 
// ((\U_TOP|U_CPU|aluinx[3]~4_combout  & (!\U_TOP|U_CPU|Add8~5 )) # (!\U_TOP|U_CPU|aluinx[3]~4_combout  & ((\U_TOP|U_CPU|Add8~5 ) # (GND)))))
// \U_TOP|U_CPU|Add8~7  = CARRY((\U_TOP|U_CPU|Selector11~2_combout  & (!\U_TOP|U_CPU|aluinx[3]~4_combout  & !\U_TOP|U_CPU|Add8~5 )) # (!\U_TOP|U_CPU|Selector11~2_combout  & ((!\U_TOP|U_CPU|Add8~5 ) # (!\U_TOP|U_CPU|aluinx[3]~4_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[3]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add8~5 ),
	.combout(\U_TOP|U_CPU|Add8~6_combout ),
	.cout(\U_TOP|U_CPU|Add8~7 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~6 .lut_mask = 16'h9617;
defparam \U_TOP|U_CPU|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~21 (
// Equation(s):
// \U_TOP|U_CPU|Add8~21_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~6_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[3]~4_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|alufunc~2_combout ),
	.datac(\U_TOP|U_CPU|Add8~6_combout ),
	.datad(\U_TOP|U_CPU|aluinx[3]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~21 .lut_mask = 16'hE2C0;
defparam \U_TOP|U_CPU|Add8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~4 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~4_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|Add8~21_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|Add8~21_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~4 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[11]~14 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[11]~14_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [3])) # (!\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [11])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [3]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [11]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|Equal23~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[11]~14 .lut_mask = 16'hAACC;
defparam \U_TOP|U_CACHE|dc_d[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~4 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~4_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|Add8~21_combout )

	.dataa(\U_TOP|U_CACHE|always6~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|Add8~21_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~4 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [11])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [3])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [11])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [3]),
	.datab(\U_TOP|U_CACHE|dc_d [11]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13 .lut_mask = 16'hCACC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \U_TOP|U_CACHE|dc_d[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[11]~14_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[3]~15 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[3]~15_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [3])) # (!\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [3])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [3]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [3]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dc_d~34_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[3]~15 .lut_mask = 16'hAACC;
defparam \U_TOP|U_CACHE|dc_d[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [3])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [3]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [3]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [3]),
	.datab(\U_TOP|U_CACHE|dc_d [3]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12 .lut_mask = 16'hCCCA;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \U_TOP|U_CACHE|dc_d[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[3]~15_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[3]~19 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[3]~19_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [11])) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [3])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|dc_d [11]),
	.datac(\U_TOP|U_CACHE|dc_d [3]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[3]~19 .lut_mask = 16'hEE50;
defparam \U_TOP|U_CPU|dr_data[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[27]~13 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[27]~13_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [3])) # (!\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_RAM|qspi_rxd [3])))

	.dataa(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [3]),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[27]~13 .lut_mask = 16'hDD88;
defparam \U_TOP|U_CACHE|dc_d[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [3])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d 
// [27]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [27]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [3]),
	.datab(\U_TOP|U_CACHE|dc_d [27]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11 .lut_mask = 16'hACCC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \U_TOP|U_CACHE|dc_d[27] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[27]~13_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[27] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[19]~12 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[19]~12_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [3])) # (!\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [19])))

	.dataa(\U_TOP|U_CACHE|Equal23~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [3]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [19]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[19]~12 .lut_mask = 16'hDD88;
defparam \U_TOP|U_CACHE|dc_d[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [19]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [3])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [19]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [3]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dc_d [19]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10 .lut_mask = 16'hFB08;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \U_TOP|U_CACHE|dc_d[19] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[19]~12_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[19] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[3]~20 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[3]~20_combout  = (\U_TOP|U_CPU|dr_data[3]~19_combout  & ((\U_TOP|U_CACHE|dc_d [27]) # ((!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[3]~19_combout  & (((\U_TOP|U_CACHE|dc_d [19] & 
// \U_TOP|U_CACHE|dm_hit_dphase_addr [1]))))

	.dataa(\U_TOP|U_CPU|dr_data[3]~19_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [27]),
	.datac(\U_TOP|U_CACHE|dc_d [19]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[3]~20 .lut_mask = 16'hD8AA;
defparam \U_TOP|U_CPU|dr_data[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[3]~21 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[3]~21_combout  = (\U_TOP|U_CPU|dr_data[3]~18_combout ) # ((\U_TOP|U_CPU|dr_data[0]~6_combout  & \U_TOP|U_CPU|dr_data[3]~20_combout ))

	.dataa(\U_TOP|U_CPU|dr_data[0]~6_combout ),
	.datab(\U_TOP|U_CPU|dr_data[3]~18_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|dr_data[3]~20_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[3]~21 .lut_mask = 16'hEECC;
defparam \U_TOP|U_CPU|dr_data[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N13
dffeas \U_TOP|U_UART|div0[3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~21_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N25
dffeas \U_TOP|U_CPU|ir_data_keep[3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [3]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~19 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~19 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N9
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~3 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~3 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~19_q ) # ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0])))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & 
// (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~3_q  & !\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~19_q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~3_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36 .lut_mask = 16'hAAD8;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N27
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~27 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~27 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~11 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~11 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36_combout  & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~27_q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~11_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~36_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~27_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~11_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37 .lut_mask = 16'hE6A2;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[3]~9 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[3]~9_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_CPU|ir_data_keep [3])) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37_combout ))))) # 
// (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data[7]~6_combout ))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.datac(\U_TOP|U_CPU|ir_data_keep [3]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~37_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[3]~9 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|ir_data[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N23
dffeas \U_TOP|U_UART|div1[3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~21_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[3] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [3] = (\U_TOP|U_CPU|ir_data[3]~9_combout  & ((\U_TOP|U_UART|div0 [3]) # ((!\U_TOP|U_CPU|ir_data[7]~3_combout )))) # (!\U_TOP|U_CPU|ir_data[3]~9_combout  & (((\U_TOP|U_UART|div1 [3] & \U_TOP|U_CPU|ir_data[7]~3_combout ))))

	.dataa(\U_TOP|U_UART|div0 [3]),
	.datab(\U_TOP|U_CPU|ir_data[3]~9_combout ),
	.datac(\U_TOP|U_UART|div1 [3]),
	.datad(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [3]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[3] .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|ir_data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[3]~4 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[3]~4_combout  = (\U_TOP|U_CPU|dr_data[3]~21_combout  & ((\U_TOP|U_CPU|WideOr17~2_combout ) # ((\U_TOP|U_CPU|aluinx[7]~1_combout  & \U_TOP|U_CPU|ir_data [3])))) # (!\U_TOP|U_CPU|dr_data[3]~21_combout  & (\U_TOP|U_CPU|aluinx[7]~1_combout 
//  & (\U_TOP|U_CPU|ir_data [3])))

	.dataa(\U_TOP|U_CPU|dr_data[3]~21_combout ),
	.datab(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.datac(\U_TOP|U_CPU|ir_data [3]),
	.datad(\U_TOP|U_CPU|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[3]~4 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CPU|aluinx[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~8 (
// Equation(s):
// \U_TOP|U_CPU|Add8~8_combout  = ((\U_TOP|U_CPU|Selector11~2_combout  $ (\U_TOP|U_CPU|aluinx[4]~3_combout  $ (!\U_TOP|U_CPU|Add8~7 )))) # (GND)
// \U_TOP|U_CPU|Add8~9  = CARRY((\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[4]~3_combout ) # (!\U_TOP|U_CPU|Add8~7 ))) # (!\U_TOP|U_CPU|Selector11~2_combout  & (\U_TOP|U_CPU|aluinx[4]~3_combout  & !\U_TOP|U_CPU|Add8~7 )))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[4]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add8~7 ),
	.combout(\U_TOP|U_CPU|Add8~8_combout ),
	.cout(\U_TOP|U_CPU|Add8~9 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~8 .lut_mask = 16'h698E;
defparam \U_TOP|U_CPU|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~10 (
// Equation(s):
// \U_TOP|U_CPU|Add8~10_combout  = (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[5]~2_combout  & (\U_TOP|U_CPU|Add8~9  & VCC)) # (!\U_TOP|U_CPU|aluinx[5]~2_combout  & (!\U_TOP|U_CPU|Add8~9 )))) # (!\U_TOP|U_CPU|Selector11~2_combout  & 
// ((\U_TOP|U_CPU|aluinx[5]~2_combout  & (!\U_TOP|U_CPU|Add8~9 )) # (!\U_TOP|U_CPU|aluinx[5]~2_combout  & ((\U_TOP|U_CPU|Add8~9 ) # (GND)))))
// \U_TOP|U_CPU|Add8~11  = CARRY((\U_TOP|U_CPU|Selector11~2_combout  & (!\U_TOP|U_CPU|aluinx[5]~2_combout  & !\U_TOP|U_CPU|Add8~9 )) # (!\U_TOP|U_CPU|Selector11~2_combout  & ((!\U_TOP|U_CPU|Add8~9 ) # (!\U_TOP|U_CPU|aluinx[5]~2_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[5]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add8~9 ),
	.combout(\U_TOP|U_CPU|Add8~10_combout ),
	.cout(\U_TOP|U_CPU|Add8~11 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~10 .lut_mask = 16'h9617;
defparam \U_TOP|U_CPU|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~22 (
// Equation(s):
// \U_TOP|U_CPU|Add8~22_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~10_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|aluinx[5]~2_combout  & ((\U_TOP|U_CPU|Selector11~2_combout ))))

	.dataa(\U_TOP|U_CPU|aluinx[5]~2_combout ),
	.datab(\U_TOP|U_CPU|alufunc~2_combout ),
	.datac(\U_TOP|U_CPU|Add8~10_combout ),
	.datad(\U_TOP|U_CPU|Selector11~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~22 .lut_mask = 16'hE2C0;
defparam \U_TOP|U_CPU|Add8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N9
dffeas \U_TOP|U_UART|div1[5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~22_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N29
dffeas \U_TOP|U_CPU|ir_data_keep[6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [6]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~6 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~6 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~14 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~14 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0])) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & 
// ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~14_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~6_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~6_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~14_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42 .lut_mask = 16'hDC98;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N29
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~22 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~22 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~30 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~30 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42_combout  & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~30_q ) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1])))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~22_q  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~42_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~22_q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~30_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43 .lut_mask = 16'hE4AA;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[6]~16 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[6]~16_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_CPU|ir_data_keep [6])) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43_combout ))))) # 
// (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data[7]~6_combout ))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.datac(\U_TOP|U_CPU|ir_data_keep [6]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~43_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[6]~16 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|ir_data[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N19
dffeas \U_TOP|U_UART|div1[6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~14_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[6] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[6] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [6] = (\U_TOP|U_CPU|ir_data[6]~16_combout  & ((\U_TOP|U_UART|div0 [6]) # ((!\U_TOP|U_CPU|ir_data[7]~3_combout )))) # (!\U_TOP|U_CPU|ir_data[6]~16_combout  & (((\U_TOP|U_UART|div1 [6] & \U_TOP|U_CPU|ir_data[7]~3_combout ))))

	.dataa(\U_TOP|U_UART|div0 [6]),
	.datab(\U_TOP|U_CPU|ir_data[6]~16_combout ),
	.datac(\U_TOP|U_UART|div1 [6]),
	.datad(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [6]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[6] .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|ir_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \U_TOP|U_CPU|dr_data_keep[6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[6]~48_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \U_TOP|U_CACHE|bus_pend_rdata[22] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [6]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[22] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N11
dffeas \U_TOP|U_CACHE|bus_pend_rdata[6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [6]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \U_TOP|U_CACHE|bus_pend_rdata[14] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [6]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[6]~43 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[6]~43_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (((\U_TOP|U_CACHE|bus_pend_rdata [14]) # (\U_TOP|U_CACHE|dm_mis_dphase_addr [1])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [6] & 
// ((!\U_TOP|U_CACHE|dm_mis_dphase_addr [1]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [6]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [14]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[6]~43 .lut_mask = 16'hCCE2;
defparam \U_TOP|U_CPU|dr_data[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[6]~44 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[6]~44_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CPU|dr_data[6]~43_combout  & (\U_TOP|U_RAM|qspi_rxd [6])) # (!\U_TOP|U_CPU|dr_data[6]~43_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [22]))))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CPU|dr_data[6]~43_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datab(\U_TOP|U_RAM|qspi_rxd [6]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [22]),
	.datad(\U_TOP|U_CPU|dr_data[6]~43_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[6]~44 .lut_mask = 16'hDDA0;
defparam \U_TOP|U_CPU|dr_data[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[6]~45 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[6]~45_combout  = (\U_TOP|U_CPU|dr_data~4_combout  & (\U_TOP|U_CPU|dr_data[0]~1_combout  & ((\U_TOP|U_CPU|dr_data[6]~44_combout )))) # (!\U_TOP|U_CPU|dr_data~4_combout  & ((\U_TOP|U_CPU|dr_data_keep [6]) # 
// ((\U_TOP|U_CPU|dr_data[0]~1_combout  & \U_TOP|U_CPU|dr_data[6]~44_combout ))))

	.dataa(\U_TOP|U_CPU|dr_data~4_combout ),
	.datab(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data_keep [6]),
	.datad(\U_TOP|U_CPU|dr_data[6]~44_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[6]~45 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CPU|dr_data[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~2 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~2_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|Add8~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|Add8~14_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~2 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[6]~27 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[6]~27_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [6])) # (!\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [6])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [6]),
	.datab(\U_TOP|U_CACHE|dc_d~34_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [6]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[6]~27 .lut_mask = 16'hBB88;
defparam \U_TOP|U_CACHE|dc_d[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~2 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~2_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|Add8~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|always6~2_combout ),
	.datad(\U_TOP|U_CPU|Add8~14_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~2 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d [6])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [6])) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata [6])))))

	.dataa(\U_TOP|U_CACHE|dc_d [6]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_wdata [6]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2 .lut_mask = 16'hAAAC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \U_TOP|U_CACHE|dc_d[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[6]~27_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[14]~26 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[14]~26_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [6])) # (!\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [14])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [6]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [14]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|Equal23~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[14]~26 .lut_mask = 16'hAACC;
defparam \U_TOP|U_CACHE|dc_d[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [14]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [6])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [14]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_wdata [6]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [14]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28 .lut_mask = 16'hFD08;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \U_TOP|U_CACHE|dc_d[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[14]~26_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[6]~46 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[6]~46_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [14]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [6]))))

	.dataa(\U_TOP|U_CACHE|dc_d [6]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dc_d [14]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[6]~46 .lut_mask = 16'hFC22;
defparam \U_TOP|U_CPU|dr_data[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[30]~25 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[30]~25_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [6])) # (!\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_RAM|qspi_rxd [6])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [6]),
	.datab(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [6]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[30]~25 .lut_mask = 16'hBB88;
defparam \U_TOP|U_CACHE|dc_d[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [6])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d 
// [30]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [30]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_wdata [6]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [30]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27 .lut_mask = 16'hDF80;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \U_TOP|U_CACHE|dc_d[30] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[30]~25_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[30] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[22]~24 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[22]~24_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [6]))) # (!\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [22]))

	.dataa(\U_TOP|U_CACHE|Equal23~0_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [22]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [6]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[22]~24 .lut_mask = 16'hEE44;
defparam \U_TOP|U_CACHE|dc_d[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (((\U_TOP|U_CACHE|dc_d [22])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [6])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dc_d [22])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_wdata [6]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [22]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26 .lut_mask = 16'hEF40;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \U_TOP|U_CACHE|dc_d[22] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[22]~24_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[22] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[6]~47 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[6]~47_combout  = (\U_TOP|U_CPU|dr_data[6]~46_combout  & ((\U_TOP|U_CACHE|dc_d [30]) # ((!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[6]~46_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & 
// \U_TOP|U_CACHE|dc_d [22]))))

	.dataa(\U_TOP|U_CPU|dr_data[6]~46_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [30]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [22]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[6]~47 .lut_mask = 16'hDA8A;
defparam \U_TOP|U_CPU|dr_data[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[6]~48 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[6]~48_combout  = (\U_TOP|U_CPU|dr_data[6]~45_combout ) # ((\U_TOP|U_CPU|dr_data[0]~6_combout  & \U_TOP|U_CPU|dr_data[6]~47_combout ))

	.dataa(\U_TOP|U_CPU|dr_data[6]~45_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|dr_data[0]~6_combout ),
	.datad(\U_TOP|U_CPU|dr_data[6]~47_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[6]~48 .lut_mask = 16'hFAAA;
defparam \U_TOP|U_CPU|dr_data[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[6]~8 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[6]~8_combout  = (\U_TOP|U_CPU|ir_data [6] & ((\U_TOP|U_CPU|aluinx[7]~1_combout ) # ((\U_TOP|U_CPU|dr_data[6]~48_combout  & \U_TOP|U_CPU|WideOr17~2_combout )))) # (!\U_TOP|U_CPU|ir_data [6] & (((\U_TOP|U_CPU|dr_data[6]~48_combout  & 
// \U_TOP|U_CPU|WideOr17~2_combout ))))

	.dataa(\U_TOP|U_CPU|ir_data [6]),
	.datab(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data[6]~48_combout ),
	.datad(\U_TOP|U_CPU|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[6]~8 .lut_mask = 16'hF888;
defparam \U_TOP|U_CPU|aluinx[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~12 (
// Equation(s):
// \U_TOP|U_CPU|Add8~12_combout  = ((\U_TOP|U_CPU|Selector11~2_combout  $ (\U_TOP|U_CPU|aluinx[6]~8_combout  $ (!\U_TOP|U_CPU|Add8~11 )))) # (GND)
// \U_TOP|U_CPU|Add8~13  = CARRY((\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[6]~8_combout ) # (!\U_TOP|U_CPU|Add8~11 ))) # (!\U_TOP|U_CPU|Selector11~2_combout  & (\U_TOP|U_CPU|aluinx[6]~8_combout  & !\U_TOP|U_CPU|Add8~11 )))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add8~11 ),
	.combout(\U_TOP|U_CPU|Add8~12_combout ),
	.cout(\U_TOP|U_CPU|Add8~13 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~12 .lut_mask = 16'h698E;
defparam \U_TOP|U_CPU|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~14 (
// Equation(s):
// \U_TOP|U_CPU|Add8~14_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~12_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[6]~8_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|alufunc~2_combout ),
	.datac(\U_TOP|U_CPU|Add8~12_combout ),
	.datad(\U_TOP|U_CPU|aluinx[6]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~14 .lut_mask = 16'hE2C0;
defparam \U_TOP|U_CPU|Add8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N5
dffeas \U_TOP|U_UART|div0[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|Add8~14_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[6] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[0]~8 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[0]~8_combout  = \U_TOP|U_UART|BRG|ps [0] $ (VCC)
// \U_TOP|U_UART|BRG|ps[0]~9  = CARRY(\U_TOP|U_UART|BRG|ps [0])

	.dataa(\U_TOP|U_UART|BRG|ps [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|ps[0]~8_combout ),
	.cout(\U_TOP|U_UART|BRG|ps[0]~9 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[0]~8 .lut_mask = 16'h55AA;
defparam \U_TOP|U_UART|BRG|ps[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y2_N13
dffeas \U_TOP|U_UART|BRG|ps[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[0]~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[1]~10 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[1]~10_combout  = (\U_TOP|U_UART|BRG|ps [1] & (!\U_TOP|U_UART|BRG|ps[0]~9 )) # (!\U_TOP|U_UART|BRG|ps [1] & ((\U_TOP|U_UART|BRG|ps[0]~9 ) # (GND)))
// \U_TOP|U_UART|BRG|ps[1]~11  = CARRY((!\U_TOP|U_UART|BRG|ps[0]~9 ) # (!\U_TOP|U_UART|BRG|ps [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|ps [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|ps[0]~9 ),
	.combout(\U_TOP|U_UART|BRG|ps[1]~10_combout ),
	.cout(\U_TOP|U_UART|BRG|ps[1]~11 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[1]~10 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_UART|BRG|ps[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N15
dffeas \U_TOP|U_UART|BRG|ps[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[1]~10_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[2]~12 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[2]~12_combout  = (\U_TOP|U_UART|BRG|ps [2] & (\U_TOP|U_UART|BRG|ps[1]~11  $ (GND))) # (!\U_TOP|U_UART|BRG|ps [2] & (!\U_TOP|U_UART|BRG|ps[1]~11  & VCC))
// \U_TOP|U_UART|BRG|ps[2]~13  = CARRY((\U_TOP|U_UART|BRG|ps [2] & !\U_TOP|U_UART|BRG|ps[1]~11 ))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|ps [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|ps[1]~11 ),
	.combout(\U_TOP|U_UART|BRG|ps[2]~12_combout ),
	.cout(\U_TOP|U_UART|BRG|ps[2]~13 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[2]~12 .lut_mask = 16'hC30C;
defparam \U_TOP|U_UART|BRG|ps[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N17
dffeas \U_TOP|U_UART|BRG|ps[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[2]~12_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[3]~14 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[3]~14_combout  = (\U_TOP|U_UART|BRG|ps [3] & (!\U_TOP|U_UART|BRG|ps[2]~13 )) # (!\U_TOP|U_UART|BRG|ps [3] & ((\U_TOP|U_UART|BRG|ps[2]~13 ) # (GND)))
// \U_TOP|U_UART|BRG|ps[3]~15  = CARRY((!\U_TOP|U_UART|BRG|ps[2]~13 ) # (!\U_TOP|U_UART|BRG|ps [3]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|ps [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|ps[2]~13 ),
	.combout(\U_TOP|U_UART|BRG|ps[3]~14_combout ),
	.cout(\U_TOP|U_UART|BRG|ps[3]~15 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[3]~14 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_UART|BRG|ps[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N19
dffeas \U_TOP|U_UART|BRG|ps[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[3]~14_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[4]~16 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[4]~16_combout  = (\U_TOP|U_UART|BRG|ps [4] & (\U_TOP|U_UART|BRG|ps[3]~15  $ (GND))) # (!\U_TOP|U_UART|BRG|ps [4] & (!\U_TOP|U_UART|BRG|ps[3]~15  & VCC))
// \U_TOP|U_UART|BRG|ps[4]~17  = CARRY((\U_TOP|U_UART|BRG|ps [4] & !\U_TOP|U_UART|BRG|ps[3]~15 ))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|ps [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|ps[3]~15 ),
	.combout(\U_TOP|U_UART|BRG|ps[4]~16_combout ),
	.cout(\U_TOP|U_UART|BRG|ps[4]~17 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[4]~16 .lut_mask = 16'hC30C;
defparam \U_TOP|U_UART|BRG|ps[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N21
dffeas \U_TOP|U_UART|BRG|ps[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[4]~16_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[5]~18 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[5]~18_combout  = (\U_TOP|U_UART|BRG|ps [5] & (!\U_TOP|U_UART|BRG|ps[4]~17 )) # (!\U_TOP|U_UART|BRG|ps [5] & ((\U_TOP|U_UART|BRG|ps[4]~17 ) # (GND)))
// \U_TOP|U_UART|BRG|ps[5]~19  = CARRY((!\U_TOP|U_UART|BRG|ps[4]~17 ) # (!\U_TOP|U_UART|BRG|ps [5]))

	.dataa(\U_TOP|U_UART|BRG|ps [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|ps[4]~17 ),
	.combout(\U_TOP|U_UART|BRG|ps[5]~18_combout ),
	.cout(\U_TOP|U_UART|BRG|ps[5]~19 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[5]~18 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_UART|BRG|ps[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N23
dffeas \U_TOP|U_UART|BRG|ps[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[5]~18_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[6]~20 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[6]~20_combout  = (\U_TOP|U_UART|BRG|ps [6] & (\U_TOP|U_UART|BRG|ps[5]~19  $ (GND))) # (!\U_TOP|U_UART|BRG|ps [6] & (!\U_TOP|U_UART|BRG|ps[5]~19  & VCC))
// \U_TOP|U_UART|BRG|ps[6]~21  = CARRY((\U_TOP|U_UART|BRG|ps [6] & !\U_TOP|U_UART|BRG|ps[5]~19 ))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|ps [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|ps[5]~19 ),
	.combout(\U_TOP|U_UART|BRG|ps[6]~20_combout ),
	.cout(\U_TOP|U_UART|BRG|ps[6]~21 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[6]~20 .lut_mask = 16'hC30C;
defparam \U_TOP|U_UART|BRG|ps[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N25
dffeas \U_TOP|U_UART|BRG|ps[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[6]~20_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[6] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|ps[7]~22 (
// Equation(s):
// \U_TOP|U_UART|BRG|ps[7]~22_combout  = \U_TOP|U_UART|BRG|ps [7] $ (\U_TOP|U_UART|BRG|ps[6]~21 )

	.dataa(\U_TOP|U_UART|BRG|ps [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_TOP|U_UART|BRG|ps[6]~21 ),
	.combout(\U_TOP|U_UART|BRG|ps[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[7]~22 .lut_mask = 16'h5A5A;
defparam \U_TOP|U_UART|BRG|ps[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y2_N27
dffeas \U_TOP|U_UART|BRG|ps[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|ps[7]~22_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|ps_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps[7] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y4_N29
dffeas \U_TOP|U_UART|div1[7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~17_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[7] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N15
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~23 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~23 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N3
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~7 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~7 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1])))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~23_q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~7_q )))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~23_q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~7_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44 .lut_mask = 16'hEE30;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N31
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~31 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~31 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~15 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~15 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44_combout  & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~31_q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~15_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~44_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~31_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~15_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45 .lut_mask = 16'hE6A2;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N7
dffeas \U_TOP|U_CPU|ir_data_keep[7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7]~17 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[7]~17_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_CPU|ir_data_keep [7]))) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45_combout )))) # 
// (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (((\U_TOP|U_CPU|ir_data[7]~6_combout ))))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~45_combout ),
	.datac(\U_TOP|U_CPU|ir_data_keep [7]),
	.datad(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7]~17 .lut_mask = 16'hF588;
defparam \U_TOP|U_CPU|ir_data[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [7] = (\U_TOP|U_CPU|ir_data[7]~3_combout  & ((\U_TOP|U_CPU|ir_data[7]~17_combout  & (\U_TOP|U_UART|div0 [7])) # (!\U_TOP|U_CPU|ir_data[7]~17_combout  & ((\U_TOP|U_UART|div1 [7]))))) # (!\U_TOP|U_CPU|ir_data[7]~3_combout  & 
// (((\U_TOP|U_CPU|ir_data[7]~17_combout ))))

	.dataa(\U_TOP|U_UART|div0 [7]),
	.datab(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.datac(\U_TOP|U_UART|div1 [7]),
	.datad(\U_TOP|U_CPU|ir_data[7]~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [7]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7] .lut_mask = 16'hBBC0;
defparam \U_TOP|U_CPU|ir_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~3 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~3_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|Add8~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|Add8~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~3 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \U_TOP|U_RAM|qspi_rxd[7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd_temp [3]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[7] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[31]~29 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[31]~29_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [7])) # (!\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_RAM|qspi_rxd [7])))

	.dataa(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[31]~29 .lut_mask = 16'hDD88;
defparam \U_TOP|U_CACHE|dc_d[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~3 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~3_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|Add8~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|always6~2_combout ),
	.datad(\U_TOP|U_CPU|Add8~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~3 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [7])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d 
// [31]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [31]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [7]),
	.datab(\U_TOP|U_CACHE|dc_d [31]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30 .lut_mask = 16'hACCC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \U_TOP|U_CACHE|dc_d[31] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[31]~29_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[31] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N23
dffeas \U_TOP|U_CACHE|bus_pend_rdata[7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[7]~31 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[7]~31_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]))) # (!\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [7]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [7]),
	.datab(\U_TOP|U_CACHE|dc_d~34_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[7]~31 .lut_mask = 16'hEE22;
defparam \U_TOP|U_CACHE|dc_d[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [7])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [7]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [7]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [7]),
	.datab(\U_TOP|U_CACHE|dc_d [7]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3 .lut_mask = 16'hCCCA;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \U_TOP|U_CACHE|dc_d[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[7]~31_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \U_TOP|U_CACHE|bus_pend_rdata[15] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[15]~30 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[15]~30_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]))) # (!\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [15]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [15]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|Equal23~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[15]~30 .lut_mask = 16'hCCAA;
defparam \U_TOP|U_CACHE|dc_d[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d [15])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [7]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [15]))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dc_d [15]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_wdata [7]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31 .lut_mask = 16'hCCE4;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \U_TOP|U_CACHE|dc_d[15] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[15]~30_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[7]~52 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[7]~52_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [15]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [7]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|dc_d [7]),
	.datac(\U_TOP|U_CACHE|dc_d [15]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[7]~52 .lut_mask = 16'hFA44;
defparam \U_TOP|U_CPU|dr_data[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \U_TOP|U_CACHE|bus_pend_rdata[23] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[23] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[23]~28 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[23]~28_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]))) # (!\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [23]))

	.dataa(\U_TOP|U_CACHE|Equal23~0_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [23]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[23]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[23]~28 .lut_mask = 16'hEE44;
defparam \U_TOP|U_CACHE|dc_d[23]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [23])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [7]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d [23]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dc_d [23]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_wdata [7]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29 .lut_mask = 16'hD8CC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \U_TOP|U_CACHE|dc_d[23] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[23]~28_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[23] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[7]~53 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[7]~53_combout  = (\U_TOP|U_CPU|dr_data[7]~52_combout  & ((\U_TOP|U_CACHE|dc_d [31]) # ((!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[7]~52_combout  & (((\U_TOP|U_CACHE|dc_d [23] & 
// \U_TOP|U_CACHE|dm_hit_dphase_addr [1]))))

	.dataa(\U_TOP|U_CACHE|dc_d [31]),
	.datab(\U_TOP|U_CPU|dr_data[7]~52_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [23]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[7]~53 .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|dr_data[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \U_TOP|U_CPU|dr_data_keep[7] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[7]~54_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[7]~49 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[7]~49_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [15]))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [7]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [7]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [15]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[7]~49 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CPU|dr_data[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[7]~50 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[7]~50_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CPU|dr_data[7]~49_combout  & (\U_TOP|U_RAM|qspi_rxd [7])) # (!\U_TOP|U_CPU|dr_data[7]~49_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [23]))))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CPU|dr_data[7]~49_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datab(\U_TOP|U_RAM|qspi_rxd [7]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [23]),
	.datad(\U_TOP|U_CPU|dr_data[7]~49_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[7]~50 .lut_mask = 16'hDDA0;
defparam \U_TOP|U_CPU|dr_data[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[7]~51 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[7]~51_combout  = (\U_TOP|U_CPU|dr_data~4_combout  & (\U_TOP|U_CPU|dr_data[0]~1_combout  & ((\U_TOP|U_CPU|dr_data[7]~50_combout )))) # (!\U_TOP|U_CPU|dr_data~4_combout  & ((\U_TOP|U_CPU|dr_data_keep [7]) # 
// ((\U_TOP|U_CPU|dr_data[0]~1_combout  & \U_TOP|U_CPU|dr_data[7]~50_combout ))))

	.dataa(\U_TOP|U_CPU|dr_data~4_combout ),
	.datab(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data_keep [7]),
	.datad(\U_TOP|U_CPU|dr_data[7]~50_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[7]~51 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CPU|dr_data[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[7]~54 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[7]~54_combout  = (\U_TOP|U_CPU|dr_data[7]~51_combout ) # ((\U_TOP|U_CPU|dr_data[7]~53_combout  & \U_TOP|U_CPU|dr_data[0]~6_combout ))

	.dataa(\U_TOP|U_CPU|dr_data[7]~53_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|dr_data[0]~6_combout ),
	.datad(\U_TOP|U_CPU|dr_data[7]~51_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[7]~54 .lut_mask = 16'hFFA0;
defparam \U_TOP|U_CPU|dr_data[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[7]~9 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[7]~9_combout  = (\U_TOP|U_CPU|ir_data [7] & ((\U_TOP|U_CPU|aluinx[7]~1_combout ) # ((\U_TOP|U_CPU|dr_data[7]~54_combout  & \U_TOP|U_CPU|WideOr17~2_combout )))) # (!\U_TOP|U_CPU|ir_data [7] & (((\U_TOP|U_CPU|dr_data[7]~54_combout  & 
// \U_TOP|U_CPU|WideOr17~2_combout ))))

	.dataa(\U_TOP|U_CPU|ir_data [7]),
	.datab(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data[7]~54_combout ),
	.datad(\U_TOP|U_CPU|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[7]~9 .lut_mask = 16'hF888;
defparam \U_TOP|U_CPU|aluinx[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~15 (
// Equation(s):
// \U_TOP|U_CPU|Add8~15_combout  = \U_TOP|U_CPU|aluinx[7]~9_combout  $ (\U_TOP|U_CPU|Add8~13  $ (\U_TOP|U_CPU|Selector11~2_combout ))

	.dataa(\U_TOP|U_CPU|aluinx[7]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|Selector11~2_combout ),
	.cin(\U_TOP|U_CPU|Add8~13 ),
	.combout(\U_TOP|U_CPU|Add8~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~15 .lut_mask = 16'hA55A;
defparam \U_TOP|U_CPU|Add8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~17 (
// Equation(s):
// \U_TOP|U_CPU|Add8~17_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~15_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|aluinx[7]~9_combout  & ((\U_TOP|U_CPU|Selector11~2_combout ))))

	.dataa(\U_TOP|U_CPU|aluinx[7]~9_combout ),
	.datab(\U_TOP|U_CPU|alufunc~2_combout ),
	.datac(\U_TOP|U_CPU|Add8~15_combout ),
	.datad(\U_TOP|U_CPU|Selector11~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~17 .lut_mask = 16'hE2C0;
defparam \U_TOP|U_CPU|Add8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N31
dffeas \U_TOP|U_UART|div0[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|Add8~17_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[7] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal0~3 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal0~3_combout  = (\U_TOP|U_UART|div0 [6] & (\U_TOP|U_UART|BRG|ps [6] & (\U_TOP|U_UART|BRG|ps [7] $ (!\U_TOP|U_UART|div0 [7])))) # (!\U_TOP|U_UART|div0 [6] & (!\U_TOP|U_UART|BRG|ps [6] & (\U_TOP|U_UART|BRG|ps [7] $ (!\U_TOP|U_UART|div0 
// [7]))))

	.dataa(\U_TOP|U_UART|div0 [6]),
	.datab(\U_TOP|U_UART|BRG|ps [6]),
	.datac(\U_TOP|U_UART|BRG|ps [7]),
	.datad(\U_TOP|U_UART|div0 [7]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal0~3 .lut_mask = 16'h9009;
defparam \U_TOP|U_UART|BRG|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~23 (
// Equation(s):
// \U_TOP|U_CPU|Add8~23_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~8_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|Selector11~2_combout  & (\U_TOP|U_CPU|aluinx[4]~3_combout )))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|alufunc~2_combout ),
	.datac(\U_TOP|U_CPU|aluinx[4]~3_combout ),
	.datad(\U_TOP|U_CPU|Add8~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~23 .lut_mask = 16'hEC20;
defparam \U_TOP|U_CPU|Add8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|div0[4]~feeder (
// Equation(s):
// \U_TOP|U_UART|div0[4]~feeder_combout  = \U_TOP|U_CPU|Add8~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|Add8~23_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|div0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|div0[4]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|div0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \U_TOP|U_UART|div0[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|div0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal0~2 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal0~2_combout  = (\U_TOP|U_UART|div0 [5] & (\U_TOP|U_UART|BRG|ps [5] & (\U_TOP|U_UART|div0 [4] $ (!\U_TOP|U_UART|BRG|ps [4])))) # (!\U_TOP|U_UART|div0 [5] & (!\U_TOP|U_UART|BRG|ps [5] & (\U_TOP|U_UART|div0 [4] $ (!\U_TOP|U_UART|BRG|ps 
// [4]))))

	.dataa(\U_TOP|U_UART|div0 [5]),
	.datab(\U_TOP|U_UART|div0 [4]),
	.datac(\U_TOP|U_UART|BRG|ps [5]),
	.datad(\U_TOP|U_UART|BRG|ps [4]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal0~2 .lut_mask = 16'h8421;
defparam \U_TOP|U_UART|BRG|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N11
dffeas \U_TOP|U_UART|div0[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~19_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div0_aphase~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div0[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal0~0 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal0~0_combout  = (\U_TOP|U_UART|div0 [1] & (\U_TOP|U_UART|BRG|ps [1] & (\U_TOP|U_UART|BRG|ps [0] $ (!\U_TOP|U_UART|div0 [0])))) # (!\U_TOP|U_UART|div0 [1] & (!\U_TOP|U_UART|BRG|ps [1] & (\U_TOP|U_UART|BRG|ps [0] $ (!\U_TOP|U_UART|div0 
// [0]))))

	.dataa(\U_TOP|U_UART|div0 [1]),
	.datab(\U_TOP|U_UART|BRG|ps [0]),
	.datac(\U_TOP|U_UART|div0 [0]),
	.datad(\U_TOP|U_UART|BRG|ps [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal0~0 .lut_mask = 16'h8241;
defparam \U_TOP|U_UART|BRG|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal0~1 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal0~1_combout  = (\U_TOP|U_UART|div0 [3] & (\U_TOP|U_UART|BRG|ps [3] & (\U_TOP|U_UART|div0 [2] $ (!\U_TOP|U_UART|BRG|ps [2])))) # (!\U_TOP|U_UART|div0 [3] & (!\U_TOP|U_UART|BRG|ps [3] & (\U_TOP|U_UART|div0 [2] $ (!\U_TOP|U_UART|BRG|ps 
// [2]))))

	.dataa(\U_TOP|U_UART|div0 [3]),
	.datab(\U_TOP|U_UART|BRG|ps [3]),
	.datac(\U_TOP|U_UART|div0 [2]),
	.datad(\U_TOP|U_UART|BRG|ps [2]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal0~1 .lut_mask = 16'h9009;
defparam \U_TOP|U_UART|BRG|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal0~4 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal0~4_combout  = (\U_TOP|U_UART|BRG|Equal0~3_combout  & (\U_TOP|U_UART|BRG|Equal0~2_combout  & (\U_TOP|U_UART|BRG|Equal0~0_combout  & \U_TOP|U_UART|BRG|Equal0~1_combout )))

	.dataa(\U_TOP|U_UART|BRG|Equal0~3_combout ),
	.datab(\U_TOP|U_UART|BRG|Equal0~2_combout ),
	.datac(\U_TOP|U_UART|BRG|Equal0~0_combout ),
	.datad(\U_TOP|U_UART|BRG|Equal0~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal0~4 .lut_mask = 16'h8000;
defparam \U_TOP|U_UART|BRG|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y2_N1
dffeas \U_TOP|U_UART|BRG|ps_clr (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|ps_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|ps_clr .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|ps_clr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[0]~8 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[0]~8_combout  = (\U_TOP|U_UART|BRG|br_cnt [0] & (\U_TOP|U_UART|BRG|ps_clr~q  $ (VCC))) # (!\U_TOP|U_UART|BRG|br_cnt [0] & (\U_TOP|U_UART|BRG|ps_clr~q  & VCC))
// \U_TOP|U_UART|BRG|br_cnt[0]~9  = CARRY((\U_TOP|U_UART|BRG|br_cnt [0] & \U_TOP|U_UART|BRG|ps_clr~q ))

	.dataa(\U_TOP|U_UART|BRG|br_cnt [0]),
	.datab(\U_TOP|U_UART|BRG|ps_clr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|br_cnt[0]~8_combout ),
	.cout(\U_TOP|U_UART|BRG|br_cnt[0]~9 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[0]~8 .lut_mask = 16'h6688;
defparam \U_TOP|U_UART|BRG|br_cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \U_TOP|U_UART|BRG|br_cnt[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[1]~10 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[1]~10_combout  = (\U_TOP|U_UART|BRG|br_cnt [1] & (!\U_TOP|U_UART|BRG|br_cnt[0]~9 )) # (!\U_TOP|U_UART|BRG|br_cnt [1] & ((\U_TOP|U_UART|BRG|br_cnt[0]~9 ) # (GND)))
// \U_TOP|U_UART|BRG|br_cnt[1]~11  = CARRY((!\U_TOP|U_UART|BRG|br_cnt[0]~9 ) # (!\U_TOP|U_UART|BRG|br_cnt [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|br_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|br_cnt[0]~9 ),
	.combout(\U_TOP|U_UART|BRG|br_cnt[1]~10_combout ),
	.cout(\U_TOP|U_UART|BRG|br_cnt[1]~11 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[1]~10 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_UART|BRG|br_cnt[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N15
dffeas \U_TOP|U_UART|BRG|br_cnt[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[1]~10_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[2]~12 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[2]~12_combout  = (\U_TOP|U_UART|BRG|br_cnt [2] & (\U_TOP|U_UART|BRG|br_cnt[1]~11  $ (GND))) # (!\U_TOP|U_UART|BRG|br_cnt [2] & (!\U_TOP|U_UART|BRG|br_cnt[1]~11  & VCC))
// \U_TOP|U_UART|BRG|br_cnt[2]~13  = CARRY((\U_TOP|U_UART|BRG|br_cnt [2] & !\U_TOP|U_UART|BRG|br_cnt[1]~11 ))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|br_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|br_cnt[1]~11 ),
	.combout(\U_TOP|U_UART|BRG|br_cnt[2]~12_combout ),
	.cout(\U_TOP|U_UART|BRG|br_cnt[2]~13 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[2]~12 .lut_mask = 16'hC30C;
defparam \U_TOP|U_UART|BRG|br_cnt[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \U_TOP|U_UART|BRG|br_cnt[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[2]~12_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[3]~14 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[3]~14_combout  = (\U_TOP|U_UART|BRG|br_cnt [3] & (!\U_TOP|U_UART|BRG|br_cnt[2]~13 )) # (!\U_TOP|U_UART|BRG|br_cnt [3] & ((\U_TOP|U_UART|BRG|br_cnt[2]~13 ) # (GND)))
// \U_TOP|U_UART|BRG|br_cnt[3]~15  = CARRY((!\U_TOP|U_UART|BRG|br_cnt[2]~13 ) # (!\U_TOP|U_UART|BRG|br_cnt [3]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|br_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|br_cnt[2]~13 ),
	.combout(\U_TOP|U_UART|BRG|br_cnt[3]~14_combout ),
	.cout(\U_TOP|U_UART|BRG|br_cnt[3]~15 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[3]~14 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_UART|BRG|br_cnt[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N19
dffeas \U_TOP|U_UART|BRG|br_cnt[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[3]~14_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[4]~16 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[4]~16_combout  = (\U_TOP|U_UART|BRG|br_cnt [4] & (\U_TOP|U_UART|BRG|br_cnt[3]~15  $ (GND))) # (!\U_TOP|U_UART|BRG|br_cnt [4] & (!\U_TOP|U_UART|BRG|br_cnt[3]~15  & VCC))
// \U_TOP|U_UART|BRG|br_cnt[4]~17  = CARRY((\U_TOP|U_UART|BRG|br_cnt [4] & !\U_TOP|U_UART|BRG|br_cnt[3]~15 ))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|br_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|br_cnt[3]~15 ),
	.combout(\U_TOP|U_UART|BRG|br_cnt[4]~16_combout ),
	.cout(\U_TOP|U_UART|BRG|br_cnt[4]~17 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[4]~16 .lut_mask = 16'hC30C;
defparam \U_TOP|U_UART|BRG|br_cnt[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N21
dffeas \U_TOP|U_UART|BRG|br_cnt[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[4]~16_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[5]~18 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[5]~18_combout  = (\U_TOP|U_UART|BRG|br_cnt [5] & (!\U_TOP|U_UART|BRG|br_cnt[4]~17 )) # (!\U_TOP|U_UART|BRG|br_cnt [5] & ((\U_TOP|U_UART|BRG|br_cnt[4]~17 ) # (GND)))
// \U_TOP|U_UART|BRG|br_cnt[5]~19  = CARRY((!\U_TOP|U_UART|BRG|br_cnt[4]~17 ) # (!\U_TOP|U_UART|BRG|br_cnt [5]))

	.dataa(\U_TOP|U_UART|BRG|br_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|br_cnt[4]~17 ),
	.combout(\U_TOP|U_UART|BRG|br_cnt[5]~18_combout ),
	.cout(\U_TOP|U_UART|BRG|br_cnt[5]~19 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[5]~18 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_UART|BRG|br_cnt[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \U_TOP|U_UART|BRG|br_cnt[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[5]~18_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N27
dffeas \U_TOP|U_UART|div1[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~23_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal1~2 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal1~2_combout  = (\U_TOP|U_UART|div1 [5] & (\U_TOP|U_UART|BRG|br_cnt [5] & (\U_TOP|U_UART|BRG|br_cnt [4] $ (!\U_TOP|U_UART|div1 [4])))) # (!\U_TOP|U_UART|div1 [5] & (!\U_TOP|U_UART|BRG|br_cnt [5] & (\U_TOP|U_UART|BRG|br_cnt [4] $ 
// (!\U_TOP|U_UART|div1 [4]))))

	.dataa(\U_TOP|U_UART|div1 [5]),
	.datab(\U_TOP|U_UART|BRG|br_cnt [4]),
	.datac(\U_TOP|U_UART|BRG|br_cnt [5]),
	.datad(\U_TOP|U_UART|div1 [4]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal1~2 .lut_mask = 16'h8421;
defparam \U_TOP|U_UART|BRG|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal1~1 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal1~1_combout  = (\U_TOP|U_UART|BRG|br_cnt [3] & (\U_TOP|U_UART|div1 [3] & (\U_TOP|U_UART|BRG|br_cnt [2] $ (!\U_TOP|U_UART|div1 [2])))) # (!\U_TOP|U_UART|BRG|br_cnt [3] & (!\U_TOP|U_UART|div1 [3] & (\U_TOP|U_UART|BRG|br_cnt [2] $ 
// (!\U_TOP|U_UART|div1 [2]))))

	.dataa(\U_TOP|U_UART|BRG|br_cnt [3]),
	.datab(\U_TOP|U_UART|BRG|br_cnt [2]),
	.datac(\U_TOP|U_UART|div1 [2]),
	.datad(\U_TOP|U_UART|div1 [3]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal1~1 .lut_mask = 16'h8241;
defparam \U_TOP|U_UART|BRG|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[6]~20 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[6]~20_combout  = (\U_TOP|U_UART|BRG|br_cnt [6] & (\U_TOP|U_UART|BRG|br_cnt[5]~19  $ (GND))) # (!\U_TOP|U_UART|BRG|br_cnt [6] & (!\U_TOP|U_UART|BRG|br_cnt[5]~19  & VCC))
// \U_TOP|U_UART|BRG|br_cnt[6]~21  = CARRY((\U_TOP|U_UART|BRG|br_cnt [6] & !\U_TOP|U_UART|BRG|br_cnt[5]~19 ))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|br_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_UART|BRG|br_cnt[5]~19 ),
	.combout(\U_TOP|U_UART|BRG|br_cnt[6]~20_combout ),
	.cout(\U_TOP|U_UART|BRG|br_cnt[6]~21 ));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[6]~20 .lut_mask = 16'hC30C;
defparam \U_TOP|U_UART|BRG|br_cnt[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \U_TOP|U_UART|BRG|br_cnt[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[6]~20_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[6] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|br_cnt[7]~22 (
// Equation(s):
// \U_TOP|U_UART|BRG|br_cnt[7]~22_combout  = \U_TOP|U_UART|BRG|br_cnt [7] $ (\U_TOP|U_UART|BRG|br_cnt[6]~21 )

	.dataa(\U_TOP|U_UART|BRG|br_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_TOP|U_UART|BRG|br_cnt[6]~21 ),
	.combout(\U_TOP|U_UART|BRG|br_cnt[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[7]~22 .lut_mask = 16'h5A5A;
defparam \U_TOP|U_UART|BRG|br_cnt[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y3_N27
dffeas \U_TOP|U_UART|BRG|br_cnt[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|br_cnt[7]~22_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_UART|BRG|br_clr~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_cnt[7] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal1~3 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal1~3_combout  = (\U_TOP|U_UART|div1 [7] & (\U_TOP|U_UART|BRG|br_cnt [7] & (\U_TOP|U_UART|BRG|br_cnt [6] $ (!\U_TOP|U_UART|div1 [6])))) # (!\U_TOP|U_UART|div1 [7] & (!\U_TOP|U_UART|BRG|br_cnt [7] & (\U_TOP|U_UART|BRG|br_cnt [6] $ 
// (!\U_TOP|U_UART|div1 [6]))))

	.dataa(\U_TOP|U_UART|div1 [7]),
	.datab(\U_TOP|U_UART|BRG|br_cnt [6]),
	.datac(\U_TOP|U_UART|BRG|br_cnt [7]),
	.datad(\U_TOP|U_UART|div1 [6]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal1~3 .lut_mask = 16'h8421;
defparam \U_TOP|U_UART|BRG|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N15
dffeas \U_TOP|U_UART|div1[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|Add8~19_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|div1_aphase~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|div1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|div1[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|div1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal1~0 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal1~0_combout  = (\U_TOP|U_UART|div1 [0] & (\U_TOP|U_UART|BRG|br_cnt [0] & (\U_TOP|U_UART|div1 [1] $ (!\U_TOP|U_UART|BRG|br_cnt [1])))) # (!\U_TOP|U_UART|div1 [0] & (!\U_TOP|U_UART|BRG|br_cnt [0] & (\U_TOP|U_UART|div1 [1] $ 
// (!\U_TOP|U_UART|BRG|br_cnt [1]))))

	.dataa(\U_TOP|U_UART|div1 [0]),
	.datab(\U_TOP|U_UART|div1 [1]),
	.datac(\U_TOP|U_UART|BRG|br_cnt [1]),
	.datad(\U_TOP|U_UART|BRG|br_cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal1~0 .lut_mask = 16'h8241;
defparam \U_TOP|U_UART|BRG|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal1~4 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal1~4_combout  = (\U_TOP|U_UART|BRG|Equal1~2_combout  & (\U_TOP|U_UART|BRG|Equal1~1_combout  & (\U_TOP|U_UART|BRG|Equal1~3_combout  & \U_TOP|U_UART|BRG|Equal1~0_combout )))

	.dataa(\U_TOP|U_UART|BRG|Equal1~2_combout ),
	.datab(\U_TOP|U_UART|BRG|Equal1~1_combout ),
	.datac(\U_TOP|U_UART|BRG|Equal1~3_combout ),
	.datad(\U_TOP|U_UART|BRG|Equal1~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal1~4 .lut_mask = 16'h8000;
defparam \U_TOP|U_UART|BRG|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \U_TOP|U_UART|BRG|br_clr (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|Equal1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|br_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|br_clr .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|br_clr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|cnt[0]~1 (
// Equation(s):
// \U_TOP|U_UART|BRG|cnt[0]~1_combout  = \U_TOP|U_UART|BRG|cnt [0] $ (((\U_TOP|U_UART|BRG|br_clr~q  & !\U_TOP|U_UART|BRG|sio_ce_x4_r~q )))

	.dataa(\U_TOP|U_UART|BRG|br_clr~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce_x4_r~q ),
	.datac(\U_TOP|U_UART|BRG|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|cnt[0]~1 .lut_mask = 16'hD2D2;
defparam \U_TOP|U_UART|BRG|cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \U_TOP|U_UART|BRG|cnt[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|cnt[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|cnt[1]~0 (
// Equation(s):
// \U_TOP|U_UART|BRG|cnt[1]~0_combout  = \U_TOP|U_UART|BRG|cnt [1] $ (((\U_TOP|U_UART|BRG|br_clr~q  & (!\U_TOP|U_UART|BRG|sio_ce_x4_r~q  & \U_TOP|U_UART|BRG|cnt [0]))))

	.dataa(\U_TOP|U_UART|BRG|br_clr~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce_x4_r~q ),
	.datac(\U_TOP|U_UART|BRG|cnt [1]),
	.datad(\U_TOP|U_UART|BRG|cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|cnt[1]~0 .lut_mask = 16'hD2F0;
defparam \U_TOP|U_UART|BRG|cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N13
dffeas \U_TOP|U_UART|BRG|cnt[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|cnt[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|Equal2~0 (
// Equation(s):
// \U_TOP|U_UART|BRG|Equal2~0_combout  = (!\U_TOP|U_UART|BRG|cnt [0] & !\U_TOP|U_UART|BRG|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|BRG|cnt [0]),
	.datad(\U_TOP|U_UART|BRG|cnt [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|Equal2~0 .lut_mask = 16'h000F;
defparam \U_TOP|U_UART|BRG|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \U_TOP|U_UART|BRG|sio_ce_r (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|sio_ce_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce_r .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|sio_ce_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|BRG|sio_ce~0 (
// Equation(s):
// \U_TOP|U_UART|BRG|sio_ce~0_combout  = (!\U_TOP|U_UART|BRG|cnt [1] & (!\U_TOP|U_UART|BRG|cnt [0] & !\U_TOP|U_UART|BRG|sio_ce_r~q ))

	.dataa(\U_TOP|U_UART|BRG|cnt [1]),
	.datab(gnd),
	.datac(\U_TOP|U_UART|BRG|cnt [0]),
	.datad(\U_TOP|U_UART|BRG|sio_ce_r~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|BRG|sio_ce~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce~0 .lut_mask = 16'h0005;
defparam \U_TOP|U_UART|BRG|sio_ce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N25
dffeas \U_TOP|U_UART|BRG|sio_ce (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|BRG|sio_ce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|BRG|sio_ce~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|BRG|sio_ce .is_wysiwyg = "true";
defparam \U_TOP|U_UART|BRG|sio_ce .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~5 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~5_combout  = ((\U_TOP|U_UART|BRG|sio_ce~q  & \U_TOP|U_UART|U_SASC_TOP|load~q )) # (!\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0])

	.dataa(gnd),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~5 .lut_mask = 16'hCF0F;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout  = (\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|load~q ) # (\U_TOP|U_UART|U_SASC_TOP|shift_en~q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|shift_en~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2 .lut_mask = 16'hCC88;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~4 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~4_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & (!\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1] $ (!\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0])))) # (!\U_TOP|U_UART|U_SASC_TOP|load~q  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1] $ (!\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~4 .lut_mask = 16'h7007;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~3 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~3_combout  = (!\U_TOP|U_UART|U_SASC_TOP|load_e~combout  & (\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [2] $ (((\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1] & !\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0])))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load_e~combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~3 .lut_mask = 16'h5014;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N27
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|Add0~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|Add0~0_combout  = \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [3] $ (((\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]) # ((!\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [2]) # (!\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [3]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|Add0~0 .lut_mask = 16'h40BF;
defparam \U_TOP|U_UART|U_SASC_TOP|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~6 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~6_combout  = ((\U_TOP|U_UART|U_SASC_TOP|load~q  & \U_TOP|U_UART|BRG|sio_ce~q )) # (!\U_TOP|U_UART|U_SASC_TOP|Add0~0_combout )

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|Add0~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~6 .lut_mask = 16'h88FF;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|Equal0~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|Equal0~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]) # ((\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1]) # ((\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [2]) # (\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [3])))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [0]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [1]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [2]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt [3]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|Equal0~0 .lut_mask = 16'hFFFE;
defparam \U_TOP|U_UART|U_SASC_TOP|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|shift_en (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|shift_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|shift_en .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|shift_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty .lut_mask = 16'hCFCF;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|txf_empty_r (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|BRG|sio_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|txf_empty_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|txf_empty_r .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|txf_empty_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|load~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|load~0_combout  = (!\U_TOP|U_UART|U_SASC_TOP|shift_en~q  & \U_TOP|U_UART|U_SASC_TOP|txf_empty_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|shift_en~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|txf_empty_r~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|load~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|load~0 .lut_mask = 16'h0F00;
defparam \U_TOP|U_UART|U_SASC_TOP|load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \U_TOP|U_UART|U_SASC_TOP|load (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|load~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|load .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|load_e (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|load_e~combout  = (\U_TOP|U_UART|BRG|sio_ce~q  & \U_TOP|U_UART|U_SASC_TOP|load~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|load_e~combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|load_e .lut_mask = 16'hF000;
defparam \U_TOP|U_UART|U_SASC_TOP|load_e .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0]~1 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0]~1_combout  = \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] $ (((\U_TOP|U_UART|BRG|sio_ce~q  & \U_TOP|U_UART|U_SASC_TOP|load~q )))

	.dataa(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0]~1 .lut_mask = 16'h5AF0;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0]~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N4
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0]~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0]~0_combout  = \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0] $ (((\U_TOP|U_UART|txd_dphase~q  & ((!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q )))))

	.dataa(\U_TOP|U_UART|txd_dphase~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0]~0 .lut_mask = 16'hD25A;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0]~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1]~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1]~0_combout  = \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] $ (((\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|load~q  & \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]))))

	.dataa(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1]~0 .lut_mask = 16'h78F0;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1]~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1] $ (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1])))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1] $ (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0 .lut_mask = 16'h1824;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|load_e~combout  & (\U_TOP|U_UART|we~0_combout  & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0_combout )))) # (!\U_TOP|U_UART|U_SASC_TOP|load_e~combout  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ) # ((\U_TOP|U_UART|we~0_combout  & \U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0_combout ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load_e~combout ),
	.datab(\U_TOP|U_UART|we~0_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|always3~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~0 .lut_mask = 16'hDC50;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|we~0 (
// Equation(s):
// \U_TOP|U_UART|we~0_combout  = (\U_TOP|U_UART|txd_dphase~q  & ((!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout )))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|txd_dphase~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|we~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|we~0 .lut_mask = 16'h0CCC;
defparam \U_TOP|U_UART|we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1]~1 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1]~1_combout  = \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1] $ (((\U_TOP|U_UART|we~0_combout  & \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0])))

	.dataa(\U_TOP|U_UART|we~0_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1]~1 .lut_mask = 16'h7878;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y3_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1]~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] $ (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0])))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1] & (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] $ (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0 .lut_mask = 16'h8241;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7]~4 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[7]~4_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q  & \U_TOP|U_UART|txd_dphase~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.datad(\U_TOP|U_UART|txd_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7]~4 .lut_mask = 16'hF000;
defparam \U_TOP|U_CPU|ir_data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[7]~5 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[7]~5_combout  = (\U_TOP|U_UART|rxd_dphase~q ) # (((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout  & \U_TOP|U_CPU|ir_data[7]~4_combout )) # (!\U_TOP|U_CPU|ir_do_dphase~q ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.datab(\U_TOP|U_UART|rxd_dphase~q ),
	.datac(\U_TOP|U_CPU|ir_do_dphase~q ),
	.datad(\U_TOP|U_CPU|ir_data[7]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[7]~5 .lut_mask = 16'hEFCF;
defparam \U_TOP|U_CPU|ir_data[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N17
dffeas \U_TOP|U_CPU|ir_data_keep[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [1]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~9 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~9 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [3]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~1 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~1 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1])))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17_q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~1_q )))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~17_q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~1_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40 .lut_mask = 16'hEE30;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N3
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~25 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~25 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40_combout  & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~25_q ) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0])))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~9_q  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~9_q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~40_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~25_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41 .lut_mask = 16'hE2CC;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[1]~11 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[1]~11_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_CPU|ir_data_keep [1])) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41_combout ))))) # 
// (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data[7]~6_combout ))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.datac(\U_TOP|U_CPU|ir_data_keep [1]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~41_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[1]~11 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|ir_data[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[1] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [1] = (\U_TOP|U_CPU|ir_data[1]~11_combout  & ((\U_TOP|U_UART|div0 [1]) # ((!\U_TOP|U_CPU|ir_data[7]~3_combout )))) # (!\U_TOP|U_CPU|ir_data[1]~11_combout  & (((\U_TOP|U_UART|div1 [1] & \U_TOP|U_CPU|ir_data[7]~3_combout ))))

	.dataa(\U_TOP|U_CPU|ir_data[1]~11_combout ),
	.datab(\U_TOP|U_UART|div0 [1]),
	.datac(\U_TOP|U_UART|div1 [1]),
	.datad(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [1]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[1] .lut_mask = 16'hD8AA;
defparam \U_TOP|U_CPU|ir_data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd[1]~feeder (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd[1]~feeder_combout  = \U_TOP|U_RAM|qspi_rxd_temp [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd_temp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[1]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_RAM|qspi_rxd[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \U_TOP|U_RAM|qspi_rxd[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_rxd[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_rxd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[1] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N9
dffeas \U_TOP|U_CACHE|bus_pend_rdata[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [1]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~6 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~6_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|Add8~19_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CPU|Add8~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~6 .lut_mask = 16'hC0C0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[1]~7 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[1]~7_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]))) # (!\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [1]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [1]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dc_d~34_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[1]~7 .lut_mask = 16'hCCAA;
defparam \U_TOP|U_CACHE|dc_d[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~6 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~6_combout  = (\U_TOP|U_CPU|Add8~19_combout  & \U_TOP|U_CACHE|always6~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Add8~19_combout ),
	.datad(\U_TOP|U_CACHE|always6~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~6 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [1])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [1]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [1]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [1]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dc_d [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20 .lut_mask = 16'hFE02;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \U_TOP|U_CACHE|dc_d[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[1]~7_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \U_TOP|U_CACHE|bus_pend_rdata[9] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [1]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[9]~6 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[9]~6_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]))) # (!\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [9]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [9]),
	.datab(\U_TOP|U_CACHE|Equal23~2_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[9]~6 .lut_mask = 16'hEE22;
defparam \U_TOP|U_CACHE|dc_d[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [9])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [1])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [9])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [1]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dc_d [9]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21 .lut_mask = 16'hEF20;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \U_TOP|U_CACHE|dc_d[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[9]~6_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[1]~29 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[1]~29_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [9]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [1]))))

	.dataa(\U_TOP|U_CACHE|dc_d [1]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dc_d [9]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[1]~29 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CPU|dr_data[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \U_TOP|U_CACHE|bus_pend_rdata[17] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [1]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[17] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[17]~4 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[17]~4_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [1])) # (!\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [17])))

	.dataa(\U_TOP|U_CACHE|Equal23~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [17]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[17]~4 .lut_mask = 16'hDD88;
defparam \U_TOP|U_CACHE|dc_d[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [17]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [1])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [17]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [1]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dc_d [17]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18 .lut_mask = 16'hFB08;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \U_TOP|U_CACHE|dc_d[17] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[17]~4_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[17] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[25]~5 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[25]~5_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]))) # (!\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_RAM|qspi_rxd [1]))

	.dataa(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datab(\U_TOP|U_RAM|qspi_rxd [1]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[25]~5 .lut_mask = 16'hEE44;
defparam \U_TOP|U_CACHE|dc_d[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [1])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d 
// [25]))))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [25]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [1]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dc_d [25]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19 .lut_mask = 16'hBF80;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \U_TOP|U_CACHE|dc_d[25] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[25]~5_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[25] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[1]~30 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[1]~30_combout  = (\U_TOP|U_CPU|dr_data[1]~29_combout  & (((\U_TOP|U_CACHE|dc_d [25]) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[1]~29_combout  & (\U_TOP|U_CACHE|dc_d [17] & 
// (\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))

	.dataa(\U_TOP|U_CPU|dr_data[1]~29_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [17]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [25]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[1]~30 .lut_mask = 16'hEA4A;
defparam \U_TOP|U_CPU|dr_data[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[1]~31 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[1]~31_combout  = (\U_TOP|U_CPU|dr_data[1]~30_combout  & (\U_TOP|U_CACHE|dm_hit_dphase~q  & (!\U_TOP|U_CACHE|dm_hit_dphase_write~q  & \U_TOP|U_CPU|dr_data~4_combout )))

	.dataa(\U_TOP|U_CPU|dr_data[1]~30_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.datad(\U_TOP|U_CPU|dr_data~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[1]~31 .lut_mask = 16'h0800;
defparam \U_TOP|U_CPU|dr_data[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[1]~33 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[1]~33_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [9])) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [1])))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [9]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [1]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[1]~33 .lut_mask = 16'hEE30;
defparam \U_TOP|U_CPU|dr_data[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[1]~34 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[1]~34_combout  = (\U_TOP|U_CPU|dr_data[1]~33_combout  & ((\U_TOP|U_RAM|qspi_rxd [1]) # ((!\U_TOP|U_CACHE|dm_mis_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[1]~33_combout  & (((\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & 
// \U_TOP|U_CACHE|bus_pend_rdata [17]))))

	.dataa(\U_TOP|U_CPU|dr_data[1]~33_combout ),
	.datab(\U_TOP|U_RAM|qspi_rxd [1]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [17]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[1]~34 .lut_mask = 16'hDA8A;
defparam \U_TOP|U_CPU|dr_data[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N3
dffeas \U_TOP|U_CPU|dr_data_keep[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[1]~35_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[1]~32 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[1]~32_combout  = (\U_TOP|U_CPU|dr_data_keep [1] & (((!\U_TOP|U_CACHE|bus_rdy~combout  & !\U_TOP|U_CACHE|dm_hit_dphase~q )) # (!\U_TOP|U_CPU|dr_do_dphase~q )))

	.dataa(\U_TOP|U_CPU|dr_do_dphase~q ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CPU|dr_data_keep [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[1]~32 .lut_mask = 16'h5070;
defparam \U_TOP|U_CPU|dr_data[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[1]~35 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[1]~35_combout  = (\U_TOP|U_CPU|dr_data[1]~31_combout ) # ((\U_TOP|U_CPU|dr_data[1]~32_combout ) # ((\U_TOP|U_CPU|dr_data[0]~1_combout  & \U_TOP|U_CPU|dr_data[1]~34_combout )))

	.dataa(\U_TOP|U_CPU|dr_data[1]~31_combout ),
	.datab(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data[1]~34_combout ),
	.datad(\U_TOP|U_CPU|dr_data[1]~32_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[1]~35 .lut_mask = 16'hFFEA;
defparam \U_TOP|U_CPU|dr_data[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[1]~6 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[1]~6_combout  = (\U_TOP|U_CPU|ir_data [1] & ((\U_TOP|U_CPU|aluinx[7]~1_combout ) # ((\U_TOP|U_CPU|dr_data[1]~35_combout  & \U_TOP|U_CPU|WideOr17~2_combout )))) # (!\U_TOP|U_CPU|ir_data [1] & (((\U_TOP|U_CPU|dr_data[1]~35_combout  & 
// \U_TOP|U_CPU|WideOr17~2_combout ))))

	.dataa(\U_TOP|U_CPU|ir_data [1]),
	.datab(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data[1]~35_combout ),
	.datad(\U_TOP|U_CPU|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[1]~6 .lut_mask = 16'hF888;
defparam \U_TOP|U_CPU|aluinx[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add8~19 (
// Equation(s):
// \U_TOP|U_CPU|Add8~19_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Add8~2_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[1]~6_combout ))))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|alufunc~2_combout ),
	.datac(\U_TOP|U_CPU|Add8~2_combout ),
	.datad(\U_TOP|U_CPU|aluinx[1]~6_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add8~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add8~19 .lut_mask = 16'hE2C0;
defparam \U_TOP|U_CPU|Add8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal2~2 (
// Equation(s):
// \U_TOP|U_CPU|Equal2~2_combout  = (\U_TOP|U_CPU|Add8~19_combout ) # ((\U_TOP|U_CPU|Add8~21_combout ) # ((\U_TOP|U_CPU|Add8~20_combout ) # (\U_TOP|U_CPU|Add8~18_combout )))

	.dataa(\U_TOP|U_CPU|Add8~19_combout ),
	.datab(\U_TOP|U_CPU|Add8~21_combout ),
	.datac(\U_TOP|U_CPU|Add8~20_combout ),
	.datad(\U_TOP|U_CPU|Add8~18_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal2~2 .lut_mask = 16'hFFFE;
defparam \U_TOP|U_CPU|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~8 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~8_combout  = (\U_TOP|U_CPU|Selector5~7_combout  & (!\U_TOP|U_CPU|Equal2~2_combout  & (!\U_TOP|U_CPU|seq [2] & \U_TOP|U_CPU|seq [0])))

	.dataa(\U_TOP|U_CPU|Selector5~7_combout ),
	.datab(\U_TOP|U_CPU|Equal2~2_combout ),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~8 .lut_mask = 16'h0200;
defparam \U_TOP|U_CPU|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~9 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~9_combout  = (!\U_TOP|U_CPU|Equal2~1_combout  & (\U_TOP|U_CPU|Selector5~8_combout  & (!\U_TOP|U_CPU|Add8~14_combout  & !\U_TOP|U_CPU|Add8~17_combout )))

	.dataa(\U_TOP|U_CPU|Equal2~1_combout ),
	.datab(\U_TOP|U_CPU|Selector5~8_combout ),
	.datac(\U_TOP|U_CPU|Add8~14_combout ),
	.datad(\U_TOP|U_CPU|Add8~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~9 .lut_mask = 16'h0004;
defparam \U_TOP|U_CPU|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr1~0 (
// Equation(s):
// \U_TOP|U_CPU|WideOr1~0_combout  = (\U_TOP|U_CPU|if_code[1]~24_combout  & ((\U_TOP|U_CPU|if_code[2]~35_combout  & (\U_TOP|U_CPU|if_code[0]~13_combout  & !\U_TOP|U_CPU|if_code[3]~46_combout )) # (!\U_TOP|U_CPU|if_code[2]~35_combout  & 
// ((\U_TOP|U_CPU|if_code[3]~46_combout ))))) # (!\U_TOP|U_CPU|if_code[1]~24_combout  & (((\U_TOP|U_CPU|if_code[3]~46_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr1~0 .lut_mask = 16'h5F80;
defparam \U_TOP|U_CPU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~5 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~5_combout  = (\U_TOP|U_CPU|seq [2] & (\U_TOP|U_CPU|state [0] & (!\U_TOP|U_CPU|seq [1] & !\U_TOP|U_CPU|seq [0]))) # (!\U_TOP|U_CPU|seq [2] & (!\U_TOP|U_CPU|state [0] & (\U_TOP|U_CPU|seq [1] $ (\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~5 .lut_mask = 16'h0118;
defparam \U_TOP|U_CPU|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Decoder3~0 (
// Equation(s):
// \U_TOP|U_CPU|Decoder3~0_combout  = (!\U_TOP|U_CPU|seq [3] & (\U_TOP|U_CPU|alufunc~1_combout  & (\U_TOP|U_CPU|seq [1] & \U_TOP|U_CPU|state [2])))

	.dataa(\U_TOP|U_CPU|seq [3]),
	.datab(\U_TOP|U_CPU|alufunc~1_combout ),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Decoder3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Decoder3~0 .lut_mask = 16'h4000;
defparam \U_TOP|U_CPU|Decoder3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always12~3 (
// Equation(s):
// \U_TOP|U_CPU|always12~3_combout  = (!\U_TOP|U_CPU|if_code[1]~24_combout  & (!\U_TOP|U_CPU|if_code[2]~35_combout  & \U_TOP|U_CPU|if_code[3]~46_combout ))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always12~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always12~3 .lut_mask = 16'h0500;
defparam \U_TOP|U_CPU|always12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always8~1 (
// Equation(s):
// \U_TOP|U_CPU|always8~1_combout  = (\U_TOP|U_CPU|Decoder3~0_combout  & (\U_TOP|U_CPU|always12~3_combout  & (\U_TOP|U_CPU|state [0] $ (!\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|Decoder3~0_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|always12~3_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always8~1 .lut_mask = 16'h8020;
defparam \U_TOP|U_CPU|always8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always8~2 (
// Equation(s):
// \U_TOP|U_CPU|always8~2_combout  = (\U_TOP|U_CACHE|always6~3_combout  & (\U_TOP|U_CPU|always8~1_combout  & (\U_TOP|U_CPU|if_code[0]~13_combout  $ (\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|always8~1_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always8~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always8~2 .lut_mask = 16'h4080;
defparam \U_TOP|U_CPU|always8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[0]~16 (
// Equation(s):
// \U_TOP|U_CPU|indent[0]~16_combout  = \U_TOP|U_CPU|indent [0] $ (VCC)
// \U_TOP|U_CPU|indent[0]~17  = CARRY(\U_TOP|U_CPU|indent [0])

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|indent [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|indent[0]~16_combout ),
	.cout(\U_TOP|U_CPU|indent[0]~17 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[0]~16 .lut_mask = 16'h33CC;
defparam \U_TOP|U_CPU|indent[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector12~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector12~0_combout  = (\U_TOP|U_CPU|seq [1] & (((!\U_TOP|U_CPU|seq [0])))) # (!\U_TOP|U_CPU|seq [1] & ((\U_TOP|U_CPU|state [2] & ((\U_TOP|U_CPU|state [1]) # (!\U_TOP|U_CPU|seq [0]))) # (!\U_TOP|U_CPU|state [2] & (!\U_TOP|U_CPU|seq [0] & 
// \U_TOP|U_CPU|state [1]))))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|state [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector12~0 .lut_mask = 16'h4F0E;
defparam \U_TOP|U_CPU|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector12~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector12~1_combout  = (\U_TOP|U_CPU|WideOr17~3_combout  & ((\U_TOP|U_CPU|Selector12~0_combout  & (\U_TOP|U_CPU|state [4] & \U_TOP|U_CPU|seq [0])) # (!\U_TOP|U_CPU|Selector12~0_combout  & (!\U_TOP|U_CPU|state [4] & !\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|Selector12~0_combout ),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|WideOr17~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector12~1 .lut_mask = 16'h8100;
defparam \U_TOP|U_CPU|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector12~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector12~2_combout  = (\U_TOP|U_CPU|state [0] $ (((\U_TOP|U_CPU|Equal2~3_combout  & \U_TOP|U_CPU|state [4])))) # (!\U_TOP|U_CPU|Selector12~1_combout )

	.dataa(\U_TOP|U_CPU|Equal2~3_combout ),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CPU|Selector12~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector12~2 .lut_mask = 16'h78FF;
defparam \U_TOP|U_CPU|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always8~0 (
// Equation(s):
// \U_TOP|U_CPU|always8~0_combout  = (\U_TOP|U_CACHE|always6~3_combout  & !\U_TOP|U_CPU|Selector12~2_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|Selector12~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always8~0 .lut_mask = 16'h0C0C;
defparam \U_TOP|U_CPU|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal1~0 (
// Equation(s):
// \U_TOP|U_CPU|Equal1~0_combout  = (!\U_TOP|U_CPU|indent [1] & (!\U_TOP|U_CPU|indent [3] & (!\U_TOP|U_CPU|indent [2] & !\U_TOP|U_CPU|indent [0])))

	.dataa(\U_TOP|U_CPU|indent [1]),
	.datab(\U_TOP|U_CPU|indent [3]),
	.datac(\U_TOP|U_CPU|indent [2]),
	.datad(\U_TOP|U_CPU|indent [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal1~0 .lut_mask = 16'h0001;
defparam \U_TOP|U_CPU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal1~1 (
// Equation(s):
// \U_TOP|U_CPU|Equal1~1_combout  = (!\U_TOP|U_CPU|indent [6] & (!\U_TOP|U_CPU|indent [7] & (!\U_TOP|U_CPU|indent [4] & !\U_TOP|U_CPU|indent [5])))

	.dataa(\U_TOP|U_CPU|indent [6]),
	.datab(\U_TOP|U_CPU|indent [7]),
	.datac(\U_TOP|U_CPU|indent [4]),
	.datad(\U_TOP|U_CPU|indent [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal1~1 .lut_mask = 16'h0001;
defparam \U_TOP|U_CPU|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal1~2 (
// Equation(s):
// \U_TOP|U_CPU|Equal1~2_combout  = (!\U_TOP|U_CPU|indent [9] & (!\U_TOP|U_CPU|indent [11] & (!\U_TOP|U_CPU|indent [10] & !\U_TOP|U_CPU|indent [8])))

	.dataa(\U_TOP|U_CPU|indent [9]),
	.datab(\U_TOP|U_CPU|indent [11]),
	.datac(\U_TOP|U_CPU|indent [10]),
	.datad(\U_TOP|U_CPU|indent [8]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal1~2 .lut_mask = 16'h0001;
defparam \U_TOP|U_CPU|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal1~3 (
// Equation(s):
// \U_TOP|U_CPU|Equal1~3_combout  = (!\U_TOP|U_CPU|indent [14] & (!\U_TOP|U_CPU|indent [13] & (!\U_TOP|U_CPU|indent [12] & \U_TOP|U_CPU|Equal1~2_combout )))

	.dataa(\U_TOP|U_CPU|indent [14]),
	.datab(\U_TOP|U_CPU|indent [13]),
	.datac(\U_TOP|U_CPU|indent [12]),
	.datad(\U_TOP|U_CPU|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal1~3 .lut_mask = 16'h0100;
defparam \U_TOP|U_CPU|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[15]~18 (
// Equation(s):
// \U_TOP|U_CPU|indent[15]~18_combout  = (\U_TOP|U_CPU|indent [15]) # ((\U_TOP|U_CPU|Equal1~0_combout  & (\U_TOP|U_CPU|Equal1~1_combout  & \U_TOP|U_CPU|Equal1~3_combout )))

	.dataa(\U_TOP|U_CPU|indent [15]),
	.datab(\U_TOP|U_CPU|Equal1~0_combout ),
	.datac(\U_TOP|U_CPU|Equal1~1_combout ),
	.datad(\U_TOP|U_CPU|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|indent[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[15]~18 .lut_mask = 16'hEAAA;
defparam \U_TOP|U_CPU|indent[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[15]~19 (
// Equation(s):
// \U_TOP|U_CPU|indent[15]~19_combout  = (\U_TOP|U_CPU|indent[15]~18_combout  & (\U_TOP|U_CPU|if_code[0]~13_combout  $ (!\U_TOP|U_CPU|seq [0])))

	.dataa(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|indent[15]~18_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|indent[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[15]~19 .lut_mask = 16'hA050;
defparam \U_TOP|U_CPU|indent[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[15]~20 (
// Equation(s):
// \U_TOP|U_CPU|indent[15]~20_combout  = (\U_TOP|U_CACHE|always6~3_combout  & (((!\U_TOP|U_CPU|indent[15]~19_combout  & \U_TOP|U_CPU|always8~1_combout )) # (!\U_TOP|U_CPU|Selector12~2_combout )))

	.dataa(\U_TOP|U_CPU|indent[15]~19_combout ),
	.datab(\U_TOP|U_CPU|always8~1_combout ),
	.datac(\U_TOP|U_CPU|Selector12~2_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|indent[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[15]~20 .lut_mask = 16'h4F00;
defparam \U_TOP|U_CPU|indent[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N1
dffeas \U_TOP|U_CPU|indent[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[0]~16_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[1]~21 (
// Equation(s):
// \U_TOP|U_CPU|indent[1]~21_combout  = (\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent [1] & (!\U_TOP|U_CPU|indent[0]~17 )) # (!\U_TOP|U_CPU|indent [1] & ((\U_TOP|U_CPU|indent[0]~17 ) # (GND))))) # (!\U_TOP|U_CPU|always8~2_combout  & 
// ((\U_TOP|U_CPU|indent [1] & (\U_TOP|U_CPU|indent[0]~17  & VCC)) # (!\U_TOP|U_CPU|indent [1] & (!\U_TOP|U_CPU|indent[0]~17 ))))
// \U_TOP|U_CPU|indent[1]~22  = CARRY((\U_TOP|U_CPU|always8~2_combout  & ((!\U_TOP|U_CPU|indent[0]~17 ) # (!\U_TOP|U_CPU|indent [1]))) # (!\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent [1] & !\U_TOP|U_CPU|indent[0]~17 )))

	.dataa(\U_TOP|U_CPU|always8~2_combout ),
	.datab(\U_TOP|U_CPU|indent [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[0]~17 ),
	.combout(\U_TOP|U_CPU|indent[1]~21_combout ),
	.cout(\U_TOP|U_CPU|indent[1]~22 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[1]~21 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|indent[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \U_TOP|U_CPU|indent[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[1]~21_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[2]~23 (
// Equation(s):
// \U_TOP|U_CPU|indent[2]~23_combout  = ((\U_TOP|U_CPU|indent [2] $ (\U_TOP|U_CPU|always8~2_combout  $ (\U_TOP|U_CPU|indent[1]~22 )))) # (GND)
// \U_TOP|U_CPU|indent[2]~24  = CARRY((\U_TOP|U_CPU|indent [2] & ((!\U_TOP|U_CPU|indent[1]~22 ) # (!\U_TOP|U_CPU|always8~2_combout ))) # (!\U_TOP|U_CPU|indent [2] & (!\U_TOP|U_CPU|always8~2_combout  & !\U_TOP|U_CPU|indent[1]~22 )))

	.dataa(\U_TOP|U_CPU|indent [2]),
	.datab(\U_TOP|U_CPU|always8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[1]~22 ),
	.combout(\U_TOP|U_CPU|indent[2]~23_combout ),
	.cout(\U_TOP|U_CPU|indent[2]~24 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[2]~23 .lut_mask = 16'h962B;
defparam \U_TOP|U_CPU|indent[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \U_TOP|U_CPU|indent[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[2]~23_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[3]~25 (
// Equation(s):
// \U_TOP|U_CPU|indent[3]~25_combout  = (\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent [3] & (!\U_TOP|U_CPU|indent[2]~24 )) # (!\U_TOP|U_CPU|indent [3] & ((\U_TOP|U_CPU|indent[2]~24 ) # (GND))))) # (!\U_TOP|U_CPU|always8~2_combout  & 
// ((\U_TOP|U_CPU|indent [3] & (\U_TOP|U_CPU|indent[2]~24  & VCC)) # (!\U_TOP|U_CPU|indent [3] & (!\U_TOP|U_CPU|indent[2]~24 ))))
// \U_TOP|U_CPU|indent[3]~26  = CARRY((\U_TOP|U_CPU|always8~2_combout  & ((!\U_TOP|U_CPU|indent[2]~24 ) # (!\U_TOP|U_CPU|indent [3]))) # (!\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent [3] & !\U_TOP|U_CPU|indent[2]~24 )))

	.dataa(\U_TOP|U_CPU|always8~2_combout ),
	.datab(\U_TOP|U_CPU|indent [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[2]~24 ),
	.combout(\U_TOP|U_CPU|indent[3]~25_combout ),
	.cout(\U_TOP|U_CPU|indent[3]~26 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[3]~25 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|indent[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \U_TOP|U_CPU|indent[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[3]~25_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[4]~27 (
// Equation(s):
// \U_TOP|U_CPU|indent[4]~27_combout  = ((\U_TOP|U_CPU|indent [4] $ (\U_TOP|U_CPU|always8~2_combout  $ (\U_TOP|U_CPU|indent[3]~26 )))) # (GND)
// \U_TOP|U_CPU|indent[4]~28  = CARRY((\U_TOP|U_CPU|indent [4] & ((!\U_TOP|U_CPU|indent[3]~26 ) # (!\U_TOP|U_CPU|always8~2_combout ))) # (!\U_TOP|U_CPU|indent [4] & (!\U_TOP|U_CPU|always8~2_combout  & !\U_TOP|U_CPU|indent[3]~26 )))

	.dataa(\U_TOP|U_CPU|indent [4]),
	.datab(\U_TOP|U_CPU|always8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[3]~26 ),
	.combout(\U_TOP|U_CPU|indent[4]~27_combout ),
	.cout(\U_TOP|U_CPU|indent[4]~28 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[4]~27 .lut_mask = 16'h962B;
defparam \U_TOP|U_CPU|indent[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \U_TOP|U_CPU|indent[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[4]~27_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[5]~29 (
// Equation(s):
// \U_TOP|U_CPU|indent[5]~29_combout  = (\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent [5] & (!\U_TOP|U_CPU|indent[4]~28 )) # (!\U_TOP|U_CPU|indent [5] & ((\U_TOP|U_CPU|indent[4]~28 ) # (GND))))) # (!\U_TOP|U_CPU|always8~2_combout  & 
// ((\U_TOP|U_CPU|indent [5] & (\U_TOP|U_CPU|indent[4]~28  & VCC)) # (!\U_TOP|U_CPU|indent [5] & (!\U_TOP|U_CPU|indent[4]~28 ))))
// \U_TOP|U_CPU|indent[5]~30  = CARRY((\U_TOP|U_CPU|always8~2_combout  & ((!\U_TOP|U_CPU|indent[4]~28 ) # (!\U_TOP|U_CPU|indent [5]))) # (!\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent [5] & !\U_TOP|U_CPU|indent[4]~28 )))

	.dataa(\U_TOP|U_CPU|always8~2_combout ),
	.datab(\U_TOP|U_CPU|indent [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[4]~28 ),
	.combout(\U_TOP|U_CPU|indent[5]~29_combout ),
	.cout(\U_TOP|U_CPU|indent[5]~30 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[5]~29 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|indent[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \U_TOP|U_CPU|indent[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[5]~29_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[6]~31 (
// Equation(s):
// \U_TOP|U_CPU|indent[6]~31_combout  = ((\U_TOP|U_CPU|always8~2_combout  $ (\U_TOP|U_CPU|indent [6] $ (\U_TOP|U_CPU|indent[5]~30 )))) # (GND)
// \U_TOP|U_CPU|indent[6]~32  = CARRY((\U_TOP|U_CPU|always8~2_combout  & (\U_TOP|U_CPU|indent [6] & !\U_TOP|U_CPU|indent[5]~30 )) # (!\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent [6]) # (!\U_TOP|U_CPU|indent[5]~30 ))))

	.dataa(\U_TOP|U_CPU|always8~2_combout ),
	.datab(\U_TOP|U_CPU|indent [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[5]~30 ),
	.combout(\U_TOP|U_CPU|indent[6]~31_combout ),
	.cout(\U_TOP|U_CPU|indent[6]~32 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[6]~31 .lut_mask = 16'h964D;
defparam \U_TOP|U_CPU|indent[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \U_TOP|U_CPU|indent[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[6]~31_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[7]~33 (
// Equation(s):
// \U_TOP|U_CPU|indent[7]~33_combout  = (\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent [7] & (!\U_TOP|U_CPU|indent[6]~32 )) # (!\U_TOP|U_CPU|indent [7] & ((\U_TOP|U_CPU|indent[6]~32 ) # (GND))))) # (!\U_TOP|U_CPU|always8~2_combout  & 
// ((\U_TOP|U_CPU|indent [7] & (\U_TOP|U_CPU|indent[6]~32  & VCC)) # (!\U_TOP|U_CPU|indent [7] & (!\U_TOP|U_CPU|indent[6]~32 ))))
// \U_TOP|U_CPU|indent[7]~34  = CARRY((\U_TOP|U_CPU|always8~2_combout  & ((!\U_TOP|U_CPU|indent[6]~32 ) # (!\U_TOP|U_CPU|indent [7]))) # (!\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent [7] & !\U_TOP|U_CPU|indent[6]~32 )))

	.dataa(\U_TOP|U_CPU|always8~2_combout ),
	.datab(\U_TOP|U_CPU|indent [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[6]~32 ),
	.combout(\U_TOP|U_CPU|indent[7]~33_combout ),
	.cout(\U_TOP|U_CPU|indent[7]~34 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[7]~33 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|indent[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \U_TOP|U_CPU|indent[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[7]~33_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[8]~35 (
// Equation(s):
// \U_TOP|U_CPU|indent[8]~35_combout  = ((\U_TOP|U_CPU|indent [8] $ (\U_TOP|U_CPU|always8~2_combout  $ (\U_TOP|U_CPU|indent[7]~34 )))) # (GND)
// \U_TOP|U_CPU|indent[8]~36  = CARRY((\U_TOP|U_CPU|indent [8] & ((!\U_TOP|U_CPU|indent[7]~34 ) # (!\U_TOP|U_CPU|always8~2_combout ))) # (!\U_TOP|U_CPU|indent [8] & (!\U_TOP|U_CPU|always8~2_combout  & !\U_TOP|U_CPU|indent[7]~34 )))

	.dataa(\U_TOP|U_CPU|indent [8]),
	.datab(\U_TOP|U_CPU|always8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[7]~34 ),
	.combout(\U_TOP|U_CPU|indent[8]~35_combout ),
	.cout(\U_TOP|U_CPU|indent[8]~36 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[8]~35 .lut_mask = 16'h962B;
defparam \U_TOP|U_CPU|indent[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \U_TOP|U_CPU|indent[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[8]~35_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[9]~37 (
// Equation(s):
// \U_TOP|U_CPU|indent[9]~37_combout  = (\U_TOP|U_CPU|indent [9] & ((\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent[8]~36 )) # (!\U_TOP|U_CPU|always8~2_combout  & (\U_TOP|U_CPU|indent[8]~36  & VCC)))) # (!\U_TOP|U_CPU|indent [9] & 
// ((\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent[8]~36 ) # (GND))) # (!\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent[8]~36 ))))
// \U_TOP|U_CPU|indent[9]~38  = CARRY((\U_TOP|U_CPU|indent [9] & (\U_TOP|U_CPU|always8~2_combout  & !\U_TOP|U_CPU|indent[8]~36 )) # (!\U_TOP|U_CPU|indent [9] & ((\U_TOP|U_CPU|always8~2_combout ) # (!\U_TOP|U_CPU|indent[8]~36 ))))

	.dataa(\U_TOP|U_CPU|indent [9]),
	.datab(\U_TOP|U_CPU|always8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[8]~36 ),
	.combout(\U_TOP|U_CPU|indent[9]~37_combout ),
	.cout(\U_TOP|U_CPU|indent[9]~38 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[9]~37 .lut_mask = 16'h694D;
defparam \U_TOP|U_CPU|indent[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \U_TOP|U_CPU|indent[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[9]~37_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[10]~39 (
// Equation(s):
// \U_TOP|U_CPU|indent[10]~39_combout  = ((\U_TOP|U_CPU|always8~2_combout  $ (\U_TOP|U_CPU|indent [10] $ (\U_TOP|U_CPU|indent[9]~38 )))) # (GND)
// \U_TOP|U_CPU|indent[10]~40  = CARRY((\U_TOP|U_CPU|always8~2_combout  & (\U_TOP|U_CPU|indent [10] & !\U_TOP|U_CPU|indent[9]~38 )) # (!\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent [10]) # (!\U_TOP|U_CPU|indent[9]~38 ))))

	.dataa(\U_TOP|U_CPU|always8~2_combout ),
	.datab(\U_TOP|U_CPU|indent [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[9]~38 ),
	.combout(\U_TOP|U_CPU|indent[10]~39_combout ),
	.cout(\U_TOP|U_CPU|indent[10]~40 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[10]~39 .lut_mask = 16'h964D;
defparam \U_TOP|U_CPU|indent[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \U_TOP|U_CPU|indent[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[10]~39_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[11]~41 (
// Equation(s):
// \U_TOP|U_CPU|indent[11]~41_combout  = (\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent [11] & (!\U_TOP|U_CPU|indent[10]~40 )) # (!\U_TOP|U_CPU|indent [11] & ((\U_TOP|U_CPU|indent[10]~40 ) # (GND))))) # (!\U_TOP|U_CPU|always8~2_combout  & 
// ((\U_TOP|U_CPU|indent [11] & (\U_TOP|U_CPU|indent[10]~40  & VCC)) # (!\U_TOP|U_CPU|indent [11] & (!\U_TOP|U_CPU|indent[10]~40 ))))
// \U_TOP|U_CPU|indent[11]~42  = CARRY((\U_TOP|U_CPU|always8~2_combout  & ((!\U_TOP|U_CPU|indent[10]~40 ) # (!\U_TOP|U_CPU|indent [11]))) # (!\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent [11] & !\U_TOP|U_CPU|indent[10]~40 )))

	.dataa(\U_TOP|U_CPU|always8~2_combout ),
	.datab(\U_TOP|U_CPU|indent [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[10]~40 ),
	.combout(\U_TOP|U_CPU|indent[11]~41_combout ),
	.cout(\U_TOP|U_CPU|indent[11]~42 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[11]~41 .lut_mask = 16'h692B;
defparam \U_TOP|U_CPU|indent[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \U_TOP|U_CPU|indent[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[11]~41_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[12]~43 (
// Equation(s):
// \U_TOP|U_CPU|indent[12]~43_combout  = ((\U_TOP|U_CPU|indent [12] $ (\U_TOP|U_CPU|always8~2_combout  $ (\U_TOP|U_CPU|indent[11]~42 )))) # (GND)
// \U_TOP|U_CPU|indent[12]~44  = CARRY((\U_TOP|U_CPU|indent [12] & ((!\U_TOP|U_CPU|indent[11]~42 ) # (!\U_TOP|U_CPU|always8~2_combout ))) # (!\U_TOP|U_CPU|indent [12] & (!\U_TOP|U_CPU|always8~2_combout  & !\U_TOP|U_CPU|indent[11]~42 )))

	.dataa(\U_TOP|U_CPU|indent [12]),
	.datab(\U_TOP|U_CPU|always8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[11]~42 ),
	.combout(\U_TOP|U_CPU|indent[12]~43_combout ),
	.cout(\U_TOP|U_CPU|indent[12]~44 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[12]~43 .lut_mask = 16'h962B;
defparam \U_TOP|U_CPU|indent[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \U_TOP|U_CPU|indent[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[12]~43_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[13]~45 (
// Equation(s):
// \U_TOP|U_CPU|indent[13]~45_combout  = (\U_TOP|U_CPU|indent [13] & ((\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent[12]~44 )) # (!\U_TOP|U_CPU|always8~2_combout  & (\U_TOP|U_CPU|indent[12]~44  & VCC)))) # (!\U_TOP|U_CPU|indent [13] & 
// ((\U_TOP|U_CPU|always8~2_combout  & ((\U_TOP|U_CPU|indent[12]~44 ) # (GND))) # (!\U_TOP|U_CPU|always8~2_combout  & (!\U_TOP|U_CPU|indent[12]~44 ))))
// \U_TOP|U_CPU|indent[13]~46  = CARRY((\U_TOP|U_CPU|indent [13] & (\U_TOP|U_CPU|always8~2_combout  & !\U_TOP|U_CPU|indent[12]~44 )) # (!\U_TOP|U_CPU|indent [13] & ((\U_TOP|U_CPU|always8~2_combout ) # (!\U_TOP|U_CPU|indent[12]~44 ))))

	.dataa(\U_TOP|U_CPU|indent [13]),
	.datab(\U_TOP|U_CPU|always8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[12]~44 ),
	.combout(\U_TOP|U_CPU|indent[13]~45_combout ),
	.cout(\U_TOP|U_CPU|indent[13]~46 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[13]~45 .lut_mask = 16'h694D;
defparam \U_TOP|U_CPU|indent[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \U_TOP|U_CPU|indent[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[13]~45_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[14]~47 (
// Equation(s):
// \U_TOP|U_CPU|indent[14]~47_combout  = ((\U_TOP|U_CPU|indent [14] $ (\U_TOP|U_CPU|always8~2_combout  $ (\U_TOP|U_CPU|indent[13]~46 )))) # (GND)
// \U_TOP|U_CPU|indent[14]~48  = CARRY((\U_TOP|U_CPU|indent [14] & ((!\U_TOP|U_CPU|indent[13]~46 ) # (!\U_TOP|U_CPU|always8~2_combout ))) # (!\U_TOP|U_CPU|indent [14] & (!\U_TOP|U_CPU|always8~2_combout  & !\U_TOP|U_CPU|indent[13]~46 )))

	.dataa(\U_TOP|U_CPU|indent [14]),
	.datab(\U_TOP|U_CPU|always8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|indent[13]~46 ),
	.combout(\U_TOP|U_CPU|indent[14]~47_combout ),
	.cout(\U_TOP|U_CPU|indent[14]~48 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[14]~47 .lut_mask = 16'h962B;
defparam \U_TOP|U_CPU|indent[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \U_TOP|U_CPU|indent[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[14]~47_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|indent[15]~49 (
// Equation(s):
// \U_TOP|U_CPU|indent[15]~49_combout  = \U_TOP|U_CPU|indent [15] $ (\U_TOP|U_CPU|indent[14]~48  $ (!\U_TOP|U_CPU|always8~2_combout ))

	.dataa(\U_TOP|U_CPU|indent [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|always8~2_combout ),
	.cin(\U_TOP|U_CPU|indent[14]~48 ),
	.combout(\U_TOP|U_CPU|indent[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[15]~49 .lut_mask = 16'h5AA5;
defparam \U_TOP|U_CPU|indent[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \U_TOP|U_CPU|indent[15] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|indent[15]~49_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(\U_TOP|U_CPU|always8~0_combout ),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|indent[15]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|indent [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|indent[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|indent[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always12~0 (
// Equation(s):
// \U_TOP|U_CPU|always12~0_combout  = (!\U_TOP|U_CPU|indent [15] & (\U_TOP|U_CPU|Equal1~0_combout  & (\U_TOP|U_CPU|Equal1~1_combout  & \U_TOP|U_CPU|Equal1~3_combout )))

	.dataa(\U_TOP|U_CPU|indent [15]),
	.datab(\U_TOP|U_CPU|Equal1~0_combout ),
	.datac(\U_TOP|U_CPU|Equal1~1_combout ),
	.datad(\U_TOP|U_CPU|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always12~0 .lut_mask = 16'h4000;
defparam \U_TOP|U_CPU|always12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always12~1 (
// Equation(s):
// \U_TOP|U_CPU|always12~1_combout  = (!\U_TOP|U_CPU|if_code[1]~24_combout  & (\U_TOP|U_CPU|always12~0_combout  & (!\U_TOP|U_CPU|if_code[2]~35_combout  & \U_TOP|U_CPU|if_code[3]~46_combout )))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(\U_TOP|U_CPU|always12~0_combout ),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always12~1 .lut_mask = 16'h0400;
defparam \U_TOP|U_CPU|always12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector9~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector9~0_combout  = (\U_TOP|U_CPU|state [0] & (((!\U_TOP|U_CPU|seq [0]) # (!\U_TOP|U_CPU|always12~1_combout )) # (!\U_TOP|U_CPU|if_code[0]~13_combout )))

	.dataa(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datab(\U_TOP|U_CPU|always12~1_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector9~0 .lut_mask = 16'h70F0;
defparam \U_TOP|U_CPU|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~6 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~6_combout  = (\U_TOP|U_CPU|Selector5~5_combout ) # ((!\U_TOP|U_CPU|seq [2] & (\U_TOP|U_CPU|seq [1] & \U_TOP|U_CPU|Selector9~0_combout )))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|Selector5~5_combout ),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|Selector9~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~6 .lut_mask = 16'hDCCC;
defparam \U_TOP|U_CPU|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~18 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~18_combout  = ((\U_TOP|U_CPU|state [4] & ((\U_TOP|U_CPU|Selector5~6_combout ))) # (!\U_TOP|U_CPU|state [4] & (!\U_TOP|U_CPU|WideOr1~0_combout ))) # (!\U_TOP|U_CPU|Selector5~4_combout )

	.dataa(\U_TOP|U_CPU|WideOr1~0_combout ),
	.datab(\U_TOP|U_CPU|Selector5~4_combout ),
	.datac(\U_TOP|U_CPU|state [4]),
	.datad(\U_TOP|U_CPU|Selector5~6_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~18 .lut_mask = 16'hF737;
defparam \U_TOP|U_CPU|Selector5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~19 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~19_combout  = (\U_TOP|U_CPU|Selector5~3_combout  & (\U_TOP|U_CPU|Selector5~18_combout  & ((\U_TOP|U_CPU|Selector5~4_combout ) # (\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|Selector5~3_combout ),
	.datab(\U_TOP|U_CPU|Selector5~4_combout ),
	.datac(\U_TOP|U_CPU|Selector5~18_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~19 .lut_mask = 16'hA080;
defparam \U_TOP|U_CPU|Selector5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req~0 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req~0_combout  = (!\U_TOP|U_CACHE|always0~8_combout  & (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|Selector5~9_combout ) # (\U_TOP|U_CPU|Selector5~19_combout ))))

	.dataa(\U_TOP|U_CACHE|always0~8_combout ),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|Selector5~9_combout ),
	.datad(\U_TOP|U_CPU|Selector5~19_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req~0 .lut_mask = 16'h4440;
defparam \U_TOP|U_CACHE|if_mis_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_inst~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_inst~0_combout  = (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & ((\U_TOP|U_CACHE|if_mis_req~0_combout ) # (\U_TOP|U_CACHE|if_mis_req_pend~q )))

	.dataa(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datab(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_inst~0 .lut_mask = 16'h0E0E;
defparam \U_TOP|U_CACHE|bus_req_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_inst~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_inst~0_combout  = (\U_TOP|U_CACHE|bus_rdy~combout  & (\U_TOP|U_CACHE|bus_req_inst~0_combout  & ((\U_TOP|U_RAM|BUS_RDY~q )))) # (!\U_TOP|U_CACHE|bus_rdy~combout  & ((\U_TOP|U_CACHE|bus_inst~q ) # ((\U_TOP|U_CACHE|bus_req_inst~0_combout  
// & \U_TOP|U_RAM|BUS_RDY~q ))))

	.dataa(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datab(\U_TOP|U_CACHE|bus_req_inst~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_inst~q ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_inst~0 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CACHE|bus_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \U_TOP|U_CACHE|bus_inst (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_inst~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_inst .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_read~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_read~0_combout  = (\U_TOP|U_CACHE|always16~0_combout  & (((!\U_TOP|U_CACHE|bus_rdy~combout  & \U_TOP|U_CACHE|bus_read~q )) # (!\U_TOP|U_CPU|WideOr21~1_combout ))) # (!\U_TOP|U_CACHE|always16~0_combout  & (!\U_TOP|U_CACHE|bus_rdy~combout 
//  & (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(\U_TOP|U_CACHE|always16~0_combout ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CACHE|bus_read~q ),
	.datad(\U_TOP|U_CPU|WideOr21~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_read~0 .lut_mask = 16'h30BA;
defparam \U_TOP|U_CACHE|bus_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \U_TOP|U_CACHE|bus_read (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_read~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_read .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR~0 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR~0_combout  = (!\U_TOP|U_CACHE|bus_wrte~q  & (!\U_TOP|U_CACHE|bus_inst~q  & !\U_TOP|U_CACHE|bus_read~q ))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|bus_wrte~q ),
	.datac(\U_TOP|U_CACHE|bus_inst~q ),
	.datad(\U_TOP|U_CACHE|bus_read~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR~0 .lut_mask = 16'h0003;
defparam \U_TOP|U_CACHE|BUS_ADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[0]~2 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[0]~2_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & (!\U_TOP|U_CACHE|BUS_ADDR~0_combout  & \U_TOP|U_CACHE|bus_count [0]))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_count [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[0]~2 .lut_mask = 16'h0A00;
defparam \U_TOP|U_CACHE|BUS_ADDR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~7 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~7_combout  = (\U_TOP|U_RAM|seq [2] & (\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|seq [0] & !\U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~7 .lut_mask = 16'h0080;
defparam \U_TOP|U_RAM|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[6]~20 (
// Equation(s):
// \U_TOP|U_RAM|addr[6]~20_combout  = (\U_TOP|U_RAM|bus_ready_clr~0_combout ) # ((\U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ) # ((\U_TOP|U_RAM|Decoder0~7_combout  & \U_TOP|U_RAM|state.101~q )))

	.dataa(\U_TOP|U_RAM|Decoder0~7_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|state.101~q ),
	.datad(\U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|addr[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[6]~20 .lut_mask = 16'hFFEC;
defparam \U_TOP|U_RAM|addr[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N1
dffeas \U_TOP|U_RAM|addr[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[0]~16_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR[0]~2_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[0] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[1]~18 (
// Equation(s):
// \U_TOP|U_RAM|addr[1]~18_combout  = (\U_TOP|U_RAM|addr [1] & (!\U_TOP|U_RAM|addr[0]~17 )) # (!\U_TOP|U_RAM|addr [1] & ((\U_TOP|U_RAM|addr[0]~17 ) # (GND)))
// \U_TOP|U_RAM|addr[1]~19  = CARRY((!\U_TOP|U_RAM|addr[0]~17 ) # (!\U_TOP|U_RAM|addr [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[0]~17 ),
	.combout(\U_TOP|U_RAM|addr[1]~18_combout ),
	.cout(\U_TOP|U_RAM|addr[1]~19 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[1]~18 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_RAM|addr[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[1]~3 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[1]~3_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & (\U_TOP|U_CACHE|bus_count [1] & !\U_TOP|U_CACHE|BUS_ADDR~0_combout ))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datab(\U_TOP|U_CACHE|bus_count [1]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[1]~3 .lut_mask = 16'h0808;
defparam \U_TOP|U_CACHE|BUS_ADDR[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N3
dffeas \U_TOP|U_RAM|addr[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[1]~18_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR[1]~3_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[1] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[2]~21 (
// Equation(s):
// \U_TOP|U_RAM|addr[2]~21_combout  = (\U_TOP|U_RAM|addr [2] & (\U_TOP|U_RAM|addr[1]~19  $ (GND))) # (!\U_TOP|U_RAM|addr [2] & (!\U_TOP|U_RAM|addr[1]~19  & VCC))
// \U_TOP|U_RAM|addr[2]~22  = CARRY((\U_TOP|U_RAM|addr [2] & !\U_TOP|U_RAM|addr[1]~19 ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[1]~19 ),
	.combout(\U_TOP|U_RAM|addr[2]~21_combout ),
	.cout(\U_TOP|U_RAM|addr[2]~22 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[2]~21 .lut_mask = 16'hC30C;
defparam \U_TOP|U_RAM|addr[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[2]~1 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[2]~1_combout  = (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & !\U_TOP|U_CACHE|if_mis_req_pend~q )

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[2]~1 .lut_mask = 16'h0505;
defparam \U_TOP|U_CACHE|bus_req_addr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always23~0 (
// Equation(s):
// \U_TOP|U_CACHE|always23~0_combout  = (!\U_TOP|U_CACHE|if_hit~0_combout  & (\U_TOP|U_UART|txd_aphase~0_combout  & ((\U_TOP|U_CPU|Selector5~9_combout ) # (\U_TOP|U_CPU|Selector5~19_combout ))))

	.dataa(\U_TOP|U_CACHE|if_hit~0_combout ),
	.datab(\U_TOP|U_CPU|Selector5~9_combout ),
	.datac(\U_TOP|U_UART|txd_aphase~0_combout ),
	.datad(\U_TOP|U_CPU|Selector5~19_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always23~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always23~0 .lut_mask = 16'h5040;
defparam \U_TOP|U_CACHE|always23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always23~1 (
// Equation(s):
// \U_TOP|U_CACHE|always23~1_combout  = (\U_TOP|U_CACHE|always23~0_combout  & (!\U_TOP|U_CACHE|always6~2_combout  & ((\U_TOP|U_CPU|WideOr21~1_combout ) # (\U_TOP|U_CPU|Selector13~2_combout ))))

	.dataa(\U_TOP|U_CACHE|always23~0_combout ),
	.datab(\U_TOP|U_CPU|WideOr21~1_combout ),
	.datac(\U_TOP|U_CPU|Selector13~2_combout ),
	.datad(\U_TOP|U_CACHE|always6~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always23~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always23~1 .lut_mask = 16'h00A8;
defparam \U_TOP|U_CACHE|always23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~1 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~1_combout  = (\U_TOP|U_CACHE|always23~1_combout  & \U_TOP|U_CPU|pc [3])

	.dataa(\U_TOP|U_CACHE|always23~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~1 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N9
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[2]~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[2]~0_combout  = (\U_TOP|U_CACHE|if_mis_req_pend~q  & ((\U_TOP|U_CACHE|if_mis_req_addr_pend [2]) # ((\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CPU|ptr [2])))) # (!\U_TOP|U_CACHE|if_mis_req_pend~q  & 
// (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (\U_TOP|U_CPU|ptr [2])))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CPU|ptr [2]),
	.datad(\U_TOP|U_CACHE|if_mis_req_addr_pend [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[2]~0 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|bus_req_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[2]~2 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[2]~2_combout  = (\U_TOP|U_CACHE|bus_req_addr[2]~0_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CPU|pc [3] & \U_TOP|U_CACHE|if_mis_req~0_combout )))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CPU|pc [3]),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_req_addr[2]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[2]~2 .lut_mask = 16'hFF80;
defparam \U_TOP|U_CACHE|bus_req_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WRITE~0 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WRITE~0_combout  = (!\U_TOP|U_CACHE|bus_count [2] & ((\U_TOP|U_CACHE|bus_read~q ) # (\U_TOP|U_CACHE|bus_wrte~q )))

	.dataa(\U_TOP|U_CACHE|bus_read~q ),
	.datab(\U_TOP|U_CACHE|bus_count [2]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_wrte~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WRITE~0 .lut_mask = 16'h3322;
defparam \U_TOP|U_CACHE|BUS_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[9]~5 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & ((\U_TOP|U_CACHE|BUS_WRITE~0_combout ) # ((\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CACHE|dc_v~q )))) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout  & 
// (\U_TOP|U_CACHE|dm_mis_req~0_combout  & ((\U_TOP|U_CACHE|dc_v~q ))))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WRITE~0_combout ),
	.datad(\U_TOP|U_CACHE|dc_v~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~5 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[2]~6 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[2]~6_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout )))) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|dc_a [0]))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|bus_req_addr[2]~2_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~2_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datad(\U_TOP|U_CACHE|dc_a [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[2]~6 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CACHE|BUS_ADDR[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~0 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~0_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (\U_TOP|U_CACHE|dc_a [0] & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(\U_TOP|U_CACHE|dc_a [0]),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~0 .lut_mask = 16'h8800;
defparam \U_TOP|U_CACHE|bus_repl_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \U_TOP|U_CACHE|bus_repl_addr[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[9]~4 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & ((\U_TOP|U_CACHE|BUS_WRITE~0_combout ) # ((\U_TOP|U_CACHE|BUS_ADDR[9]~1_combout ) # (!\U_TOP|U_CACHE|BUS_ADDR~0_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WRITE~0_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[9]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~4 .lut_mask = 16'hF0B0;
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always19~0 (
// Equation(s):
// \U_TOP|U_CACHE|always19~0_combout  = (\U_TOP|U_RAM|BUS_RDY~q  & ((\U_TOP|U_CACHE|if_mis_req~0_combout ) # ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # (\U_TOP|U_CACHE|if_mis_req_pend~q ))))

	.dataa(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always19~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always19~0 .lut_mask = 16'hFE00;
defparam \U_TOP|U_CACHE|always19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \U_TOP|U_CACHE|bus_pend_addr[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[2] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [2] = (\U_TOP|U_CACHE|BUS_ADDR[2]~6_combout  & ((\U_TOP|U_CACHE|bus_repl_addr [2]) # ((!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[2]~6_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & 
// \U_TOP|U_CACHE|bus_pend_addr [2]))))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[2]~6_combout ),
	.datab(\U_TOP|U_CACHE|bus_repl_addr [2]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datad(\U_TOP|U_CACHE|bus_pend_addr [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [2]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[2] .lut_mask = 16'hDA8A;
defparam \U_TOP|U_CACHE|BUS_ADDR[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \U_TOP|U_RAM|addr[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[2]~21_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[2] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[3]~23 (
// Equation(s):
// \U_TOP|U_RAM|addr[3]~23_combout  = (\U_TOP|U_RAM|addr [3] & (!\U_TOP|U_RAM|addr[2]~22 )) # (!\U_TOP|U_RAM|addr [3] & ((\U_TOP|U_RAM|addr[2]~22 ) # (GND)))
// \U_TOP|U_RAM|addr[3]~24  = CARRY((!\U_TOP|U_RAM|addr[2]~22 ) # (!\U_TOP|U_RAM|addr [3]))

	.dataa(\U_TOP|U_RAM|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[2]~22 ),
	.combout(\U_TOP|U_RAM|addr[3]~23_combout ),
	.cout(\U_TOP|U_RAM|addr[3]~24 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[3]~23 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_RAM|addr[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~1 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~1_combout  = (\U_TOP|U_CACHE|dc_a [1] & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(\U_TOP|U_CACHE|dc_a [1]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~1 .lut_mask = 16'hA000;
defparam \U_TOP|U_CACHE|bus_repl_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \U_TOP|U_CACHE|bus_repl_addr[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~2 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~2_combout  = (\U_TOP|U_CACHE|always23~1_combout  & \U_TOP|U_CPU|pc [4])

	.dataa(\U_TOP|U_CACHE|always23~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~2 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[3]~3 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[3]~3_combout  = (\U_TOP|U_CPU|ptr [3] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|if_mis_req_addr_pend [3])))) # (!\U_TOP|U_CPU|ptr [3] & (((\U_TOP|U_CACHE|if_mis_req_pend~q  
// & \U_TOP|U_CACHE|if_mis_req_addr_pend [3]))))

	.dataa(\U_TOP|U_CPU|ptr [3]),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|if_mis_req_addr_pend [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[3]~3 .lut_mask = 16'hF888;
defparam \U_TOP|U_CACHE|bus_req_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[3]~4 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[3]~4_combout  = (\U_TOP|U_CACHE|bus_req_addr[3]~3_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CPU|pc [4] & \U_TOP|U_CACHE|if_mis_req~0_combout )))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CPU|pc [4]),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_req_addr[3]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[3]~4 .lut_mask = 16'hFF80;
defparam \U_TOP|U_CACHE|bus_req_addr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \U_TOP|U_CACHE|bus_pend_addr[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[3]~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[3]~7 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[3]~7_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|dc_a [1]) # ((\U_TOP|U_CACHE|bus_count[2]~10_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (((\U_TOP|U_CACHE|bus_req_addr[3]~4_combout  & 
// !\U_TOP|U_CACHE|bus_count[2]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datab(\U_TOP|U_CACHE|dc_a [1]),
	.datac(\U_TOP|U_CACHE|bus_req_addr[3]~4_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[3]~7 .lut_mask = 16'hAAD8;
defparam \U_TOP|U_CACHE|BUS_ADDR[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[3] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [3] = (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[3]~7_combout  & (\U_TOP|U_CACHE|bus_repl_addr [3])) # (!\U_TOP|U_CACHE|BUS_ADDR[3]~7_combout  & ((\U_TOP|U_CACHE|bus_pend_addr [3]))))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[3]~7_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_repl_addr [3]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datac(\U_TOP|U_CACHE|bus_pend_addr [3]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[3]~7_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [3]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[3] .lut_mask = 16'hBBC0;
defparam \U_TOP|U_CACHE|BUS_ADDR[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N7
dffeas \U_TOP|U_RAM|addr[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[3]~23_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [3]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[3] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[4]~25 (
// Equation(s):
// \U_TOP|U_RAM|addr[4]~25_combout  = (\U_TOP|U_RAM|addr [4] & (\U_TOP|U_RAM|addr[3]~24  $ (GND))) # (!\U_TOP|U_RAM|addr [4] & (!\U_TOP|U_RAM|addr[3]~24  & VCC))
// \U_TOP|U_RAM|addr[4]~26  = CARRY((\U_TOP|U_RAM|addr [4] & !\U_TOP|U_RAM|addr[3]~24 ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[3]~24 ),
	.combout(\U_TOP|U_RAM|addr[4]~25_combout ),
	.cout(\U_TOP|U_RAM|addr[4]~26 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[4]~25 .lut_mask = 16'hC30C;
defparam \U_TOP|U_RAM|addr[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~3 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~3_combout  = (\U_TOP|U_CPU|pc [5] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [5]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~3 .lut_mask = 16'hCC00;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[4]~5 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[4]~5_combout  = (\U_TOP|U_CPU|ptr [4] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|if_mis_req_addr_pend [4])))) # (!\U_TOP|U_CPU|ptr [4] & (((\U_TOP|U_CACHE|if_mis_req_pend~q  
// & \U_TOP|U_CACHE|if_mis_req_addr_pend [4]))))

	.dataa(\U_TOP|U_CPU|ptr [4]),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|if_mis_req_addr_pend [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[4]~5 .lut_mask = 16'hF888;
defparam \U_TOP|U_CACHE|bus_req_addr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[4]~6 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[4]~6_combout  = (\U_TOP|U_CACHE|bus_req_addr[4]~5_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CPU|pc [5])))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_req_addr[4]~5_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|pc [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[4]~6 .lut_mask = 16'hECCC;
defparam \U_TOP|U_CACHE|bus_req_addr[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \U_TOP|U_CACHE|bus_pend_addr[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[4]~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~2 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~2_combout  = (\U_TOP|U_RAM|BUS_RDY~q  & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CACHE|dc_a [2]))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|BUS_RDY~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dc_a [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~2 .lut_mask = 16'hC000;
defparam \U_TOP|U_CACHE|bus_repl_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \U_TOP|U_CACHE|bus_repl_addr[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[4]~8 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[4]~8_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout )))) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|dc_a [2]))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|bus_req_addr[4]~6_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[4]~6_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datad(\U_TOP|U_CACHE|dc_a [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[4]~8 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CACHE|BUS_ADDR[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[4] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [4] = (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[4]~8_combout  & ((\U_TOP|U_CACHE|bus_repl_addr [4]))) # (!\U_TOP|U_CACHE|BUS_ADDR[4]~8_combout  & (\U_TOP|U_CACHE|bus_pend_addr [4])))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[4]~8_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_addr [4]),
	.datab(\U_TOP|U_CACHE|bus_repl_addr [4]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[4]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [4]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[4] .lut_mask = 16'hCFA0;
defparam \U_TOP|U_CACHE|BUS_ADDR[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N9
dffeas \U_TOP|U_RAM|addr[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[4]~25_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[4] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[5]~27 (
// Equation(s):
// \U_TOP|U_RAM|addr[5]~27_combout  = (\U_TOP|U_RAM|addr [5] & (!\U_TOP|U_RAM|addr[4]~26 )) # (!\U_TOP|U_RAM|addr [5] & ((\U_TOP|U_RAM|addr[4]~26 ) # (GND)))
// \U_TOP|U_RAM|addr[5]~28  = CARRY((!\U_TOP|U_RAM|addr[4]~26 ) # (!\U_TOP|U_RAM|addr [5]))

	.dataa(\U_TOP|U_RAM|addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[4]~26 ),
	.combout(\U_TOP|U_RAM|addr[5]~27_combout ),
	.cout(\U_TOP|U_RAM|addr[5]~28 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[5]~27 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_RAM|addr[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~4 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~4_combout  = (\U_TOP|U_CPU|pc [6] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [6]),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~4 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[5]~7 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[5]~7_combout  = (\U_TOP|U_CACHE|if_mis_req_addr_pend [5] & ((\U_TOP|U_CACHE|if_mis_req_pend~q ) # ((\U_TOP|U_CPU|ptr [5] & \U_TOP|U_CACHE|dm_mis_req~0_combout )))) # (!\U_TOP|U_CACHE|if_mis_req_addr_pend [5] & (\U_TOP|U_CPU|ptr 
// [5] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ))))

	.dataa(\U_TOP|U_CACHE|if_mis_req_addr_pend [5]),
	.datab(\U_TOP|U_CPU|ptr [5]),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[5]~7 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|bus_req_addr[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[5]~8 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[5]~8_combout  = (\U_TOP|U_CACHE|bus_req_addr[5]~7_combout ) # ((\U_TOP|U_CACHE|if_mis_req~0_combout  & (\U_TOP|U_CPU|pc [6] & \U_TOP|U_CACHE|bus_req_addr[2]~1_combout )))

	.dataa(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datab(\U_TOP|U_CPU|pc [6]),
	.datac(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_req_addr[5]~7_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[5]~8 .lut_mask = 16'hFF80;
defparam \U_TOP|U_CACHE|bus_req_addr[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[5]~9 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[5]~9_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout )) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|dc_a [3])) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|bus_req_addr[5]~8_combout )))))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [3]),
	.datad(\U_TOP|U_CACHE|bus_req_addr[5]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[5]~9 .lut_mask = 16'hD9C8;
defparam \U_TOP|U_CACHE|BUS_ADDR[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \U_TOP|U_CACHE|bus_pend_addr[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[5]~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~3 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~3_combout  = (\U_TOP|U_CACHE|dc_a [3] & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(\U_TOP|U_CACHE|dc_a [3]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~3 .lut_mask = 16'hA000;
defparam \U_TOP|U_CACHE|bus_repl_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \U_TOP|U_CACHE|bus_repl_addr[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[5] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [5] = (\U_TOP|U_CACHE|BUS_ADDR[5]~9_combout  & (((\U_TOP|U_CACHE|bus_repl_addr [5])) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ))) # (!\U_TOP|U_CACHE|BUS_ADDR[5]~9_combout  & (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & 
// (\U_TOP|U_CACHE|bus_pend_addr [5])))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[5]~9_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datac(\U_TOP|U_CACHE|bus_pend_addr [5]),
	.datad(\U_TOP|U_CACHE|bus_repl_addr [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [5]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[5] .lut_mask = 16'hEA62;
defparam \U_TOP|U_CACHE|BUS_ADDR[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \U_TOP|U_RAM|addr[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[5]~27_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[5] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~2 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~2_combout  = (\U_TOP|U_RAM|addr [5] & (\U_TOP|U_CACHE|BUS_ADDR [5] & (\U_TOP|U_RAM|addr [4] $ (!\U_TOP|U_CACHE|BUS_ADDR [4])))) # (!\U_TOP|U_RAM|addr [5] & (!\U_TOP|U_CACHE|BUS_ADDR [5] & (\U_TOP|U_RAM|addr [4] $ 
// (!\U_TOP|U_CACHE|BUS_ADDR [4]))))

	.dataa(\U_TOP|U_RAM|addr [5]),
	.datab(\U_TOP|U_RAM|addr [4]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR [5]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR [4]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~2 .lut_mask = 16'h8421;
defparam \U_TOP|U_RAM|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~1 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~1_combout  = (\U_TOP|U_RAM|addr [2] & (\U_TOP|U_CACHE|BUS_ADDR [2] & (\U_TOP|U_RAM|addr [3] $ (!\U_TOP|U_CACHE|BUS_ADDR [3])))) # (!\U_TOP|U_RAM|addr [2] & (!\U_TOP|U_CACHE|BUS_ADDR [2] & (\U_TOP|U_RAM|addr [3] $ 
// (!\U_TOP|U_CACHE|BUS_ADDR [3]))))

	.dataa(\U_TOP|U_RAM|addr [2]),
	.datab(\U_TOP|U_RAM|addr [3]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR [3]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR [2]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~1 .lut_mask = 16'h8241;
defparam \U_TOP|U_RAM|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[6]~29 (
// Equation(s):
// \U_TOP|U_RAM|addr[6]~29_combout  = (\U_TOP|U_RAM|addr [6] & (\U_TOP|U_RAM|addr[5]~28  $ (GND))) # (!\U_TOP|U_RAM|addr [6] & (!\U_TOP|U_RAM|addr[5]~28  & VCC))
// \U_TOP|U_RAM|addr[6]~30  = CARRY((\U_TOP|U_RAM|addr [6] & !\U_TOP|U_RAM|addr[5]~28 ))

	.dataa(\U_TOP|U_RAM|addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[5]~28 ),
	.combout(\U_TOP|U_RAM|addr[6]~29_combout ),
	.cout(\U_TOP|U_RAM|addr[6]~30 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[6]~29 .lut_mask = 16'hA50A;
defparam \U_TOP|U_RAM|addr[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~4 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~4_combout  = (\U_TOP|U_RAM|BUS_RDY~q  & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CACHE|dc_a [4]))

	.dataa(\U_TOP|U_RAM|BUS_RDY~q ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dc_a [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~4 .lut_mask = 16'hA000;
defparam \U_TOP|U_CACHE|bus_repl_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N23
dffeas \U_TOP|U_CACHE|bus_repl_addr[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~5 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~5_combout  = (\U_TOP|U_CPU|pc [7] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [7]),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~5 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[6]~9 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[6]~9_combout  = (\U_TOP|U_CACHE|if_mis_req_pend~q  & ((\U_TOP|U_CACHE|if_mis_req_addr_pend [6]) # ((\U_TOP|U_CPU|ptr [6] & \U_TOP|U_CACHE|dm_mis_req~0_combout )))) # (!\U_TOP|U_CACHE|if_mis_req_pend~q  & (\U_TOP|U_CPU|ptr [6] & 
// (\U_TOP|U_CACHE|dm_mis_req~0_combout )))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CPU|ptr [6]),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|if_mis_req_addr_pend [6]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[6]~9 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|bus_req_addr[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[6]~10 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[6]~10_combout  = (\U_TOP|U_CACHE|bus_req_addr[6]~9_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CPU|pc [7])))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_req_addr[6]~9_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|pc [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[6]~10 .lut_mask = 16'hECCC;
defparam \U_TOP|U_CACHE|bus_req_addr[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \U_TOP|U_CACHE|bus_pend_addr[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[6]~10_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[6]~10 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[6]~10_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|bus_count[2]~10_combout ) # ((\U_TOP|U_CACHE|dc_a [4])))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (!\U_TOP|U_CACHE|bus_count[2]~10_combout  & 
// (\U_TOP|U_CACHE|bus_req_addr[6]~10_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datac(\U_TOP|U_CACHE|bus_req_addr[6]~10_combout ),
	.datad(\U_TOP|U_CACHE|dc_a [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[6]~10 .lut_mask = 16'hBA98;
defparam \U_TOP|U_CACHE|BUS_ADDR[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[6] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [6] = (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[6]~10_combout  & (\U_TOP|U_CACHE|bus_repl_addr [6])) # (!\U_TOP|U_CACHE|BUS_ADDR[6]~10_combout  & ((\U_TOP|U_CACHE|bus_pend_addr [6]))))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[6]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_repl_addr [6]),
	.datab(\U_TOP|U_CACHE|bus_pend_addr [6]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[6]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [6]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[6] .lut_mask = 16'hAFC0;
defparam \U_TOP|U_CACHE|BUS_ADDR[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N13
dffeas \U_TOP|U_RAM|addr[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[6]~29_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [6]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[6] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[7]~31 (
// Equation(s):
// \U_TOP|U_RAM|addr[7]~31_combout  = (\U_TOP|U_RAM|addr [7] & (!\U_TOP|U_RAM|addr[6]~30 )) # (!\U_TOP|U_RAM|addr [7] & ((\U_TOP|U_RAM|addr[6]~30 ) # (GND)))
// \U_TOP|U_RAM|addr[7]~32  = CARRY((!\U_TOP|U_RAM|addr[6]~30 ) # (!\U_TOP|U_RAM|addr [7]))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[6]~30 ),
	.combout(\U_TOP|U_RAM|addr[7]~31_combout ),
	.cout(\U_TOP|U_RAM|addr[7]~32 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[7]~31 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_RAM|addr[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~6 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~6_combout  = (\U_TOP|U_CPU|pc [8] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [8]),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~6 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[7]~11 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[7]~11_combout  = (\U_TOP|U_CACHE|if_mis_req_pend~q  & ((\U_TOP|U_CACHE|if_mis_req_addr_pend [7]) # ((\U_TOP|U_CPU|ptr [7] & \U_TOP|U_CACHE|dm_mis_req~0_combout )))) # (!\U_TOP|U_CACHE|if_mis_req_pend~q  & (\U_TOP|U_CPU|ptr [7] 
// & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ))))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CPU|ptr [7]),
	.datac(\U_TOP|U_CACHE|if_mis_req_addr_pend [7]),
	.datad(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[7]~11 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|bus_req_addr[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[7]~12 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[7]~12_combout  = (\U_TOP|U_CACHE|bus_req_addr[7]~11_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CPU|pc [8])))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_req_addr[7]~11_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|pc [8]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[7]~12 .lut_mask = 16'hECCC;
defparam \U_TOP|U_CACHE|bus_req_addr[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[7]~11 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[7]~11_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (((\U_TOP|U_CACHE|dc_a [5]) # (\U_TOP|U_CACHE|bus_count[2]~10_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|bus_req_addr[7]~12_combout  & 
// ((!\U_TOP|U_CACHE|bus_count[2]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[7]~12_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [5]),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[7]~11 .lut_mask = 16'hCCE2;
defparam \U_TOP|U_CACHE|BUS_ADDR[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N21
dffeas \U_TOP|U_CACHE|bus_pend_addr[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[7]~12_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~5 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~5_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (\U_TOP|U_CACHE|dc_a [5] & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [5]),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~5 .lut_mask = 16'hC000;
defparam \U_TOP|U_CACHE|bus_repl_addr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N27
dffeas \U_TOP|U_CACHE|bus_repl_addr[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[7] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [7] = (\U_TOP|U_CACHE|BUS_ADDR[7]~11_combout  & (((\U_TOP|U_CACHE|bus_repl_addr [7]) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[7]~11_combout  & (\U_TOP|U_CACHE|bus_pend_addr [7] & 
// (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[7]~11_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_addr [7]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datad(\U_TOP|U_CACHE|bus_repl_addr [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [7]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[7] .lut_mask = 16'hEA4A;
defparam \U_TOP|U_CACHE|BUS_ADDR[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N15
dffeas \U_TOP|U_RAM|addr[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[7]~31_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[7] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[8]~33 (
// Equation(s):
// \U_TOP|U_RAM|addr[8]~33_combout  = (\U_TOP|U_RAM|addr [8] & (\U_TOP|U_RAM|addr[7]~32  $ (GND))) # (!\U_TOP|U_RAM|addr [8] & (!\U_TOP|U_RAM|addr[7]~32  & VCC))
// \U_TOP|U_RAM|addr[8]~34  = CARRY((\U_TOP|U_RAM|addr [8] & !\U_TOP|U_RAM|addr[7]~32 ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[7]~32 ),
	.combout(\U_TOP|U_RAM|addr[8]~33_combout ),
	.cout(\U_TOP|U_RAM|addr[8]~34 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[8]~33 .lut_mask = 16'hC30C;
defparam \U_TOP|U_RAM|addr[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~7 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~7_combout  = (\U_TOP|U_CPU|pc [9] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [9]),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~7 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N21
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[8]~13 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[8]~13_combout  = (\U_TOP|U_CACHE|if_mis_req_addr_pend [8] & ((\U_TOP|U_CACHE|if_mis_req_pend~q ) # ((\U_TOP|U_CPU|ptr [8] & \U_TOP|U_CACHE|dm_mis_req~0_combout )))) # (!\U_TOP|U_CACHE|if_mis_req_addr_pend [8] & 
// (\U_TOP|U_CPU|ptr [8] & (\U_TOP|U_CACHE|dm_mis_req~0_combout )))

	.dataa(\U_TOP|U_CACHE|if_mis_req_addr_pend [8]),
	.datab(\U_TOP|U_CPU|ptr [8]),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[8]~13 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|bus_req_addr[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[8]~14 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[8]~14_combout  = (\U_TOP|U_CACHE|bus_req_addr[8]~13_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CPU|pc [9])))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_req_addr[8]~13_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|pc [9]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[8]~14 .lut_mask = 16'hECCC;
defparam \U_TOP|U_CACHE|bus_req_addr[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N9
dffeas \U_TOP|U_CACHE|bus_pend_addr[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[8]~14_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~6 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~6_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (\U_TOP|U_CACHE|dc_a [6] & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dc_a [6]),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~6 .lut_mask = 16'hA000;
defparam \U_TOP|U_CACHE|bus_repl_addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \U_TOP|U_CACHE|bus_repl_addr[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[8]~12 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[8]~12_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|dc_a [6]) # ((\U_TOP|U_CACHE|bus_count[2]~10_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (((\U_TOP|U_CACHE|bus_req_addr[8]~14_combout  & 
// !\U_TOP|U_CACHE|bus_count[2]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_a [6]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|bus_req_addr[8]~14_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[8]~12 .lut_mask = 16'hCCB8;
defparam \U_TOP|U_CACHE|BUS_ADDR[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[8] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [8] = (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[8]~12_combout  & ((\U_TOP|U_CACHE|bus_repl_addr [8]))) # (!\U_TOP|U_CACHE|BUS_ADDR[8]~12_combout  & (\U_TOP|U_CACHE|bus_pend_addr [8])))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[8]~12_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_addr [8]),
	.datab(\U_TOP|U_CACHE|bus_repl_addr [8]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[8]~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [8]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[8] .lut_mask = 16'hCFA0;
defparam \U_TOP|U_CACHE|BUS_ADDR[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \U_TOP|U_RAM|addr[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[8]~33_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [8]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[8] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[9]~35 (
// Equation(s):
// \U_TOP|U_RAM|addr[9]~35_combout  = (\U_TOP|U_RAM|addr [9] & (!\U_TOP|U_RAM|addr[8]~34 )) # (!\U_TOP|U_RAM|addr [9] & ((\U_TOP|U_RAM|addr[8]~34 ) # (GND)))
// \U_TOP|U_RAM|addr[9]~36  = CARRY((!\U_TOP|U_RAM|addr[8]~34 ) # (!\U_TOP|U_RAM|addr [9]))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[8]~34 ),
	.combout(\U_TOP|U_RAM|addr[9]~35_combout ),
	.cout(\U_TOP|U_RAM|addr[9]~36 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[9]~35 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_RAM|addr[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~7 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~7_combout  = (\U_TOP|U_CACHE|dc_a [7] & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|dc_a [7]),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~7 .lut_mask = 16'hC000;
defparam \U_TOP|U_CACHE|bus_repl_addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \U_TOP|U_CACHE|bus_repl_addr[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~8 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~8_combout  = (\U_TOP|U_CPU|pc [10] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(\U_TOP|U_CPU|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~8 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[9]~15 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[9]~15_combout  = (\U_TOP|U_CPU|ptr [9] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|if_mis_req_addr_pend [9])))) # (!\U_TOP|U_CPU|ptr [9] & (\U_TOP|U_CACHE|if_mis_req_pend~q  
// & ((\U_TOP|U_CACHE|if_mis_req_addr_pend [9]))))

	.dataa(\U_TOP|U_CPU|ptr [9]),
	.datab(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|if_mis_req_addr_pend [9]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[9]~15 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|bus_req_addr[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[9]~16 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[9]~16_combout  = (\U_TOP|U_CACHE|bus_req_addr[9]~15_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CPU|pc [10])))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_req_addr[9]~15_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|pc [10]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[9]~16 .lut_mask = 16'hECCC;
defparam \U_TOP|U_CACHE|bus_req_addr[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \U_TOP|U_CACHE|bus_pend_addr[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[9]~16_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[9]~13 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[9]~13_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (((\U_TOP|U_CACHE|dc_a [7]) # (\U_TOP|U_CACHE|bus_count[2]~10_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|bus_req_addr[9]~16_combout  & 
// ((!\U_TOP|U_CACHE|bus_count[2]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[9]~16_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [7]),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~13 .lut_mask = 16'hCCE2;
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[9] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [9] = (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[9]~13_combout  & (\U_TOP|U_CACHE|bus_repl_addr [9])) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~13_combout  & ((\U_TOP|U_CACHE|bus_pend_addr [9]))))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[9]~13_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_repl_addr [9]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datac(\U_TOP|U_CACHE|bus_pend_addr [9]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[9]~13_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [9]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[9] .lut_mask = 16'hBBC0;
defparam \U_TOP|U_CACHE|BUS_ADDR[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N19
dffeas \U_TOP|U_RAM|addr[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[9]~35_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [9]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[9] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~4 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~4_combout  = (\U_TOP|U_RAM|addr [8] & (\U_TOP|U_CACHE|BUS_ADDR [8] & (\U_TOP|U_RAM|addr [9] $ (!\U_TOP|U_CACHE|BUS_ADDR [9])))) # (!\U_TOP|U_RAM|addr [8] & (!\U_TOP|U_CACHE|BUS_ADDR [8] & (\U_TOP|U_RAM|addr [9] $ 
// (!\U_TOP|U_CACHE|BUS_ADDR [9]))))

	.dataa(\U_TOP|U_RAM|addr [8]),
	.datab(\U_TOP|U_RAM|addr [9]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR [9]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR [8]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~4 .lut_mask = 16'h8241;
defparam \U_TOP|U_RAM|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~3 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~3_combout  = (\U_TOP|U_RAM|addr [7] & (\U_TOP|U_CACHE|BUS_ADDR [7] & (\U_TOP|U_RAM|addr [6] $ (!\U_TOP|U_CACHE|BUS_ADDR [6])))) # (!\U_TOP|U_RAM|addr [7] & (!\U_TOP|U_CACHE|BUS_ADDR [7] & (\U_TOP|U_RAM|addr [6] $ 
// (!\U_TOP|U_CACHE|BUS_ADDR [6]))))

	.dataa(\U_TOP|U_RAM|addr [7]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR [7]),
	.datac(\U_TOP|U_RAM|addr [6]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR [6]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~3 .lut_mask = 16'h9009;
defparam \U_TOP|U_RAM|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~5 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~5_combout  = (\U_TOP|U_RAM|Equal0~2_combout  & (\U_TOP|U_RAM|Equal0~1_combout  & (\U_TOP|U_RAM|Equal0~4_combout  & \U_TOP|U_RAM|Equal0~3_combout )))

	.dataa(\U_TOP|U_RAM|Equal0~2_combout ),
	.datab(\U_TOP|U_RAM|Equal0~1_combout ),
	.datac(\U_TOP|U_RAM|Equal0~4_combout ),
	.datad(\U_TOP|U_RAM|Equal0~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~5 .lut_mask = 16'h8000;
defparam \U_TOP|U_RAM|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_pend_addr[15]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|bus_pend_addr[15]~feeder_combout  = \U_TOP|U_CACHE|dm_mis_req~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_pend_addr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[15]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|bus_pend_addr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N9
dffeas \U_TOP|U_CACHE|bus_pend_addr[15] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_pend_addr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~13 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~13_combout  = (\U_TOP|U_CACHE|bus_rdy~combout  & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & ((\U_TOP|U_RAM|BUS_RDY~q )))) # (!\U_TOP|U_CACHE|bus_rdy~combout  & ((\U_TOP|U_CACHE|bus_repl_addr [15]) # 
// ((\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_RAM|BUS_RDY~q ))))

	.dataa(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_repl_addr [15]),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~13 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CACHE|bus_repl_addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N13
dffeas \U_TOP|U_CACHE|bus_repl_addr[15] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~13_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[15]~19 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[15]~19_combout  = (\U_TOP|U_CACHE|BUS_WRITE~0_combout  & (((\U_TOP|U_CACHE|bus_repl_addr [15])))) # (!\U_TOP|U_CACHE|BUS_WRITE~0_combout  & (\U_TOP|U_CACHE|bus_pend_addr [15] & ((!\U_TOP|U_CACHE|BUS_ADDR~0_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_addr [15]),
	.datab(\U_TOP|U_CACHE|BUS_WRITE~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_repl_addr [15]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[15]~19 .lut_mask = 16'hC0E2;
defparam \U_TOP|U_CACHE|BUS_ADDR[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[10]~37 (
// Equation(s):
// \U_TOP|U_RAM|addr[10]~37_combout  = (\U_TOP|U_RAM|addr [10] & (\U_TOP|U_RAM|addr[9]~36  $ (GND))) # (!\U_TOP|U_RAM|addr [10] & (!\U_TOP|U_RAM|addr[9]~36  & VCC))
// \U_TOP|U_RAM|addr[10]~38  = CARRY((\U_TOP|U_RAM|addr [10] & !\U_TOP|U_RAM|addr[9]~36 ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[9]~36 ),
	.combout(\U_TOP|U_RAM|addr[10]~37_combout ),
	.cout(\U_TOP|U_RAM|addr[10]~38 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[10]~37 .lut_mask = 16'hC30C;
defparam \U_TOP|U_RAM|addr[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~9 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~9_combout  = (\U_TOP|U_CPU|pc [11] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(\U_TOP|U_CPU|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~9 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~9_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[10]~17 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[10]~17_combout  = (\U_TOP|U_CPU|ptr [10] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|if_mis_req_addr_pend [10] & \U_TOP|U_CACHE|if_mis_req_pend~q )))) # (!\U_TOP|U_CPU|ptr [10] & 
// (\U_TOP|U_CACHE|if_mis_req_addr_pend [10] & (\U_TOP|U_CACHE|if_mis_req_pend~q )))

	.dataa(\U_TOP|U_CPU|ptr [10]),
	.datab(\U_TOP|U_CACHE|if_mis_req_addr_pend [10]),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[10]~17 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|bus_req_addr[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[10]~18 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[10]~18_combout  = (\U_TOP|U_CACHE|bus_req_addr[10]~17_combout ) # ((\U_TOP|U_CPU|pc [11] & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CACHE|bus_req_addr[2]~1_combout )))

	.dataa(\U_TOP|U_CPU|pc [11]),
	.datab(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_req_addr[10]~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[10]~18 .lut_mask = 16'hFF80;
defparam \U_TOP|U_CACHE|bus_req_addr[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \U_TOP|U_CACHE|bus_pend_addr[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[10]~18_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[10]~14 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[10]~14_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout )))) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|dc_a [8]))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|bus_req_addr[10]~18_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[10]~18_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datad(\U_TOP|U_CACHE|dc_a [8]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[10]~14 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CACHE|BUS_ADDR[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~8 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~8_combout  = (\U_TOP|U_RAM|BUS_RDY~q  & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CACHE|dc_a [8]))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|BUS_RDY~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dc_a [8]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~8 .lut_mask = 16'hC000;
defparam \U_TOP|U_CACHE|bus_repl_addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N13
dffeas \U_TOP|U_CACHE|bus_repl_addr[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[10] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [10] = (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[10]~14_combout  & ((\U_TOP|U_CACHE|bus_repl_addr [10]))) # (!\U_TOP|U_CACHE|BUS_ADDR[10]~14_combout  & (\U_TOP|U_CACHE|bus_pend_addr [10])))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[10]~14_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_addr [10]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[10]~14_combout ),
	.datad(\U_TOP|U_CACHE|bus_repl_addr [10]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [10]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[10] .lut_mask = 16'hF838;
defparam \U_TOP|U_CACHE|BUS_ADDR[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N21
dffeas \U_TOP|U_RAM|addr[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[10]~37_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [10]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[10] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[11]~39 (
// Equation(s):
// \U_TOP|U_RAM|addr[11]~39_combout  = (\U_TOP|U_RAM|addr [11] & (!\U_TOP|U_RAM|addr[10]~38 )) # (!\U_TOP|U_RAM|addr [11] & ((\U_TOP|U_RAM|addr[10]~38 ) # (GND)))
// \U_TOP|U_RAM|addr[11]~40  = CARRY((!\U_TOP|U_RAM|addr[10]~38 ) # (!\U_TOP|U_RAM|addr [11]))

	.dataa(\U_TOP|U_RAM|addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[10]~38 ),
	.combout(\U_TOP|U_RAM|addr[11]~39_combout ),
	.cout(\U_TOP|U_RAM|addr[11]~40 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[11]~39 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_RAM|addr[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~10 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~10_combout  = (\U_TOP|U_CACHE|always23~1_combout  & \U_TOP|U_CPU|pc [12])

	.dataa(\U_TOP|U_CACHE|always23~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [12]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~10 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~10_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[11]~19 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[11]~19_combout  = (\U_TOP|U_CACHE|if_mis_req_pend~q  & ((\U_TOP|U_CACHE|if_mis_req_addr_pend [11]) # ((\U_TOP|U_CPU|ptr [11] & \U_TOP|U_CACHE|dm_mis_req~0_combout )))) # (!\U_TOP|U_CACHE|if_mis_req_pend~q  & (\U_TOP|U_CPU|ptr 
// [11] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ))))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CPU|ptr [11]),
	.datac(\U_TOP|U_CACHE|if_mis_req_addr_pend [11]),
	.datad(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[11]~19 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|bus_req_addr[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[11]~20 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[11]~20_combout  = (\U_TOP|U_CACHE|bus_req_addr[11]~19_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CPU|pc [12] & \U_TOP|U_CACHE|if_mis_req~0_combout )))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CPU|pc [12]),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_req_addr[11]~19_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[11]~20 .lut_mask = 16'hFF80;
defparam \U_TOP|U_CACHE|bus_req_addr[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N31
dffeas \U_TOP|U_CACHE|bus_pend_addr[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[11]~20_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[11]~15 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[11]~15_combout  = (\U_TOP|U_CACHE|bus_count[2]~10_combout  & (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout )) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|dc_a [9])) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|bus_req_addr[11]~20_combout )))))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [9]),
	.datad(\U_TOP|U_CACHE|bus_req_addr[11]~20_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[11]~15 .lut_mask = 16'hD9C8;
defparam \U_TOP|U_CACHE|BUS_ADDR[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~9 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~9_combout  = (\U_TOP|U_CACHE|dc_a [9] & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|dc_a [9]),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~9 .lut_mask = 16'hC000;
defparam \U_TOP|U_CACHE|bus_repl_addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N9
dffeas \U_TOP|U_CACHE|bus_repl_addr[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~9_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[11] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [11] = (\U_TOP|U_CACHE|BUS_ADDR[11]~15_combout  & (((\U_TOP|U_CACHE|bus_repl_addr [11]) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[11]~15_combout  & (\U_TOP|U_CACHE|bus_pend_addr [11] & 
// ((\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_addr [11]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[11]~15_combout ),
	.datac(\U_TOP|U_CACHE|bus_repl_addr [11]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [11]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[11] .lut_mask = 16'hE2CC;
defparam \U_TOP|U_CACHE|BUS_ADDR[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \U_TOP|U_RAM|addr[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[11]~39_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [11]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[11] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[12]~41 (
// Equation(s):
// \U_TOP|U_RAM|addr[12]~41_combout  = (\U_TOP|U_RAM|addr [12] & (\U_TOP|U_RAM|addr[11]~40  $ (GND))) # (!\U_TOP|U_RAM|addr [12] & (!\U_TOP|U_RAM|addr[11]~40  & VCC))
// \U_TOP|U_RAM|addr[12]~42  = CARRY((\U_TOP|U_RAM|addr [12] & !\U_TOP|U_RAM|addr[11]~40 ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[11]~40 ),
	.combout(\U_TOP|U_RAM|addr[12]~41_combout ),
	.cout(\U_TOP|U_RAM|addr[12]~42 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[12]~41 .lut_mask = 16'hC30C;
defparam \U_TOP|U_RAM|addr[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~11 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~11_combout  = (\U_TOP|U_CPU|pc [13] & \U_TOP|U_CACHE|always23~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [13]),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~11 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~11_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[12]~21 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[12]~21_combout  = (\U_TOP|U_CPU|ptr [12] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|if_mis_req_addr_pend [12])))) # (!\U_TOP|U_CPU|ptr [12] & 
// (((\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|if_mis_req_addr_pend [12]))))

	.dataa(\U_TOP|U_CPU|ptr [12]),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|if_mis_req_addr_pend [12]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[12]~21 .lut_mask = 16'hF888;
defparam \U_TOP|U_CACHE|bus_req_addr[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[12]~22 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[12]~22_combout  = (\U_TOP|U_CACHE|bus_req_addr[12]~21_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CPU|pc [13])))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datac(\U_TOP|U_CPU|pc [13]),
	.datad(\U_TOP|U_CACHE|bus_req_addr[12]~21_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[12]~22 .lut_mask = 16'hFF80;
defparam \U_TOP|U_CACHE|bus_req_addr[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N3
dffeas \U_TOP|U_CACHE|bus_pend_addr[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[12]~22_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[12]~16 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[12]~16_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (((\U_TOP|U_CACHE|dc_a [10]) # (\U_TOP|U_CACHE|bus_count[2]~10_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|bus_req_addr[12]~22_combout  & 
// ((!\U_TOP|U_CACHE|bus_count[2]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[12]~22_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [10]),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[12]~16 .lut_mask = 16'hCCE2;
defparam \U_TOP|U_CACHE|BUS_ADDR[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~10 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~10_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (\U_TOP|U_CACHE|dc_a [10] & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [10]),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~10 .lut_mask = 16'hC000;
defparam \U_TOP|U_CACHE|bus_repl_addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N11
dffeas \U_TOP|U_CACHE|bus_repl_addr[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~10_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[12] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [12] = (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[12]~16_combout  & ((\U_TOP|U_CACHE|bus_repl_addr [12]))) # (!\U_TOP|U_CACHE|BUS_ADDR[12]~16_combout  & (\U_TOP|U_CACHE|bus_pend_addr [12])))) # 
// (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout  & (((\U_TOP|U_CACHE|BUS_ADDR[12]~16_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_addr [12]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[12]~16_combout ),
	.datad(\U_TOP|U_CACHE|bus_repl_addr [12]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [12]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[12] .lut_mask = 16'hF838;
defparam \U_TOP|U_CACHE|BUS_ADDR[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N25
dffeas \U_TOP|U_RAM|addr[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[12]~41_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [12]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[12] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[13]~43 (
// Equation(s):
// \U_TOP|U_RAM|addr[13]~43_combout  = (\U_TOP|U_RAM|addr [13] & (!\U_TOP|U_RAM|addr[12]~42 )) # (!\U_TOP|U_RAM|addr [13] & ((\U_TOP|U_RAM|addr[12]~42 ) # (GND)))
// \U_TOP|U_RAM|addr[13]~44  = CARRY((!\U_TOP|U_RAM|addr[12]~42 ) # (!\U_TOP|U_RAM|addr [13]))

	.dataa(\U_TOP|U_RAM|addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[12]~42 ),
	.combout(\U_TOP|U_RAM|addr[13]~43_combout ),
	.cout(\U_TOP|U_RAM|addr[13]~44 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[13]~43 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_RAM|addr[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~12 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~12_combout  = (\U_TOP|U_CACHE|always23~1_combout  & \U_TOP|U_CPU|pc [14])

	.dataa(\U_TOP|U_CACHE|always23~1_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~12 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N3
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~12_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[13]~23 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[13]~23_combout  = (\U_TOP|U_CPU|ptr [13] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|if_mis_req_addr_pend [13] & \U_TOP|U_CACHE|if_mis_req_pend~q )))) # (!\U_TOP|U_CPU|ptr [13] & 
// (\U_TOP|U_CACHE|if_mis_req_addr_pend [13] & (\U_TOP|U_CACHE|if_mis_req_pend~q )))

	.dataa(\U_TOP|U_CPU|ptr [13]),
	.datab(\U_TOP|U_CACHE|if_mis_req_addr_pend [13]),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[13]~23 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|bus_req_addr[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[13]~24 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[13]~24_combout  = (\U_TOP|U_CACHE|bus_req_addr[13]~23_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CACHE|if_mis_req~0_combout  & \U_TOP|U_CPU|pc [14])))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_req_addr[13]~23_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CPU|pc [14]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[13]~24 .lut_mask = 16'hECCC;
defparam \U_TOP|U_CACHE|bus_req_addr[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[13]~17 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[13]~17_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (((\U_TOP|U_CACHE|dc_a [11]) # (\U_TOP|U_CACHE|bus_count[2]~10_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (\U_TOP|U_CACHE|bus_req_addr[13]~24_combout  & 
// ((!\U_TOP|U_CACHE|bus_count[2]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[13]~24_combout ),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|dc_a [11]),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[13]~17 .lut_mask = 16'hCCE2;
defparam \U_TOP|U_CACHE|BUS_ADDR[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \U_TOP|U_CACHE|bus_pend_addr[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[13]~24_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~11 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~11_combout  = (\U_TOP|U_CACHE|dc_a [11] & (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_RAM|BUS_RDY~q ))

	.dataa(\U_TOP|U_CACHE|dc_a [11]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_RAM|BUS_RDY~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~11 .lut_mask = 16'hA000;
defparam \U_TOP|U_CACHE|bus_repl_addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \U_TOP|U_CACHE|bus_repl_addr[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~11_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[13] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [13] = (\U_TOP|U_CACHE|BUS_ADDR[13]~17_combout  & (((\U_TOP|U_CACHE|bus_repl_addr [13]) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[13]~17_combout  & (\U_TOP|U_CACHE|bus_pend_addr [13] & 
// (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[13]~17_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_addr [13]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datad(\U_TOP|U_CACHE|bus_repl_addr [13]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [13]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[13] .lut_mask = 16'hEA4A;
defparam \U_TOP|U_CACHE|BUS_ADDR[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N27
dffeas \U_TOP|U_RAM|addr[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[13]~43_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [13]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[13] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[14]~45 (
// Equation(s):
// \U_TOP|U_RAM|addr[14]~45_combout  = (\U_TOP|U_RAM|addr [14] & (\U_TOP|U_RAM|addr[13]~44  $ (GND))) # (!\U_TOP|U_RAM|addr [14] & (!\U_TOP|U_RAM|addr[13]~44  & VCC))
// \U_TOP|U_RAM|addr[14]~46  = CARRY((\U_TOP|U_RAM|addr [14] & !\U_TOP|U_RAM|addr[13]~44 ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_RAM|addr[13]~44 ),
	.combout(\U_TOP|U_RAM|addr[14]~45_combout ),
	.cout(\U_TOP|U_RAM|addr[14]~46 ));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[14]~45 .lut_mask = 16'hC30C;
defparam \U_TOP|U_RAM|addr[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~24 (
// Equation(s):
// \U_TOP|U_CPU|Add0~24_combout  = (\U_TOP|U_CPU|pc [12] & (\U_TOP|U_CPU|Add0~23  $ (GND))) # (!\U_TOP|U_CPU|pc [12] & (!\U_TOP|U_CPU|Add0~23  & VCC))
// \U_TOP|U_CPU|Add0~25  = CARRY((\U_TOP|U_CPU|pc [12] & !\U_TOP|U_CPU|Add0~23 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~23 ),
	.combout(\U_TOP|U_CPU|Add0~24_combout ),
	.cout(\U_TOP|U_CPU|Add0~25 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~24 .lut_mask = 16'hC30C;
defparam \U_TOP|U_CPU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~26 (
// Equation(s):
// \U_TOP|U_CPU|Add0~26_combout  = (\U_TOP|U_CPU|pc [13] & (!\U_TOP|U_CPU|Add0~25 )) # (!\U_TOP|U_CPU|pc [13] & ((\U_TOP|U_CPU|Add0~25 ) # (GND)))
// \U_TOP|U_CPU|Add0~27  = CARRY((!\U_TOP|U_CPU|Add0~25 ) # (!\U_TOP|U_CPU|pc [13]))

	.dataa(\U_TOP|U_CPU|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~25 ),
	.combout(\U_TOP|U_CPU|Add0~26_combout ),
	.cout(\U_TOP|U_CPU|Add0~27 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~26 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_CPU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~28 (
// Equation(s):
// \U_TOP|U_CPU|Add0~28_combout  = (\U_TOP|U_CPU|pc [14] & (\U_TOP|U_CPU|Add0~27  $ (GND))) # (!\U_TOP|U_CPU|pc [14] & (!\U_TOP|U_CPU|Add0~27  & VCC))
// \U_TOP|U_CPU|Add0~29  = CARRY((\U_TOP|U_CPU|pc [14] & !\U_TOP|U_CPU|Add0~27 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~27 ),
	.combout(\U_TOP|U_CPU|Add0~28_combout ),
	.cout(\U_TOP|U_CPU|Add0~29 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~28 .lut_mask = 16'hC30C;
defparam \U_TOP|U_CPU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~30 (
// Equation(s):
// \U_TOP|U_CPU|Add0~30_combout  = \U_TOP|U_CPU|Add0~29  $ (\U_TOP|U_CPU|pc [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [15]),
	.cin(\U_TOP|U_CPU|Add0~29 ),
	.combout(\U_TOP|U_CPU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~30 .lut_mask = 16'h0FF0;
defparam \U_TOP|U_CPU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always12~2 (
// Equation(s):
// \U_TOP|U_CPU|always12~2_combout  = (\U_TOP|U_CPU|always12~1_combout  & \U_TOP|U_CPU|if_code[0]~13_combout )

	.dataa(\U_TOP|U_CPU|always12~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always12~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always12~2 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CPU|always12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc_inc2~0 (
// Equation(s):
// \U_TOP|U_CPU|pc_inc2~0_combout  = (\U_TOP|U_CPU|Decoder3~0_combout  & (\U_TOP|U_CPU|always12~2_combout  & (\U_TOP|U_CPU|state [0] & \U_TOP|U_CPU|seq [0])))

	.dataa(\U_TOP|U_CPU|Decoder3~0_combout ),
	.datab(\U_TOP|U_CPU|always12~2_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc_inc2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc_inc2~0 .lut_mask = 16'h8000;
defparam \U_TOP|U_CPU|pc_inc2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector9~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector9~1_combout  = (\U_TOP|U_CPU|Decoder3~0_combout  & (\U_TOP|U_CPU|state [0] & ((!\U_TOP|U_CPU|seq [0]) # (!\U_TOP|U_CPU|always12~2_combout ))))

	.dataa(\U_TOP|U_CPU|Decoder3~0_combout ),
	.datab(\U_TOP|U_CPU|always12~2_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector9~1 .lut_mask = 16'h20A0;
defparam \U_TOP|U_CPU|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc[2]~33 (
// Equation(s):
// \U_TOP|U_CPU|pc[2]~33_combout  = (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|always6~4_combout ) # ((\U_TOP|U_CPU|pc_inc2~0_combout  & !\U_TOP|U_CPU|Selector9~1_combout ))))

	.dataa(\U_TOP|U_CPU|pc_inc2~0_combout ),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|always6~4_combout ),
	.datad(\U_TOP|U_CPU|Selector9~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[2]~33 .lut_mask = 16'hC0C8;
defparam \U_TOP|U_CPU|pc[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~24 (
// Equation(s):
// \U_TOP|U_CPU|Add2~24_combout  = (\U_TOP|U_CPU|pc [13] & (\U_TOP|U_CPU|Add2~23  $ (GND))) # (!\U_TOP|U_CPU|pc [13] & (!\U_TOP|U_CPU|Add2~23  & VCC))
// \U_TOP|U_CPU|Add2~25  = CARRY((\U_TOP|U_CPU|pc [13] & !\U_TOP|U_CPU|Add2~23 ))

	.dataa(\U_TOP|U_CPU|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~23 ),
	.combout(\U_TOP|U_CPU|Add2~24_combout ),
	.cout(\U_TOP|U_CPU|Add2~25 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~24 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~26 (
// Equation(s):
// \U_TOP|U_CPU|Add2~26_combout  = (\U_TOP|U_CPU|pc [14] & (!\U_TOP|U_CPU|Add2~25 )) # (!\U_TOP|U_CPU|pc [14] & ((\U_TOP|U_CPU|Add2~25 ) # (GND)))
// \U_TOP|U_CPU|Add2~27  = CARRY((!\U_TOP|U_CPU|Add2~25 ) # (!\U_TOP|U_CPU|pc [14]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~25 ),
	.combout(\U_TOP|U_CPU|Add2~26_combout ),
	.cout(\U_TOP|U_CPU|Add2~27 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~26 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_CPU|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~28 (
// Equation(s):
// \U_TOP|U_CPU|Add2~28_combout  = \U_TOP|U_CPU|pc [15] $ (!\U_TOP|U_CPU|Add2~27 )

	.dataa(\U_TOP|U_CPU|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_TOP|U_CPU|Add2~27 ),
	.combout(\U_TOP|U_CPU|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~28 .lut_mask = 16'hA5A5;
defparam \U_TOP|U_CPU|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~16 (
// Equation(s):
// \U_TOP|U_CPU|Add3~16_combout  = (\U_TOP|U_CPU|pc [9] & ((GND) # (!\U_TOP|U_CPU|Add3~15 ))) # (!\U_TOP|U_CPU|pc [9] & (\U_TOP|U_CPU|Add3~15  $ (GND)))
// \U_TOP|U_CPU|Add3~17  = CARRY((\U_TOP|U_CPU|pc [9]) # (!\U_TOP|U_CPU|Add3~15 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~15 ),
	.combout(\U_TOP|U_CPU|Add3~16_combout ),
	.cout(\U_TOP|U_CPU|Add3~17 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~16 .lut_mask = 16'h3CCF;
defparam \U_TOP|U_CPU|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~18 (
// Equation(s):
// \U_TOP|U_CPU|Add3~18_combout  = (\U_TOP|U_CPU|pc [10] & (\U_TOP|U_CPU|Add3~17  & VCC)) # (!\U_TOP|U_CPU|pc [10] & (!\U_TOP|U_CPU|Add3~17 ))
// \U_TOP|U_CPU|Add3~19  = CARRY((!\U_TOP|U_CPU|pc [10] & !\U_TOP|U_CPU|Add3~17 ))

	.dataa(\U_TOP|U_CPU|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~17 ),
	.combout(\U_TOP|U_CPU|Add3~18_combout ),
	.cout(\U_TOP|U_CPU|Add3~19 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~18 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~20 (
// Equation(s):
// \U_TOP|U_CPU|Add3~20_combout  = (\U_TOP|U_CPU|pc [11] & ((GND) # (!\U_TOP|U_CPU|Add3~19 ))) # (!\U_TOP|U_CPU|pc [11] & (\U_TOP|U_CPU|Add3~19  $ (GND)))
// \U_TOP|U_CPU|Add3~21  = CARRY((\U_TOP|U_CPU|pc [11]) # (!\U_TOP|U_CPU|Add3~19 ))

	.dataa(\U_TOP|U_CPU|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~19 ),
	.combout(\U_TOP|U_CPU|Add3~20_combout ),
	.cout(\U_TOP|U_CPU|Add3~21 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~20 .lut_mask = 16'h5AAF;
defparam \U_TOP|U_CPU|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~22 (
// Equation(s):
// \U_TOP|U_CPU|Add3~22_combout  = (\U_TOP|U_CPU|pc [12] & (\U_TOP|U_CPU|Add3~21  & VCC)) # (!\U_TOP|U_CPU|pc [12] & (!\U_TOP|U_CPU|Add3~21 ))
// \U_TOP|U_CPU|Add3~23  = CARRY((!\U_TOP|U_CPU|pc [12] & !\U_TOP|U_CPU|Add3~21 ))

	.dataa(\U_TOP|U_CPU|pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~21 ),
	.combout(\U_TOP|U_CPU|Add3~22_combout ),
	.cout(\U_TOP|U_CPU|Add3~23 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~22 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~24 (
// Equation(s):
// \U_TOP|U_CPU|Add3~24_combout  = (\U_TOP|U_CPU|pc [13] & ((GND) # (!\U_TOP|U_CPU|Add3~23 ))) # (!\U_TOP|U_CPU|pc [13] & (\U_TOP|U_CPU|Add3~23  $ (GND)))
// \U_TOP|U_CPU|Add3~25  = CARRY((\U_TOP|U_CPU|pc [13]) # (!\U_TOP|U_CPU|Add3~23 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~23 ),
	.combout(\U_TOP|U_CPU|Add3~24_combout ),
	.cout(\U_TOP|U_CPU|Add3~25 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~24 .lut_mask = 16'h3CCF;
defparam \U_TOP|U_CPU|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~26 (
// Equation(s):
// \U_TOP|U_CPU|Add3~26_combout  = (\U_TOP|U_CPU|pc [14] & (\U_TOP|U_CPU|Add3~25  & VCC)) # (!\U_TOP|U_CPU|pc [14] & (!\U_TOP|U_CPU|Add3~25 ))
// \U_TOP|U_CPU|Add3~27  = CARRY((!\U_TOP|U_CPU|pc [14] & !\U_TOP|U_CPU|Add3~25 ))

	.dataa(\U_TOP|U_CPU|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~25 ),
	.combout(\U_TOP|U_CPU|Add3~26_combout ),
	.cout(\U_TOP|U_CPU|Add3~27 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~26 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~28 (
// Equation(s):
// \U_TOP|U_CPU|Add3~28_combout  = \U_TOP|U_CPU|pc [15] $ (\U_TOP|U_CPU|Add3~27 )

	.dataa(\U_TOP|U_CPU|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_TOP|U_CPU|Add3~27 ),
	.combout(\U_TOP|U_CPU|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~28 .lut_mask = 16'h5A5A;
defparam \U_TOP|U_CPU|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~28 (
// Equation(s):
// \U_TOP|U_CPU|Add1~28_combout  = (\U_TOP|U_CPU|pc [14] & ((GND) # (!\U_TOP|U_CPU|Add1~27 ))) # (!\U_TOP|U_CPU|pc [14] & (\U_TOP|U_CPU|Add1~27  $ (GND)))
// \U_TOP|U_CPU|Add1~29  = CARRY((\U_TOP|U_CPU|pc [14]) # (!\U_TOP|U_CPU|Add1~27 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~27 ),
	.combout(\U_TOP|U_CPU|Add1~28_combout ),
	.cout(\U_TOP|U_CPU|Add1~29 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~28 .lut_mask = 16'h3CCF;
defparam \U_TOP|U_CPU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~30 (
// Equation(s):
// \U_TOP|U_CPU|Add1~30_combout  = \U_TOP|U_CPU|pc [15] $ (!\U_TOP|U_CPU|Add1~29 )

	.dataa(\U_TOP|U_CPU|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_TOP|U_CPU|Add1~29 ),
	.combout(\U_TOP|U_CPU|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~30 .lut_mask = 16'hA5A5;
defparam \U_TOP|U_CPU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~60 (
// Equation(s):
// \U_TOP|U_CPU|pc~60_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|Add1~30_combout  & !\U_TOP|U_CPU|pc[2]~33_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|Add3~28_combout ) # ((\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add3~28_combout ),
	.datab(\U_TOP|U_CPU|Add1~30_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~60_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~60 .lut_mask = 16'h0FCA;
defparam \U_TOP|U_CPU|pc~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~61 (
// Equation(s):
// \U_TOP|U_CPU|pc~61_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|pc~60_combout  & ((\U_TOP|U_CPU|Add2~28_combout ))) # (!\U_TOP|U_CPU|pc~60_combout  & (\U_TOP|U_CPU|Add0~30_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & 
// (((\U_TOP|U_CPU|pc~60_combout ))))

	.dataa(\U_TOP|U_CPU|Add0~30_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datac(\U_TOP|U_CPU|Add2~28_combout ),
	.datad(\U_TOP|U_CPU|pc~60_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~61_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~61 .lut_mask = 16'hF388;
defparam \U_TOP|U_CPU|pc~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~80 (
// Equation(s):
// \U_TOP|U_CPU|pc~80_combout  = (\U_TOP|U_CPU|pc~61_combout  & (((\U_TOP|U_CPU|state [0]) # (!\U_TOP|U_CACHE|always6~3_combout )) # (!\U_TOP|U_CPU|Decoder3~1_combout )))

	.dataa(\U_TOP|U_CPU|pc~61_combout ),
	.datab(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~80_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~80 .lut_mask = 16'hA2AA;
defparam \U_TOP|U_CPU|pc~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc_dec2~1 (
// Equation(s):
// \U_TOP|U_CPU|pc_dec2~1_combout  = (\U_TOP|U_CPU|pc_dec2~0_combout  & (\U_TOP|U_CPU|state [0] & (\U_TOP|U_CPU|alufunc~0_combout  & \U_TOP|U_CPU|Equal2~3_combout )))

	.dataa(\U_TOP|U_CPU|pc_dec2~0_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|alufunc~0_combout ),
	.datad(\U_TOP|U_CPU|Equal2~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc_dec2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc_dec2~1 .lut_mask = 16'h8000;
defparam \U_TOP|U_CPU|pc_dec2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc[2]~36 (
// Equation(s):
// \U_TOP|U_CPU|pc[2]~36_combout  = (\U_TOP|U_CPU|pc_inc2~0_combout ) # ((\U_TOP|U_CPU|pc_dec2~1_combout ) # ((!\U_TOP|U_CPU|state [0] & \U_TOP|U_CPU|Decoder3~1_combout )))

	.dataa(\U_TOP|U_CPU|pc_inc2~0_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CPU|pc_dec2~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[2]~36 .lut_mask = 16'hFFBA;
defparam \U_TOP|U_CPU|pc[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc[2]~37 (
// Equation(s):
// \U_TOP|U_CPU|pc[2]~37_combout  = (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|pc[2]~36_combout ) # ((\U_TOP|U_CPU|always6~4_combout ) # (\U_TOP|U_CPU|Selector9~1_combout ))))

	.dataa(\U_TOP|U_CPU|pc[2]~36_combout ),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|always6~4_combout ),
	.datad(\U_TOP|U_CPU|Selector9~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[2]~37 .lut_mask = 16'hCCC8;
defparam \U_TOP|U_CPU|pc[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N25
dffeas \U_TOP|U_CPU|pc[15] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~80_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend~13 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend~13_combout  = (\U_TOP|U_CACHE|always23~1_combout  & \U_TOP|U_CPU|pc [15])

	.dataa(\U_TOP|U_CACHE|always23~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [15]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~13 .lut_mask = 16'hAA00;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \U_TOP|U_CACHE|if_mis_req_addr_pend[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_addr_pend~13_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_addr_pend [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[14]~25 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[14]~25_combout  = (\U_TOP|U_CPU|ptr [14] & ((\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|if_mis_req_addr_pend [14])))) # (!\U_TOP|U_CPU|ptr [14] & 
// (((\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|if_mis_req_addr_pend [14]))))

	.dataa(\U_TOP|U_CPU|ptr [14]),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|if_mis_req_addr_pend [14]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[14]~25 .lut_mask = 16'hF888;
defparam \U_TOP|U_CACHE|bus_req_addr[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_req_addr[14]~26 (
// Equation(s):
// \U_TOP|U_CACHE|bus_req_addr[14]~26_combout  = (\U_TOP|U_CACHE|bus_req_addr[14]~25_combout ) # ((\U_TOP|U_CACHE|bus_req_addr[2]~1_combout  & (\U_TOP|U_CPU|pc [15] & \U_TOP|U_CACHE|if_mis_req~0_combout )))

	.dataa(\U_TOP|U_CACHE|bus_req_addr[2]~1_combout ),
	.datab(\U_TOP|U_CPU|pc [15]),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_req_addr[14]~25_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_req_addr[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_req_addr[14]~26 .lut_mask = 16'hFF80;
defparam \U_TOP|U_CACHE|bus_req_addr[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N15
dffeas \U_TOP|U_CACHE|bus_pend_addr[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_req_addr[14]~26_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always19~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_addr[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[14]~18 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[14]~18_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & ((\U_TOP|U_CACHE|dc_a [12]) # ((\U_TOP|U_CACHE|bus_count[2]~10_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout  & (((\U_TOP|U_CACHE|bus_req_addr[14]~26_combout  & 
// !\U_TOP|U_CACHE|bus_count[2]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_a [12]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[9]~5_combout ),
	.datac(\U_TOP|U_CACHE|bus_req_addr[14]~26_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[14]~18 .lut_mask = 16'hCCB8;
defparam \U_TOP|U_CACHE|BUS_ADDR[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_repl_addr~12 (
// Equation(s):
// \U_TOP|U_CACHE|bus_repl_addr~12_combout  = (\U_TOP|U_CACHE|dc_a [12] & (\U_TOP|U_RAM|BUS_RDY~q  & \U_TOP|U_CACHE|dm_mis_req~0_combout ))

	.dataa(\U_TOP|U_CACHE|dc_a [12]),
	.datab(\U_TOP|U_RAM|BUS_RDY~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_repl_addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr~12 .lut_mask = 16'h8080;
defparam \U_TOP|U_CACHE|bus_repl_addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N21
dffeas \U_TOP|U_CACHE|bus_repl_addr[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_repl_addr~12_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_rdy~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_repl_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_repl_addr[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_repl_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[14] (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR [14] = (\U_TOP|U_CACHE|BUS_ADDR[14]~18_combout  & (((\U_TOP|U_CACHE|bus_repl_addr [14]) # (!\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[14]~18_combout  & (\U_TOP|U_CACHE|bus_pend_addr [14] & 
// (\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout )))

	.dataa(\U_TOP|U_CACHE|bus_pend_addr [14]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR[14]~18_combout ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[9]~4_combout ),
	.datad(\U_TOP|U_CACHE|bus_repl_addr [14]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR [14]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[14] .lut_mask = 16'hEC2C;
defparam \U_TOP|U_CACHE|BUS_ADDR[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \U_TOP|U_RAM|addr[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[14]~45_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR [14]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[14] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|addr[15]~47 (
// Equation(s):
// \U_TOP|U_RAM|addr[15]~47_combout  = \U_TOP|U_RAM|addr [15] $ (\U_TOP|U_RAM|addr[14]~46 )

	.dataa(\U_TOP|U_RAM|addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_TOP|U_RAM|addr[14]~46 ),
	.combout(\U_TOP|U_RAM|addr[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[15]~47 .lut_mask = 16'h5A5A;
defparam \U_TOP|U_RAM|addr[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[15]~20 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[15]~20_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((!\U_TOP|U_CACHE|if_mis_req~0_combout  & (!\U_TOP|U_CACHE|if_mis_req_pend~q  & \U_TOP|U_CACHE|BUS_ADDR[15]~19_combout )))

	.dataa(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datab(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR[15]~19_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[15]~20 .lut_mask = 16'hFF10;
defparam \U_TOP|U_CACHE|BUS_ADDR[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N31
dffeas \U_TOP|U_RAM|addr[15] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|addr[15]~47_combout ),
	.asdata(\U_TOP|U_CACHE|BUS_ADDR[15]~20_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.ena(\U_TOP|U_RAM|addr[6]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|addr[15] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~9 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~9_combout  = \U_TOP|U_RAM|addr [15] $ (((!\U_TOP|U_CACHE|bus_req_inst~0_combout  & ((\U_TOP|U_CACHE|BUS_ADDR[15]~19_combout ) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout )))))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[15]~19_combout ),
	.datab(\U_TOP|U_CACHE|bus_req_inst~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datad(\U_TOP|U_RAM|addr [15]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~9 .lut_mask = 16'hDC23;
defparam \U_TOP|U_RAM|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~0 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~0_combout  = (\U_TOP|U_CACHE|BUS_ADDR[1]~3_combout  & (\U_TOP|U_RAM|addr [1] & (\U_TOP|U_RAM|addr [0] $ (!\U_TOP|U_CACHE|BUS_ADDR[0]~2_combout )))) # (!\U_TOP|U_CACHE|BUS_ADDR[1]~3_combout  & (!\U_TOP|U_RAM|addr [1] & 
// (\U_TOP|U_RAM|addr [0] $ (!\U_TOP|U_CACHE|BUS_ADDR[0]~2_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[1]~3_combout ),
	.datab(\U_TOP|U_RAM|addr [1]),
	.datac(\U_TOP|U_RAM|addr [0]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR[0]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~0 .lut_mask = 16'h9009;
defparam \U_TOP|U_RAM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~7 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~7_combout  = (\U_TOP|U_RAM|addr [12] & (\U_TOP|U_CACHE|BUS_ADDR [12] & (\U_TOP|U_CACHE|BUS_ADDR [13] $ (!\U_TOP|U_RAM|addr [13])))) # (!\U_TOP|U_RAM|addr [12] & (!\U_TOP|U_CACHE|BUS_ADDR [12] & (\U_TOP|U_CACHE|BUS_ADDR [13] $ 
// (!\U_TOP|U_RAM|addr [13]))))

	.dataa(\U_TOP|U_RAM|addr [12]),
	.datab(\U_TOP|U_CACHE|BUS_ADDR [12]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR [13]),
	.datad(\U_TOP|U_RAM|addr [13]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~7 .lut_mask = 16'h9009;
defparam \U_TOP|U_RAM|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~6 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~6_combout  = (\U_TOP|U_CACHE|BUS_ADDR [10] & (\U_TOP|U_RAM|addr [10] & (\U_TOP|U_RAM|addr [11] $ (!\U_TOP|U_CACHE|BUS_ADDR [11])))) # (!\U_TOP|U_CACHE|BUS_ADDR [10] & (!\U_TOP|U_RAM|addr [10] & (\U_TOP|U_RAM|addr [11] $ 
// (!\U_TOP|U_CACHE|BUS_ADDR [11]))))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR [10]),
	.datab(\U_TOP|U_RAM|addr [11]),
	.datac(\U_TOP|U_CACHE|BUS_ADDR [11]),
	.datad(\U_TOP|U_RAM|addr [10]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~6 .lut_mask = 16'h8241;
defparam \U_TOP|U_RAM|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~8 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~8_combout  = (\U_TOP|U_RAM|Equal0~7_combout  & (\U_TOP|U_RAM|Equal0~6_combout  & (\U_TOP|U_RAM|addr [14] $ (!\U_TOP|U_CACHE|BUS_ADDR [14]))))

	.dataa(\U_TOP|U_RAM|Equal0~7_combout ),
	.datab(\U_TOP|U_RAM|Equal0~6_combout ),
	.datac(\U_TOP|U_RAM|addr [14]),
	.datad(\U_TOP|U_CACHE|BUS_ADDR [14]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~8 .lut_mask = 16'h8008;
defparam \U_TOP|U_RAM|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Equal0~10 (
// Equation(s):
// \U_TOP|U_RAM|Equal0~10_combout  = (\U_TOP|U_RAM|Equal0~5_combout  & (!\U_TOP|U_RAM|Equal0~9_combout  & (\U_TOP|U_RAM|Equal0~0_combout  & \U_TOP|U_RAM|Equal0~8_combout )))

	.dataa(\U_TOP|U_RAM|Equal0~5_combout ),
	.datab(\U_TOP|U_RAM|Equal0~9_combout ),
	.datac(\U_TOP|U_RAM|Equal0~0_combout ),
	.datad(\U_TOP|U_RAM|Equal0~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Equal0~10 .lut_mask = 16'h2000;
defparam \U_TOP|U_RAM|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.101~4 (
// Equation(s):
// \U_TOP|U_RAM|state.101~4_combout  = (!\U_TOP|U_RAM|Equal0~10_combout  & (\U_TOP|U_RAM|bus_ready_clr~0_combout  & (\U_TOP|U_RAM|Decoder0~0_combout  & \U_TOP|U_CACHE|BUS_WRITE~1_combout )))

	.dataa(\U_TOP|U_RAM|Equal0~10_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.101~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.101~4 .lut_mask = 16'h4000;
defparam \U_TOP|U_RAM|state.101~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector8~2 (
// Equation(s):
// \U_TOP|U_RAM|Selector8~2_combout  = (!\U_TOP|U_RAM|state.010~q  & ((!\U_TOP|U_RAM|state.011~q ) # (!\U_TOP|U_RAM|Decoder0~0_combout )))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datac(\U_TOP|U_RAM|state.010~q ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector8~2 .lut_mask = 16'h030F;
defparam \U_TOP|U_RAM|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.101~2 (
// Equation(s):
// \U_TOP|U_RAM|state.101~2_combout  = (\U_TOP|U_CACHE|BUS_WRITE~1_combout  & (\U_TOP|U_RAM|bus_ready_clr~0_combout  & ((\U_TOP|U_RAM|Selector18~1_combout ) # (!\U_TOP|U_RAM|Selector8~2_combout ))))

	.dataa(\U_TOP|U_RAM|Selector8~2_combout ),
	.datab(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.datac(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datad(\U_TOP|U_RAM|Selector18~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.101~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.101~2 .lut_mask = 16'hC040;
defparam \U_TOP|U_RAM|state.101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.101~3 (
// Equation(s):
// \U_TOP|U_RAM|state.101~3_combout  = (\U_TOP|U_RAM|Selector11~11_combout  & ((\U_TOP|U_RAM|state.101~2_combout ) # ((\U_TOP|U_RAM|state.101~4_combout  & \U_TOP|U_RAM|state.101~q )))) # (!\U_TOP|U_RAM|Selector11~11_combout  & (((\U_TOP|U_RAM|state.101~q 
// ))))

	.dataa(\U_TOP|U_RAM|Selector11~11_combout ),
	.datab(\U_TOP|U_RAM|state.101~4_combout ),
	.datac(\U_TOP|U_RAM|state.101~q ),
	.datad(\U_TOP|U_RAM|state.101~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.101~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.101~3 .lut_mask = 16'hFAD0;
defparam \U_TOP|U_RAM|state.101~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N1
dffeas \U_TOP|U_RAM|state.101 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|state.101~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|state.101 .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector7~5 (
// Equation(s):
// \U_TOP|U_RAM|Selector7~5_combout  = (((\U_TOP|U_RAM|Equal0~10_combout  & \U_TOP|U_CACHE|BUS_WRITE~1_combout )) # (!\U_TOP|U_RAM|Decoder0~0_combout )) # (!\U_TOP|U_RAM|bus_ready_clr~0_combout )

	.dataa(\U_TOP|U_RAM|Equal0~10_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector7~5 .lut_mask = 16'hBF3F;
defparam \U_TOP|U_RAM|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|always15~2 (
// Equation(s):
// \U_TOP|U_RAM|always15~2_combout  = (\U_TOP|U_RAM|bus_ready_clr~0_combout  & (\U_TOP|U_RAM|Equal0~10_combout  & !\U_TOP|U_CACHE|BUS_WRITE~1_combout ))

	.dataa(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|Equal0~10_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|always15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|always15~2 .lut_mask = 16'h00A0;
defparam \U_TOP|U_RAM|always15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~1 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~1_combout  = (!\U_TOP|U_RAM|seq [2] & (\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|seq [0] & \U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~1 .lut_mask = 16'h4000;
defparam \U_TOP|U_RAM|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector7~3 (
// Equation(s):
// \U_TOP|U_RAM|Selector7~3_combout  = (\U_TOP|U_RAM|state.100~q  & ((\U_TOP|U_RAM|always15~2_combout ) # ((!\U_TOP|U_RAM|Decoder0~1_combout ) # (!\U_TOP|U_RAM|bus_ready_clr~0_combout ))))

	.dataa(\U_TOP|U_RAM|always15~2_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector7~3 .lut_mask = 16'hB0F0;
defparam \U_TOP|U_RAM|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector7~4 (
// Equation(s):
// \U_TOP|U_RAM|Selector7~4_combout  = (!\U_TOP|U_RAM|Selector7~2_combout  & (!\U_TOP|U_RAM|Selector7~3_combout  & ((!\U_TOP|U_RAM|Selector7~5_combout ) # (!\U_TOP|U_RAM|state.101~q ))))

	.dataa(\U_TOP|U_RAM|Selector7~2_combout ),
	.datab(\U_TOP|U_RAM|state.101~q ),
	.datac(\U_TOP|U_RAM|Selector7~5_combout ),
	.datad(\U_TOP|U_RAM|Selector7~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector7~4 .lut_mask = 16'h0015;
defparam \U_TOP|U_RAM|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N15
dffeas \U_TOP|U_RAM|state.000 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|Selector7~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|Selector11~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|state.000 .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.011~0 (
// Equation(s):
// \U_TOP|U_RAM|state.011~0_combout  = !\U_TOP|U_RAM|state.000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|state.000~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.011~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.011~0 .lut_mask = 16'h00FF;
defparam \U_TOP|U_RAM|state.011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N9
dffeas \U_TOP|U_RAM|state.011 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|state.011~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|Selector11~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|state.011 .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector8~3 (
// Equation(s):
// \U_TOP|U_RAM|Selector8~3_combout  = (!\U_TOP|U_RAM|bus_ready_clr~0_combout  & ((\U_TOP|U_RAM|state.010~q ) # ((\U_TOP|U_RAM|Decoder0~0_combout  & \U_TOP|U_RAM|state.011~q ))))

	.dataa(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datab(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datac(\U_TOP|U_RAM|state.010~q ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector8~3 .lut_mask = 16'h5450;
defparam \U_TOP|U_RAM|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N9
dffeas \U_TOP|U_RAM|state.010 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|Selector8~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|Selector11~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|state.010 .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|BUS_RDY~0 (
// Equation(s):
// \U_TOP|U_RAM|BUS_RDY~0_combout  = (!\U_TOP|U_RAM|state.010~q  & \U_TOP|U_RAM|state.000~q )

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|state.010~q ),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|state.000~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|BUS_RDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|BUS_RDY~0 .lut_mask = 16'h3300;
defparam \U_TOP|U_RAM|BUS_RDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|WideOr11~0 (
// Equation(s):
// \U_TOP|U_RAM|WideOr11~0_combout  = (\U_TOP|U_RAM|seq [3] & ((\U_TOP|U_RAM|seq [2]) # ((\U_TOP|U_RAM|seq [1] & \U_TOP|U_RAM|seq [0]))))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|WideOr11~0 .lut_mask = 16'hEA00;
defparam \U_TOP|U_RAM|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector20~0 (
// Equation(s):
// \U_TOP|U_RAM|Selector20~0_combout  = (\U_TOP|U_RAM|state.100~q  & (((\U_TOP|U_RAM|WideOr11~0_combout )))) # (!\U_TOP|U_RAM|state.100~q  & (((\U_TOP|U_RAM|seq [3])) # (!\U_TOP|U_RAM|BUS_RDY~0_combout )))

	.dataa(\U_TOP|U_RAM|BUS_RDY~0_combout ),
	.datab(\U_TOP|U_RAM|seq [3]),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector20~0 .lut_mask = 16'hFD0D;
defparam \U_TOP|U_RAM|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq~5 (
// Equation(s):
// \U_TOP|U_RAM|seq~5_combout  = \U_TOP|U_RAM|seq [2] $ (((\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|Selector20~0_combout  & \U_TOP|U_RAM|seq [0])) # (!\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|Selector20~0_combout ))))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|Selector20~0_combout ),
	.datad(\U_TOP|U_RAM|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq~5 .lut_mask = 16'h969A;
defparam \U_TOP|U_RAM|seq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq[2]~2 (
// Equation(s):
// \U_TOP|U_RAM|seq[2]~2_combout  = (((\U_TOP|U_RAM|Selector18~1_combout  & \U_TOP|U_RAM|always15~2_combout )) # (!\U_TOP|U_RAM|seq_dec~4_combout )) # (!\U_TOP|U_RAM|Selector20~0_combout )

	.dataa(\U_TOP|U_RAM|Selector20~0_combout ),
	.datab(\U_TOP|U_RAM|Selector18~1_combout ),
	.datac(\U_TOP|U_RAM|always15~2_combout ),
	.datad(\U_TOP|U_RAM|seq_dec~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[2]~2 .lut_mask = 16'hD5FF;
defparam \U_TOP|U_RAM|seq[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|WideOr14~0 (
// Equation(s):
// \U_TOP|U_RAM|WideOr14~0_combout  = (!\U_TOP|U_RAM|state.101~q  & !\U_TOP|U_RAM|state.100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|state.101~q ),
	.datad(\U_TOP|U_RAM|state.100~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|WideOr14~0 .lut_mask = 16'h000F;
defparam \U_TOP|U_RAM|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector11~7 (
// Equation(s):
// \U_TOP|U_RAM|Selector11~7_combout  = (\U_TOP|U_RAM|WideOr14~0_combout  & (((\U_TOP|U_RAM|seq [2] & \U_TOP|U_RAM|seq [3])) # (!\U_TOP|U_RAM|state.011~q ))) # (!\U_TOP|U_RAM|WideOr14~0_combout  & (((\U_TOP|U_RAM|seq [2] & \U_TOP|U_RAM|seq [3]))))

	.dataa(\U_TOP|U_RAM|WideOr14~0_combout ),
	.datab(\U_TOP|U_RAM|state.011~q ),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector11~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector11~7 .lut_mask = 16'hF222;
defparam \U_TOP|U_RAM|Selector11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector11~9 (
// Equation(s):
// \U_TOP|U_RAM|Selector11~9_combout  = (\U_TOP|U_RAM|bus_ready_clr~0_combout  & (\U_TOP|U_RAM|seq [3] & ((\U_TOP|U_CACHE|BUS_WRITE~1_combout ) # (!\U_TOP|U_RAM|Equal0~10_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|seq [3]),
	.datad(\U_TOP|U_RAM|Equal0~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector11~9 .lut_mask = 16'h80C0;
defparam \U_TOP|U_RAM|Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector11~8 (
// Equation(s):
// \U_TOP|U_RAM|Selector11~8_combout  = (\U_TOP|U_RAM|Selector11~7_combout ) # ((\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|seq [0] & \U_TOP|U_RAM|Selector11~9_combout )))

	.dataa(\U_TOP|U_RAM|Selector11~7_combout ),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|Selector11~9_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector11~8 .lut_mask = 16'hEAAA;
defparam \U_TOP|U_RAM|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector22~3 (
// Equation(s):
// \U_TOP|U_RAM|Selector22~3_combout  = (!\U_TOP|U_RAM|seq [0] & (!\U_TOP|U_RAM|seq [1] & \U_TOP|U_RAM|state.101~q ))

	.dataa(\U_TOP|U_RAM|seq [0]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|state.101~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector22~3 .lut_mask = 16'h1100;
defparam \U_TOP|U_RAM|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector11~10 (
// Equation(s):
// \U_TOP|U_RAM|Selector11~10_combout  = ((\U_TOP|U_RAM|bus_ready_clr~0_combout  & ((!\U_TOP|U_RAM|Equal0~10_combout ) # (!\U_TOP|U_CACHE|BUS_WRITE~1_combout )))) # (!\U_TOP|U_RAM|Selector22~3_combout )

	.dataa(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|Selector22~3_combout ),
	.datad(\U_TOP|U_RAM|Equal0~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector11~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector11~10 .lut_mask = 16'h4FCF;
defparam \U_TOP|U_RAM|Selector11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector11~6 (
// Equation(s):
// \U_TOP|U_RAM|Selector11~6_combout  = (\U_TOP|U_RAM|seq [3] & (!\U_TOP|U_RAM|state.100~q  & \U_TOP|U_RAM|Selector11~10_combout ))

	.dataa(\U_TOP|U_RAM|seq [3]),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Selector11~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector11~6 .lut_mask = 16'h0A00;
defparam \U_TOP|U_RAM|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq[2]~3 (
// Equation(s):
// \U_TOP|U_RAM|seq[2]~3_combout  = (\U_TOP|U_RAM|seq[2]~2_combout ) # ((\U_TOP|U_RAM|Selector11~8_combout ) # (\U_TOP|U_RAM|Selector11~6_combout ))

	.dataa(\U_TOP|U_RAM|seq[2]~2_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|Selector11~8_combout ),
	.datad(\U_TOP|U_RAM|Selector11~6_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[2]~3 .lut_mask = 16'hFFFA;
defparam \U_TOP|U_RAM|seq[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq[2]~6 (
// Equation(s):
// \U_TOP|U_RAM|seq[2]~6_combout  = (\U_TOP|U_RAM|seq[2]~3_combout  & (\U_TOP|U_RAM|seq~5_combout  & ((!\U_TOP|U_RAM|Selector11~11_combout )))) # (!\U_TOP|U_RAM|seq[2]~3_combout  & (((\U_TOP|U_RAM|seq [2]))))

	.dataa(\U_TOP|U_RAM|seq~5_combout ),
	.datab(\U_TOP|U_RAM|seq[2]~3_combout ),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|Selector11~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[2]~6 .lut_mask = 16'h30B8;
defparam \U_TOP|U_RAM|seq[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N5
dffeas \U_TOP|U_RAM|seq[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|seq[2]~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|seq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[2] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|seq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~8 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~8_combout  = (!\U_TOP|U_RAM|seq [2] & (!\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|seq [0] & \U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~8 .lut_mask = 16'h1000;
defparam \U_TOP|U_RAM|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd_set_hi~0 (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd_set_hi~0_combout  = (\U_TOP|U_RAM|state.100~q  & \U_TOP|U_RAM|Decoder0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_set_hi~0 .lut_mask = 16'hF000;
defparam \U_TOP|U_RAM|qspi_rxd_set_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \U_TOP|U_RAM|qspi_rxd[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd_temp [0]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[4] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_pend_rdata[12]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|bus_pend_rdata[12]~feeder_combout  = \U_TOP|U_RAM|qspi_rxd [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_pend_rdata[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[12]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|bus_pend_rdata[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \U_TOP|U_CACHE|bus_pend_rdata[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_pend_rdata[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_dphase_addr~1 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_dphase_addr~1_combout  = (\U_TOP|U_CACHE|always23~0_combout  & \U_TOP|U_CPU|pc [1])

	.dataa(\U_TOP|U_CACHE|always23~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_dphase_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_dphase_addr~1 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|if_mis_dphase_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \U_TOP|U_CACHE|if_mis_dphase_addr[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_dphase_addr~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_dphase_addr[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_dphase_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N3
dffeas \U_TOP|U_CACHE|bus_pend_rdata[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_dphase_addr~0 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_dphase_addr~0_combout  = (\U_TOP|U_CPU|pc [0] & \U_TOP|U_CACHE|always23~0_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [0]),
	.datac(\U_TOP|U_CACHE|always23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_dphase_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_dphase_addr~0 .lut_mask = 16'hC0C0;
defparam \U_TOP|U_CACHE|if_mis_dphase_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \U_TOP|U_CACHE|if_mis_dphase_addr[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_dphase_addr~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_dphase_addr[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_dphase_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~6 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~6_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [4]))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [0]))))

	.dataa(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [0]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [4]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~6 .lut_mask = 16'hFA44;
defparam \U_TOP|U_CPU|if_code[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~7 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~7_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_CPU|if_code[0]~6_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [12])) # (!\U_TOP|U_CPU|if_code[0]~6_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [8]))))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CPU|if_code[0]~6_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [12]),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [8]),
	.datad(\U_TOP|U_CPU|if_code[0]~6_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~7 .lut_mask = 16'hBBC0;
defparam \U_TOP|U_CPU|if_code[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always5~0 (
// Equation(s):
// \U_TOP|U_CACHE|always5~0_combout  = (!\U_TOP|U_CACHE|if_mis_req_pend~q  & (\U_TOP|U_CACHE|if_hit_dphase~q  & \U_TOP|U_CACHE|bus_rdy~combout ))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CACHE|if_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always5~0 .lut_mask = 16'h4040;
defparam \U_TOP|U_CACHE|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~9 (
// Equation(s):
// \U_TOP|U_CACHE|always0~9_combout  = (\U_TOP|U_CACHE|always0~8_combout  & (\U_TOP|U_UART|txd_aphase~0_combout  & ((\U_TOP|U_CPU|Selector5~9_combout ) # (\U_TOP|U_CPU|Selector5~19_combout ))))

	.dataa(\U_TOP|U_CACHE|always0~8_combout ),
	.datab(\U_TOP|U_CPU|Selector5~9_combout ),
	.datac(\U_TOP|U_UART|txd_aphase~0_combout ),
	.datad(\U_TOP|U_CPU|Selector5~19_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~9 .lut_mask = 16'hA080;
defparam \U_TOP|U_CACHE|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_hit_dphase_addr~1 (
// Equation(s):
// \U_TOP|U_CACHE|if_hit_dphase_addr~1_combout  = (\U_TOP|U_CPU|pc [1] & \U_TOP|U_CACHE|always0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [1]),
	.datad(\U_TOP|U_CACHE|always0~9_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_hit_dphase_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit_dphase_addr~1 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|if_hit_dphase_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \U_TOP|U_CACHE|if_hit_dphase_addr[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_hit_dphase_addr~1_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit_dphase_addr[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_hit_dphase_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N29
dffeas \U_TOP|U_CACHE|if_mis_dphase (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always5~1 (
// Equation(s):
// \U_TOP|U_CACHE|always5~1_combout  = (\U_TOP|U_CACHE|if_mis_dphase~q  & (\U_TOP|U_CACHE|bus_rdy~combout  & !\U_TOP|U_CACHE|if_mis_req_pend~q ))

	.dataa(\U_TOP|U_CACHE|if_mis_dphase~q ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always5~1 .lut_mask = 16'h0808;
defparam \U_TOP|U_CACHE|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \U_TOP|U_CACHE|ic_d[0] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [0]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \U_TOP|U_CACHE|ic_d[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~4 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~4_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|if_hit_dphase_addr [1]) # ((\U_TOP|U_CACHE|ic_d [4])))) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & 
// (\U_TOP|U_CACHE|ic_d [0])))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [0]),
	.datad(\U_TOP|U_CACHE|ic_d [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~4 .lut_mask = 16'hBA98;
defparam \U_TOP|U_CPU|if_code[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \U_TOP|U_CACHE|ic_d[12] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [12]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[8]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[8]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [8]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[8]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \U_TOP|U_CACHE|ic_d[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~5 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~5_combout  = (\U_TOP|U_CPU|if_code[0]~4_combout  & (((\U_TOP|U_CACHE|ic_d [12])) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [1]))) # (!\U_TOP|U_CPU|if_code[0]~4_combout  & (\U_TOP|U_CACHE|if_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|ic_d 
// [8]))))

	.dataa(\U_TOP|U_CPU|if_code[0]~4_combout ),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [12]),
	.datad(\U_TOP|U_CACHE|ic_d [8]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~5 .lut_mask = 16'hE6A2;
defparam \U_TOP|U_CPU|if_code[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_dphase_addr~2 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_dphase_addr~2_combout  = (\U_TOP|U_CACHE|always23~0_combout  & \U_TOP|U_CPU|pc [2])

	.dataa(\U_TOP|U_CACHE|always23~0_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_dphase_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_dphase_addr~2 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|if_mis_dphase_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \U_TOP|U_CACHE|if_mis_dphase_addr[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_dphase_addr~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_dphase_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_dphase_addr[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_dphase_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_hit_dphase_addr~0 (
// Equation(s):
// \U_TOP|U_CACHE|if_hit_dphase_addr~0_combout  = (\U_TOP|U_CPU|pc [2] & \U_TOP|U_CACHE|always0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|pc [2]),
	.datad(\U_TOP|U_CACHE|always0~9_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_hit_dphase_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit_dphase_addr~0 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|if_hit_dphase_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \U_TOP|U_CACHE|if_hit_dphase_addr[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_hit_dphase_addr~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_hit_dphase_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit_dphase_addr[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_hit_dphase_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~3 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~3_combout  = (\U_TOP|U_CACHE|always5~0_combout  & ((\U_TOP|U_CACHE|if_hit_dphase_addr [2]))) # (!\U_TOP|U_CACHE|always5~0_combout  & (\U_TOP|U_CACHE|if_mis_dphase_addr [2]))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [2]),
	.datac(\U_TOP|U_CACHE|always5~0_combout ),
	.datad(\U_TOP|U_CACHE|if_hit_dphase_addr [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~3 .lut_mask = 16'hFC0C;
defparam \U_TOP|U_CPU|if_code[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~8 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~8_combout  = (\U_TOP|U_CACHE|always5~0_combout  & (((\U_TOP|U_CPU|if_code[0]~5_combout ) # (\U_TOP|U_CPU|if_code[0]~3_combout )))) # (!\U_TOP|U_CACHE|always5~0_combout  & (\U_TOP|U_CPU|if_code[0]~7_combout  & 
// ((!\U_TOP|U_CPU|if_code[0]~3_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[0]~7_combout ),
	.datab(\U_TOP|U_CACHE|always5~0_combout ),
	.datac(\U_TOP|U_CPU|if_code[0]~5_combout ),
	.datad(\U_TOP|U_CPU|if_code[0]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~8 .lut_mask = 16'hCCE2;
defparam \U_TOP|U_CPU|if_code[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[24]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[24]~feeder_combout  = \U_TOP|U_RAM|qspi_rxd [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[24]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \U_TOP|U_CACHE|ic_d[24] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[24] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \U_TOP|U_CACHE|ic_d[16] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [16]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[16] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~9 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~9_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|ic_d [24]) # ((\U_TOP|U_CACHE|if_hit_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|ic_d [16] & 
// !\U_TOP|U_CACHE|if_hit_dphase_addr [0]))))

	.dataa(\U_TOP|U_CACHE|ic_d [24]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [16]),
	.datad(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~9 .lut_mask = 16'hCCB8;
defparam \U_TOP|U_CPU|if_code[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \U_TOP|U_CACHE|ic_d[28] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[28] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \U_TOP|U_CACHE|bus_pend_rdata[20] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|bus_pend_rdata[21]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_rdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_rdata[20] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_rdata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[20]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[20]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [20]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[20]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \U_TOP|U_CACHE|ic_d[20] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[20] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~10 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~10_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CPU|if_code[0]~9_combout  & (\U_TOP|U_CACHE|ic_d [28])) # (!\U_TOP|U_CPU|if_code[0]~9_combout  & ((\U_TOP|U_CACHE|ic_d [20]))))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (\U_TOP|U_CPU|if_code[0]~9_combout ))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CPU|if_code[0]~9_combout ),
	.datac(\U_TOP|U_CACHE|ic_d [28]),
	.datad(\U_TOP|U_CACHE|ic_d [20]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~10 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|if_code[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~1 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~1_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (((\U_TOP|U_CACHE|if_mis_dphase_addr [1])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_RAM|qspi_rxd [0]))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (\U_TOP|U_CACHE|bus_pend_rdata [16]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [16]),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.datac(\U_TOP|U_RAM|qspi_rxd [0]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~1 .lut_mask = 16'hFC22;
defparam \U_TOP|U_CPU|if_code[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~2 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~2_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CPU|if_code[0]~1_combout  & ((\U_TOP|U_RAM|qspi_rxd [4]))) # (!\U_TOP|U_CPU|if_code[0]~1_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [20])))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (((\U_TOP|U_CPU|if_code[0]~1_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [20]),
	.datab(\U_TOP|U_RAM|qspi_rxd [4]),
	.datac(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.datad(\U_TOP|U_CPU|if_code[0]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~2 .lut_mask = 16'hCFA0;
defparam \U_TOP|U_CPU|if_code[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~11 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~11_combout  = (\U_TOP|U_CPU|if_code[0]~8_combout  & (((\U_TOP|U_CPU|if_code[0]~10_combout )) # (!\U_TOP|U_CPU|if_code[0]~3_combout ))) # (!\U_TOP|U_CPU|if_code[0]~8_combout  & (\U_TOP|U_CPU|if_code[0]~3_combout  & 
// ((\U_TOP|U_CPU|if_code[0]~2_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[0]~8_combout ),
	.datab(\U_TOP|U_CPU|if_code[0]~3_combout ),
	.datac(\U_TOP|U_CPU|if_code[0]~10_combout ),
	.datad(\U_TOP|U_CPU|if_code[0]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~11 .lut_mask = 16'hE6A2;
defparam \U_TOP|U_CPU|if_code[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N9
dffeas \U_TOP|U_CPU|if_code_keep[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|if_code_keep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code_keep[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|if_code_keep[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_do_dphase~0 (
// Equation(s):
// \U_TOP|U_CPU|if_do_dphase~0_combout  = (\U_TOP|U_UART|IO_RDY~3_combout  & ((\U_TOP|U_CPU|Selector5~9_combout ) # (\U_TOP|U_CPU|Selector5~19_combout )))

	.dataa(\U_TOP|U_UART|IO_RDY~3_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Selector5~9_combout ),
	.datad(\U_TOP|U_CPU|Selector5~19_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_do_dphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_do_dphase~0 .lut_mask = 16'hAAA0;
defparam \U_TOP|U_CPU|if_do_dphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N17
dffeas \U_TOP|U_CPU|if_do_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|if_do_dphase~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|if_do_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|if_do_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|if_do_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code~12 (
// Equation(s):
// \U_TOP|U_CPU|if_code~12_combout  = (!\U_TOP|U_CACHE|if_mis_req_pend~q  & (\U_TOP|U_CPU|if_do_dphase~q  & \U_TOP|U_CACHE|bus_rdy~combout ))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CPU|if_do_dphase~q ),
	.datac(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code~12 .lut_mask = 16'h4040;
defparam \U_TOP|U_CPU|if_code~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~13 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~13_combout  = (!\U_TOP|U_CPU|if_code[0]~0_combout  & ((\U_TOP|U_CPU|if_code~12_combout  & (!\U_TOP|U_CPU|if_code[0]~11_combout )) # (!\U_TOP|U_CPU|if_code~12_combout  & ((\U_TOP|U_CPU|if_code_keep [0])))))

	.dataa(\U_TOP|U_CPU|if_code[0]~0_combout ),
	.datab(\U_TOP|U_CPU|if_code[0]~11_combout ),
	.datac(\U_TOP|U_CPU|if_code_keep [0]),
	.datad(\U_TOP|U_CPU|if_code~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~13 .lut_mask = 16'h1150;
defparam \U_TOP|U_CPU|if_code[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr3~0 (
// Equation(s):
// \U_TOP|U_CPU|WideOr3~0_combout  = (\U_TOP|U_CPU|if_code[3]~46_combout  & (((\U_TOP|U_CPU|if_code[0]~13_combout  & !\U_TOP|U_CPU|if_code[2]~35_combout )) # (!\U_TOP|U_CPU|if_code[1]~24_combout )))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr3~0 .lut_mask = 16'h5D00;
defparam \U_TOP|U_CPU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector13~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector13~2_combout  = (\U_TOP|U_CPU|WideOr3~0_combout  & ((\U_TOP|U_CPU|Selector1~0_combout ) # ((\U_TOP|U_CPU|Selector13~1_combout  & !\U_TOP|U_CPU|seq [0])))) # (!\U_TOP|U_CPU|WideOr3~0_combout  & (((\U_TOP|U_CPU|Selector13~1_combout  & 
// !\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|WideOr3~0_combout ),
	.datab(\U_TOP|U_CPU|Selector1~0_combout ),
	.datac(\U_TOP|U_CPU|Selector13~1_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector13~2 .lut_mask = 16'h88F8;
defparam \U_TOP|U_CPU|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always6~2 (
// Equation(s):
// \U_TOP|U_CACHE|always6~2_combout  = (\U_TOP|U_CACHE|always6~3_combout  & (\U_TOP|U_CACHE|bus_count[2]~8_combout  & ((\U_TOP|U_CPU|Selector13~2_combout ) # (\U_TOP|U_CPU|WideOr21~1_combout ))))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(\U_TOP|U_CPU|Selector13~2_combout ),
	.datac(\U_TOP|U_CPU|WideOr21~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always6~2 .lut_mask = 16'hA800;
defparam \U_TOP|U_CACHE|always6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase~2 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase~2_combout  = (\U_TOP|U_CACHE|always6~2_combout  & ((\U_TOP|U_CACHE|bus_rdy~combout ) # (\U_TOP|U_CACHE|dm_hit_dphase~q )))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datad(\U_TOP|U_CACHE|always6~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase~2 .lut_mask = 16'hFC00;
defparam \U_TOP|U_CACHE|dm_hit_dphase~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \U_TOP|U_CACHE|dm_hit_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[0]~6 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[0]~6_combout  = (\U_TOP|U_CACHE|dm_hit_dphase~q  & (\U_TOP|U_CPU|dr_do_dphase~q  & !\U_TOP|U_CACHE|dm_hit_dphase_write~q ))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datab(\U_TOP|U_CPU|dr_do_dphase~q ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_write~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[0]~6 .lut_mask = 16'h0088;
defparam \U_TOP|U_CPU|dr_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \U_TOP|U_CPU|dr_data_keep[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|dr_data[4]~15_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|dr_data_keep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data_keep[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|dr_data_keep[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[4]~10 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[4]~10_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|dm_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [12]))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [4]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [4]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [12]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[4]~10 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CPU|dr_data[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[4]~11 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[4]~11_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CPU|dr_data[4]~10_combout  & ((\U_TOP|U_RAM|qspi_rxd [4]))) # (!\U_TOP|U_CPU|dr_data[4]~10_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [20])))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CPU|dr_data[4]~10_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [20]),
	.datac(\U_TOP|U_RAM|qspi_rxd [4]),
	.datad(\U_TOP|U_CPU|dr_data[4]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[4]~11 .lut_mask = 16'hF588;
defparam \U_TOP|U_CPU|dr_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[4]~12 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[4]~12_combout  = (\U_TOP|U_CPU|dr_data~4_combout  & (\U_TOP|U_CPU|dr_data[0]~1_combout  & ((\U_TOP|U_CPU|dr_data[4]~11_combout )))) # (!\U_TOP|U_CPU|dr_data~4_combout  & ((\U_TOP|U_CPU|dr_data_keep [4]) # 
// ((\U_TOP|U_CPU|dr_data[0]~1_combout  & \U_TOP|U_CPU|dr_data[4]~11_combout ))))

	.dataa(\U_TOP|U_CPU|dr_data~4_combout ),
	.datab(\U_TOP|U_CPU|dr_data[0]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data_keep [4]),
	.datad(\U_TOP|U_CPU|dr_data[4]~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[4]~12 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CPU|dr_data[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_wdata~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_wdata~0_combout  = (\U_TOP|U_CPU|Add8~23_combout  & \U_TOP|U_CACHE|dm_mis_req~0_combout )

	.dataa(\U_TOP|U_CPU|Add8~23_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~0 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \U_TOP|U_CACHE|dm_mis_dphase_wdata[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_wdata~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_mis_dphase_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[4]~19 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[4]~19_combout  = (\U_TOP|U_CACHE|dc_d~34_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]))) # (!\U_TOP|U_CACHE|dc_d~34_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [4]))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [4]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dc_d~34_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[4]~19 .lut_mask = 16'hCCAA;
defparam \U_TOP|U_CACHE|dc_d[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_wdata~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_wdata~0_combout  = (\U_TOP|U_CACHE|always6~2_combout  & \U_TOP|U_CPU|Add8~23_combout )

	.dataa(\U_TOP|U_CACHE|always6~2_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Add8~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_wdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~0 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \U_TOP|U_CACHE|dm_hit_dphase_wdata[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_hit_dphase_wdata~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|DM_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dm_hit_dphase_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dm_hit_dphase_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [4])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [4]))) # 
// (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata [4]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_wdata [4]),
	.datac(\U_TOP|U_CACHE|dc_d [4]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0 .lut_mask = 16'hF0E4;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \U_TOP|U_CACHE|dc_d[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[4]~19_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[12]~18 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[12]~18_combout  = (\U_TOP|U_CACHE|Equal23~2_combout  & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [4])) # (!\U_TOP|U_CACHE|Equal23~2_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [12])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]),
	.datab(\U_TOP|U_CACHE|Equal23~2_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [12]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[12]~18 .lut_mask = 16'hBB88;
defparam \U_TOP|U_CACHE|dc_d[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [12])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [4])) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [12])))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [4]),
	.datab(\U_TOP|U_CACHE|dc_d [12]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9 .lut_mask = 16'hCACC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \U_TOP|U_CACHE|dc_d[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[12]~18_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[4]~13 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[4]~13_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1]) # ((\U_TOP|U_CACHE|dc_d [12])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & 
// (\U_TOP|U_CACHE|dc_d [4])))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dc_d [4]),
	.datad(\U_TOP|U_CACHE|dc_d [12]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[4]~13 .lut_mask = 16'hBA98;
defparam \U_TOP|U_CPU|dr_data[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[28]~17 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[28]~17_combout  = (\U_TOP|U_CACHE|Equal23~1_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]))) # (!\U_TOP|U_CACHE|Equal23~1_combout  & (\U_TOP|U_RAM|qspi_rxd [4]))

	.dataa(\U_TOP|U_RAM|qspi_rxd [4]),
	.datab(\U_TOP|U_CACHE|Equal23~1_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[28]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[28]~17 .lut_mask = 16'hEE22;
defparam \U_TOP|U_CACHE|dc_d[28]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_wdata [4]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (\U_TOP|U_CACHE|dc_d 
// [28])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dc_d [28]))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|dc_d [28]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_wdata [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8 .lut_mask = 16'hEC4C;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N11
dffeas \U_TOP|U_CACHE|dc_d[28] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[28]~17_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[28] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dc_d[20]~16 (
// Equation(s):
// \U_TOP|U_CACHE|dc_d[20]~16_combout  = (\U_TOP|U_CACHE|Equal23~0_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]))) # (!\U_TOP|U_CACHE|Equal23~0_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [20]))

	.dataa(\U_TOP|U_CACHE|Equal23~0_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [20]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dc_d[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[20]~16 .lut_mask = 16'hEE44;
defparam \U_TOP|U_CACHE|dc_d[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7 (
// Equation(s):
// \U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|dc_d [20]))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [0] & (\U_TOP|U_CACHE|dm_hit_dphase_wdata 
// [4])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & (((\U_TOP|U_CACHE|dc_d [20]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_wdata [4]),
	.datab(\U_TOP|U_CACHE|dc_d [20]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7 .lut_mask = 16'hCCAC;
defparam \U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \U_TOP|U_CACHE|dc_d[20] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dc_d[20]~16_combout ),
	.asdata(\U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_TOP|U_CACHE|always10~0_combout ),
	.ena(\U_TOP|U_CACHE|dc_d[22]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|dc_d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|dc_d[20] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|dc_d[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[4]~14 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[4]~14_combout  = (\U_TOP|U_CPU|dr_data[4]~13_combout  & ((\U_TOP|U_CACHE|dc_d [28]) # ((!\U_TOP|U_CACHE|dm_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|dr_data[4]~13_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_addr [1] & 
// \U_TOP|U_CACHE|dc_d [20]))))

	.dataa(\U_TOP|U_CPU|dr_data[4]~13_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [28]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|dc_d [20]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[4]~14 .lut_mask = 16'hDA8A;
defparam \U_TOP|U_CPU|dr_data[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|dr_data[4]~15 (
// Equation(s):
// \U_TOP|U_CPU|dr_data[4]~15_combout  = (\U_TOP|U_CPU|dr_data[4]~12_combout ) # ((\U_TOP|U_CPU|dr_data[0]~6_combout  & \U_TOP|U_CPU|dr_data[4]~14_combout ))

	.dataa(\U_TOP|U_CPU|dr_data[0]~6_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|dr_data[4]~12_combout ),
	.datad(\U_TOP|U_CPU|dr_data[4]~14_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|dr_data[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|dr_data[4]~15 .lut_mask = 16'hFAF0;
defparam \U_TOP|U_CPU|dr_data[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y3_N5
dffeas \U_TOP|U_CPU|ir_data_keep[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|ir_data [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|ir_data_keep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data_keep[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|ir_data_keep[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20feeder_combout  = \U_TOP|U_UART|U_SASC_TOP|rxr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rxr [6]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~28 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~28 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N23
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~4 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~4 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~12 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|rxr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~12 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0])) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & 
// ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~12_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~4_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~4_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~12_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34 .lut_mask = 16'hDC98;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35_combout  = (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~28_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20_q )))) # (!\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1] & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34_combout ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~20_q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~28_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~34_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35 .lut_mask = 16'hF588;
defparam \U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[4]~8 (
// Equation(s):
// \U_TOP|U_CPU|ir_data[4]~8_combout  = (\U_TOP|U_CPU|ir_data[7]~5_combout  & ((\U_TOP|U_CPU|ir_data[7]~6_combout  & (\U_TOP|U_CPU|ir_data_keep [4])) # (!\U_TOP|U_CPU|ir_data[7]~6_combout  & ((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35_combout ))))) # 
// (!\U_TOP|U_CPU|ir_data[7]~5_combout  & (\U_TOP|U_CPU|ir_data[7]~6_combout ))

	.dataa(\U_TOP|U_CPU|ir_data[7]~5_combout ),
	.datab(\U_TOP|U_CPU|ir_data[7]~6_combout ),
	.datac(\U_TOP|U_CPU|ir_data_keep [4]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|mem~35_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[4]~8 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|ir_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|ir_data[4] (
// Equation(s):
// \U_TOP|U_CPU|ir_data [4] = (\U_TOP|U_CPU|ir_data[4]~8_combout  & ((\U_TOP|U_UART|div0 [4]) # ((!\U_TOP|U_CPU|ir_data[7]~3_combout )))) # (!\U_TOP|U_CPU|ir_data[4]~8_combout  & (((\U_TOP|U_UART|div1 [4] & \U_TOP|U_CPU|ir_data[7]~3_combout ))))

	.dataa(\U_TOP|U_UART|div0 [4]),
	.datab(\U_TOP|U_CPU|ir_data[4]~8_combout ),
	.datac(\U_TOP|U_UART|div1 [4]),
	.datad(\U_TOP|U_CPU|ir_data[7]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|ir_data [4]),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|ir_data[4] .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|ir_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|aluinx[4]~3 (
// Equation(s):
// \U_TOP|U_CPU|aluinx[4]~3_combout  = (\U_TOP|U_CPU|WideOr17~2_combout  & ((\U_TOP|U_CPU|dr_data[4]~15_combout ) # ((\U_TOP|U_CPU|aluinx[7]~1_combout  & \U_TOP|U_CPU|ir_data [4])))) # (!\U_TOP|U_CPU|WideOr17~2_combout  & (\U_TOP|U_CPU|aluinx[7]~1_combout  & 
// ((\U_TOP|U_CPU|ir_data [4]))))

	.dataa(\U_TOP|U_CPU|WideOr17~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[7]~1_combout ),
	.datac(\U_TOP|U_CPU|dr_data[4]~15_combout ),
	.datad(\U_TOP|U_CPU|ir_data [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|aluinx[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|aluinx[4]~3 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CPU|aluinx[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal2~0 (
// Equation(s):
// \U_TOP|U_CPU|Equal2~0_combout  = (\U_TOP|U_CPU|Selector11~2_combout  & ((\U_TOP|U_CPU|aluinx[4]~3_combout ) # (\U_TOP|U_CPU|aluinx[5]~2_combout )))

	.dataa(\U_TOP|U_CPU|Selector11~2_combout ),
	.datab(\U_TOP|U_CPU|aluinx[4]~3_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|aluinx[5]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal2~0 .lut_mask = 16'hAA88;
defparam \U_TOP|U_CPU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal2~1 (
// Equation(s):
// \U_TOP|U_CPU|Equal2~1_combout  = (\U_TOP|U_CPU|alufunc~2_combout  & ((\U_TOP|U_CPU|Add8~8_combout ) # ((\U_TOP|U_CPU|Add8~10_combout )))) # (!\U_TOP|U_CPU|alufunc~2_combout  & (((\U_TOP|U_CPU|Equal2~0_combout ))))

	.dataa(\U_TOP|U_CPU|Add8~8_combout ),
	.datab(\U_TOP|U_CPU|Equal2~0_combout ),
	.datac(\U_TOP|U_CPU|Add8~10_combout ),
	.datad(\U_TOP|U_CPU|alufunc~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal2~1 .lut_mask = 16'hFACC;
defparam \U_TOP|U_CPU|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Equal2~3 (
// Equation(s):
// \U_TOP|U_CPU|Equal2~3_combout  = (\U_TOP|U_CPU|Equal2~1_combout ) # ((\U_TOP|U_CPU|Equal2~2_combout ) # ((\U_TOP|U_CPU|Add8~14_combout ) # (\U_TOP|U_CPU|Add8~17_combout )))

	.dataa(\U_TOP|U_CPU|Equal2~1_combout ),
	.datab(\U_TOP|U_CPU|Equal2~2_combout ),
	.datac(\U_TOP|U_CPU|Add8~14_combout ),
	.datad(\U_TOP|U_CPU|Add8~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Equal2~3 .lut_mask = 16'hFFFE;
defparam \U_TOP|U_CPU|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always6~3 (
// Equation(s):
// \U_TOP|U_CPU|always6~3_combout  = (\U_TOP|U_CPU|Selector5~12_combout ) # ((\U_TOP|U_CPU|always6~2_combout  & ((!\U_TOP|U_CPU|Equal2~3_combout ) # (!\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|seq [0]),
	.datab(\U_TOP|U_CPU|always6~2_combout ),
	.datac(\U_TOP|U_CPU|Selector5~12_combout ),
	.datad(\U_TOP|U_CPU|Equal2~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always6~3 .lut_mask = 16'hF4FC;
defparam \U_TOP|U_CPU|always6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always6~5 (
// Equation(s):
// \U_TOP|U_CPU|always6~5_combout  = (\U_TOP|U_CPU|state [4] & (\U_TOP|U_CPU|always6~3_combout )) # (!\U_TOP|U_CPU|state [4] & ((!\U_TOP|U_CPU|WideOr1~0_combout )))

	.dataa(\U_TOP|U_CPU|state [4]),
	.datab(\U_TOP|U_CPU|always6~3_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always6~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always6~5 .lut_mask = 16'h88DD;
defparam \U_TOP|U_CPU|always6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|always6~4 (
// Equation(s):
// \U_TOP|U_CPU|always6~4_combout  = (\U_TOP|U_CPU|Selector5~3_combout  & ((\U_TOP|U_CPU|Selector5~4_combout  & (\U_TOP|U_CPU|always6~5_combout )) # (!\U_TOP|U_CPU|Selector5~4_combout  & ((\U_TOP|U_CPU|seq [0])))))

	.dataa(\U_TOP|U_CPU|Selector5~3_combout ),
	.datab(\U_TOP|U_CPU|Selector5~4_combout ),
	.datac(\U_TOP|U_CPU|always6~5_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|always6~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|always6~4 .lut_mask = 16'hA280;
defparam \U_TOP|U_CPU|always6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc[2]~32 (
// Equation(s):
// \U_TOP|U_CPU|pc[2]~32_combout  = (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|always6~4_combout ) # ((\U_TOP|U_CPU|Decoder3~0_combout  & \U_TOP|U_CPU|Selector9~0_combout ))))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(\U_TOP|U_CPU|always6~4_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~0_combout ),
	.datad(\U_TOP|U_CPU|Selector9~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[2]~32 .lut_mask = 16'hA888;
defparam \U_TOP|U_CPU|pc[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~0 (
// Equation(s):
// \U_TOP|U_CPU|Add0~0_combout  = \U_TOP|U_CPU|pc [0] $ (VCC)
// \U_TOP|U_CPU|Add0~1  = CARRY(\U_TOP|U_CPU|pc [0])

	.dataa(\U_TOP|U_CPU|pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add0~0_combout ),
	.cout(\U_TOP|U_CPU|Add0~1 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~0 .lut_mask = 16'h55AA;
defparam \U_TOP|U_CPU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~2 (
// Equation(s):
// \U_TOP|U_CPU|Add0~2_combout  = (\U_TOP|U_CPU|pc [1] & (!\U_TOP|U_CPU|Add0~1 )) # (!\U_TOP|U_CPU|pc [1] & ((\U_TOP|U_CPU|Add0~1 ) # (GND)))
// \U_TOP|U_CPU|Add0~3  = CARRY((!\U_TOP|U_CPU|Add0~1 ) # (!\U_TOP|U_CPU|pc [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~1 ),
	.combout(\U_TOP|U_CPU|Add0~2_combout ),
	.cout(\U_TOP|U_CPU|Add0~3 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_CPU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~0 (
// Equation(s):
// \U_TOP|U_CPU|Add1~0_combout  = \U_TOP|U_CPU|pc [0] $ (VCC)
// \U_TOP|U_CPU|Add1~1  = CARRY(\U_TOP|U_CPU|pc [0])

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add1~0_combout ),
	.cout(\U_TOP|U_CPU|Add1~1 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~0 .lut_mask = 16'h33CC;
defparam \U_TOP|U_CPU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~2 (
// Equation(s):
// \U_TOP|U_CPU|Add1~2_combout  = (\U_TOP|U_CPU|pc [1] & (\U_TOP|U_CPU|Add1~1  & VCC)) # (!\U_TOP|U_CPU|pc [1] & (!\U_TOP|U_CPU|Add1~1 ))
// \U_TOP|U_CPU|Add1~3  = CARRY((!\U_TOP|U_CPU|pc [1] & !\U_TOP|U_CPU|Add1~1 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~1 ),
	.combout(\U_TOP|U_CPU|Add1~2_combout ),
	.cout(\U_TOP|U_CPU|Add1~3 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~2 .lut_mask = 16'hC303;
defparam \U_TOP|U_CPU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~64 (
// Equation(s):
// \U_TOP|U_CPU|pc~64_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc[2]~33_combout  & (\U_TOP|U_CPU|Add0~2_combout )) # (!\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|Add1~2_combout ))))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & 
// (((\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add0~2_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add1~2_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~64_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~64 .lut_mask = 16'hBBC0;
defparam \U_TOP|U_CPU|pc~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~0 (
// Equation(s):
// \U_TOP|U_CPU|Add2~0_combout  = \U_TOP|U_CPU|pc [1] $ (VCC)
// \U_TOP|U_CPU|Add2~1  = CARRY(\U_TOP|U_CPU|pc [1])

	.dataa(\U_TOP|U_CPU|pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add2~0_combout ),
	.cout(\U_TOP|U_CPU|Add2~1 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~0 .lut_mask = 16'h55AA;
defparam \U_TOP|U_CPU|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~65 (
// Equation(s):
// \U_TOP|U_CPU|pc~65_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|pc~64_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc~64_combout  & ((\U_TOP|U_CPU|Add2~0_combout ))) # (!\U_TOP|U_CPU|pc~64_combout  & 
// (\U_TOP|U_CPU|Add3~0_combout ))))

	.dataa(\U_TOP|U_CPU|Add3~0_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|pc~64_combout ),
	.datad(\U_TOP|U_CPU|Add2~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~65_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~65 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CPU|pc~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~82 (
// Equation(s):
// \U_TOP|U_CPU|pc~82_combout  = (\U_TOP|U_CPU|pc~65_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~65_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~82_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~82 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \U_TOP|U_CPU|pc[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~82_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~4 (
// Equation(s):
// \U_TOP|U_CPU|Add1~4_combout  = (\U_TOP|U_CPU|pc [2] & ((GND) # (!\U_TOP|U_CPU|Add1~3 ))) # (!\U_TOP|U_CPU|pc [2] & (\U_TOP|U_CPU|Add1~3  $ (GND)))
// \U_TOP|U_CPU|Add1~5  = CARRY((\U_TOP|U_CPU|pc [2]) # (!\U_TOP|U_CPU|Add1~3 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~3 ),
	.combout(\U_TOP|U_CPU|Add1~4_combout ),
	.cout(\U_TOP|U_CPU|Add1~5 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~4 .lut_mask = 16'h3CCF;
defparam \U_TOP|U_CPU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~2 (
// Equation(s):
// \U_TOP|U_CPU|Add3~2_combout  = (\U_TOP|U_CPU|pc [2] & (\U_TOP|U_CPU|Add3~1  & VCC)) # (!\U_TOP|U_CPU|pc [2] & (!\U_TOP|U_CPU|Add3~1 ))
// \U_TOP|U_CPU|Add3~3  = CARRY((!\U_TOP|U_CPU|pc [2] & !\U_TOP|U_CPU|Add3~1 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~1 ),
	.combout(\U_TOP|U_CPU|Add3~2_combout ),
	.cout(\U_TOP|U_CPU|Add3~3 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~2 .lut_mask = 16'hC303;
defparam \U_TOP|U_CPU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~66 (
// Equation(s):
// \U_TOP|U_CPU|pc~66_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (\U_TOP|U_CPU|Add1~4_combout  & ((!\U_TOP|U_CPU|pc[2]~33_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|Add3~2_combout ) # (\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~4_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add3~2_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~66_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~66 .lut_mask = 16'h33B8;
defparam \U_TOP|U_CPU|pc~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~2 (
// Equation(s):
// \U_TOP|U_CPU|Add2~2_combout  = (\U_TOP|U_CPU|pc [2] & (!\U_TOP|U_CPU|Add2~1 )) # (!\U_TOP|U_CPU|pc [2] & ((\U_TOP|U_CPU|Add2~1 ) # (GND)))
// \U_TOP|U_CPU|Add2~3  = CARRY((!\U_TOP|U_CPU|Add2~1 ) # (!\U_TOP|U_CPU|pc [2]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~1 ),
	.combout(\U_TOP|U_CPU|Add2~2_combout ),
	.cout(\U_TOP|U_CPU|Add2~3 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~2 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_CPU|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~4 (
// Equation(s):
// \U_TOP|U_CPU|Add0~4_combout  = (\U_TOP|U_CPU|pc [2] & (\U_TOP|U_CPU|Add0~3  $ (GND))) # (!\U_TOP|U_CPU|pc [2] & (!\U_TOP|U_CPU|Add0~3  & VCC))
// \U_TOP|U_CPU|Add0~5  = CARRY((\U_TOP|U_CPU|pc [2] & !\U_TOP|U_CPU|Add0~3 ))

	.dataa(\U_TOP|U_CPU|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~3 ),
	.combout(\U_TOP|U_CPU|Add0~4_combout ),
	.cout(\U_TOP|U_CPU|Add0~5 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~4 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~67 (
// Equation(s):
// \U_TOP|U_CPU|pc~67_combout  = (\U_TOP|U_CPU|pc~66_combout  & ((\U_TOP|U_CPU|Add2~2_combout ) # ((!\U_TOP|U_CPU|pc[2]~33_combout )))) # (!\U_TOP|U_CPU|pc~66_combout  & (((\U_TOP|U_CPU|Add0~4_combout  & \U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|pc~66_combout ),
	.datab(\U_TOP|U_CPU|Add2~2_combout ),
	.datac(\U_TOP|U_CPU|Add0~4_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~67_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~67 .lut_mask = 16'hD8AA;
defparam \U_TOP|U_CPU|pc~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~83 (
// Equation(s):
// \U_TOP|U_CPU|pc~83_combout  = (\U_TOP|U_CPU|pc~67_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~67_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~83_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~83 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N7
dffeas \U_TOP|U_CPU|pc[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~83_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~4 (
// Equation(s):
// \U_TOP|U_CPU|Add2~4_combout  = (\U_TOP|U_CPU|pc [3] & (\U_TOP|U_CPU|Add2~3  $ (GND))) # (!\U_TOP|U_CPU|pc [3] & (!\U_TOP|U_CPU|Add2~3  & VCC))
// \U_TOP|U_CPU|Add2~5  = CARRY((\U_TOP|U_CPU|pc [3] & !\U_TOP|U_CPU|Add2~3 ))

	.dataa(\U_TOP|U_CPU|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~3 ),
	.combout(\U_TOP|U_CPU|Add2~4_combout ),
	.cout(\U_TOP|U_CPU|Add2~5 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~4 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~4 (
// Equation(s):
// \U_TOP|U_CPU|Add3~4_combout  = (\U_TOP|U_CPU|pc [3] & ((GND) # (!\U_TOP|U_CPU|Add3~3 ))) # (!\U_TOP|U_CPU|pc [3] & (\U_TOP|U_CPU|Add3~3  $ (GND)))
// \U_TOP|U_CPU|Add3~5  = CARRY((\U_TOP|U_CPU|pc [3]) # (!\U_TOP|U_CPU|Add3~3 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~3 ),
	.combout(\U_TOP|U_CPU|Add3~4_combout ),
	.cout(\U_TOP|U_CPU|Add3~5 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~4 .lut_mask = 16'h3CCF;
defparam \U_TOP|U_CPU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~6 (
// Equation(s):
// \U_TOP|U_CPU|Add1~6_combout  = (\U_TOP|U_CPU|pc [3] & (\U_TOP|U_CPU|Add1~5  & VCC)) # (!\U_TOP|U_CPU|pc [3] & (!\U_TOP|U_CPU|Add1~5 ))
// \U_TOP|U_CPU|Add1~7  = CARRY((!\U_TOP|U_CPU|pc [3] & !\U_TOP|U_CPU|Add1~5 ))

	.dataa(\U_TOP|U_CPU|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~5 ),
	.combout(\U_TOP|U_CPU|Add1~6_combout ),
	.cout(\U_TOP|U_CPU|Add1~7 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~6 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~6 (
// Equation(s):
// \U_TOP|U_CPU|Add0~6_combout  = (\U_TOP|U_CPU|pc [3] & (!\U_TOP|U_CPU|Add0~5 )) # (!\U_TOP|U_CPU|pc [3] & ((\U_TOP|U_CPU|Add0~5 ) # (GND)))
// \U_TOP|U_CPU|Add0~7  = CARRY((!\U_TOP|U_CPU|Add0~5 ) # (!\U_TOP|U_CPU|pc [3]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~5 ),
	.combout(\U_TOP|U_CPU|Add0~6_combout ),
	.cout(\U_TOP|U_CPU|Add0~7 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~6 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_CPU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~34 (
// Equation(s):
// \U_TOP|U_CPU|pc~34_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & (((\U_TOP|U_CPU|Add0~6_combout ) # (!\U_TOP|U_CPU|pc[2]~32_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & (\U_TOP|U_CPU|Add1~6_combout  & ((\U_TOP|U_CPU|pc[2]~32_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~6_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datac(\U_TOP|U_CPU|Add0~6_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~32_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~34 .lut_mask = 16'hE2CC;
defparam \U_TOP|U_CPU|pc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~35 (
// Equation(s):
// \U_TOP|U_CPU|pc~35_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|pc~34_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc~34_combout  & (\U_TOP|U_CPU|Add2~4_combout )) # (!\U_TOP|U_CPU|pc~34_combout  & 
// ((\U_TOP|U_CPU|Add3~4_combout )))))

	.dataa(\U_TOP|U_CPU|Add2~4_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add3~4_combout ),
	.datad(\U_TOP|U_CPU|pc~34_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~35 .lut_mask = 16'hEE30;
defparam \U_TOP|U_CPU|pc~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~68 (
// Equation(s):
// \U_TOP|U_CPU|pc~68_combout  = (\U_TOP|U_CPU|pc~35_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~35_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~68_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~68 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \U_TOP|U_CPU|pc[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~68_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~6 (
// Equation(s):
// \U_TOP|U_CPU|Add2~6_combout  = (\U_TOP|U_CPU|pc [4] & (!\U_TOP|U_CPU|Add2~5 )) # (!\U_TOP|U_CPU|pc [4] & ((\U_TOP|U_CPU|Add2~5 ) # (GND)))
// \U_TOP|U_CPU|Add2~7  = CARRY((!\U_TOP|U_CPU|Add2~5 ) # (!\U_TOP|U_CPU|pc [4]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~5 ),
	.combout(\U_TOP|U_CPU|Add2~6_combout ),
	.cout(\U_TOP|U_CPU|Add2~7 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~6 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_CPU|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~8 (
// Equation(s):
// \U_TOP|U_CPU|Add0~8_combout  = (\U_TOP|U_CPU|pc [4] & (\U_TOP|U_CPU|Add0~7  $ (GND))) # (!\U_TOP|U_CPU|pc [4] & (!\U_TOP|U_CPU|Add0~7  & VCC))
// \U_TOP|U_CPU|Add0~9  = CARRY((\U_TOP|U_CPU|pc [4] & !\U_TOP|U_CPU|Add0~7 ))

	.dataa(\U_TOP|U_CPU|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~7 ),
	.combout(\U_TOP|U_CPU|Add0~8_combout ),
	.cout(\U_TOP|U_CPU|Add0~9 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~8 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~6 (
// Equation(s):
// \U_TOP|U_CPU|Add3~6_combout  = (\U_TOP|U_CPU|pc [4] & (\U_TOP|U_CPU|Add3~5  & VCC)) # (!\U_TOP|U_CPU|pc [4] & (!\U_TOP|U_CPU|Add3~5 ))
// \U_TOP|U_CPU|Add3~7  = CARRY((!\U_TOP|U_CPU|pc [4] & !\U_TOP|U_CPU|Add3~5 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~5 ),
	.combout(\U_TOP|U_CPU|Add3~6_combout ),
	.cout(\U_TOP|U_CPU|Add3~7 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~6 .lut_mask = 16'hC303;
defparam \U_TOP|U_CPU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~8 (
// Equation(s):
// \U_TOP|U_CPU|Add1~8_combout  = (\U_TOP|U_CPU|pc [4] & ((GND) # (!\U_TOP|U_CPU|Add1~7 ))) # (!\U_TOP|U_CPU|pc [4] & (\U_TOP|U_CPU|Add1~7  $ (GND)))
// \U_TOP|U_CPU|Add1~9  = CARRY((\U_TOP|U_CPU|pc [4]) # (!\U_TOP|U_CPU|Add1~7 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~7 ),
	.combout(\U_TOP|U_CPU|Add1~8_combout ),
	.cout(\U_TOP|U_CPU|Add1~9 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~8 .lut_mask = 16'h3CCF;
defparam \U_TOP|U_CPU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~38 (
// Equation(s):
// \U_TOP|U_CPU|pc~38_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (((!\U_TOP|U_CPU|pc[2]~33_combout  & \U_TOP|U_CPU|Add1~8_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|Add3~6_combout ) # ((\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add3~6_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|Add1~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~38 .lut_mask = 16'h3E32;
defparam \U_TOP|U_CPU|pc~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~39 (
// Equation(s):
// \U_TOP|U_CPU|pc~39_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|pc~38_combout  & (\U_TOP|U_CPU|Add2~6_combout )) # (!\U_TOP|U_CPU|pc~38_combout  & ((\U_TOP|U_CPU|Add0~8_combout ))))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & 
// (((\U_TOP|U_CPU|pc~38_combout ))))

	.dataa(\U_TOP|U_CPU|Add2~6_combout ),
	.datab(\U_TOP|U_CPU|Add0~8_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|pc~38_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~39 .lut_mask = 16'hAFC0;
defparam \U_TOP|U_CPU|pc~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~69 (
// Equation(s):
// \U_TOP|U_CPU|pc~69_combout  = (\U_TOP|U_CPU|pc~39_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CPU|Decoder3~1_combout ) # (!\U_TOP|U_CACHE|always6~3_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CPU|pc~39_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~69_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~69 .lut_mask = 16'hBF00;
defparam \U_TOP|U_CPU|pc~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \U_TOP|U_CPU|pc[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~69_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~8 (
// Equation(s):
// \U_TOP|U_CPU|Add3~8_combout  = (\U_TOP|U_CPU|pc [5] & ((GND) # (!\U_TOP|U_CPU|Add3~7 ))) # (!\U_TOP|U_CPU|pc [5] & (\U_TOP|U_CPU|Add3~7  $ (GND)))
// \U_TOP|U_CPU|Add3~9  = CARRY((\U_TOP|U_CPU|pc [5]) # (!\U_TOP|U_CPU|Add3~7 ))

	.dataa(\U_TOP|U_CPU|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~7 ),
	.combout(\U_TOP|U_CPU|Add3~8_combout ),
	.cout(\U_TOP|U_CPU|Add3~9 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~8 .lut_mask = 16'h5AAF;
defparam \U_TOP|U_CPU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~8 (
// Equation(s):
// \U_TOP|U_CPU|Add2~8_combout  = (\U_TOP|U_CPU|pc [5] & (\U_TOP|U_CPU|Add2~7  $ (GND))) # (!\U_TOP|U_CPU|pc [5] & (!\U_TOP|U_CPU|Add2~7  & VCC))
// \U_TOP|U_CPU|Add2~9  = CARRY((\U_TOP|U_CPU|pc [5] & !\U_TOP|U_CPU|Add2~7 ))

	.dataa(\U_TOP|U_CPU|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~7 ),
	.combout(\U_TOP|U_CPU|Add2~8_combout ),
	.cout(\U_TOP|U_CPU|Add2~9 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~8 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~10 (
// Equation(s):
// \U_TOP|U_CPU|Add0~10_combout  = (\U_TOP|U_CPU|pc [5] & (!\U_TOP|U_CPU|Add0~9 )) # (!\U_TOP|U_CPU|pc [5] & ((\U_TOP|U_CPU|Add0~9 ) # (GND)))
// \U_TOP|U_CPU|Add0~11  = CARRY((!\U_TOP|U_CPU|Add0~9 ) # (!\U_TOP|U_CPU|pc [5]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~9 ),
	.combout(\U_TOP|U_CPU|Add0~10_combout ),
	.cout(\U_TOP|U_CPU|Add0~11 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~10 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_CPU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~10 (
// Equation(s):
// \U_TOP|U_CPU|Add1~10_combout  = (\U_TOP|U_CPU|pc [5] & (\U_TOP|U_CPU|Add1~9  & VCC)) # (!\U_TOP|U_CPU|pc [5] & (!\U_TOP|U_CPU|Add1~9 ))
// \U_TOP|U_CPU|Add1~11  = CARRY((!\U_TOP|U_CPU|pc [5] & !\U_TOP|U_CPU|Add1~9 ))

	.dataa(\U_TOP|U_CPU|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~9 ),
	.combout(\U_TOP|U_CPU|Add1~10_combout ),
	.cout(\U_TOP|U_CPU|Add1~11 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~10 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~40 (
// Equation(s):
// \U_TOP|U_CPU|pc~40_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc[2]~33_combout  & (\U_TOP|U_CPU|Add0~10_combout )) # (!\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|Add1~10_combout ))))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & 
// (((\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add0~10_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|Add1~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~40 .lut_mask = 16'hBCB0;
defparam \U_TOP|U_CPU|pc~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~41 (
// Equation(s):
// \U_TOP|U_CPU|pc~41_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|pc~40_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc~40_combout  & ((\U_TOP|U_CPU|Add2~8_combout ))) # (!\U_TOP|U_CPU|pc~40_combout  & 
// (\U_TOP|U_CPU|Add3~8_combout ))))

	.dataa(\U_TOP|U_CPU|Add3~8_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add2~8_combout ),
	.datad(\U_TOP|U_CPU|pc~40_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~41 .lut_mask = 16'hFC22;
defparam \U_TOP|U_CPU|pc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~70 (
// Equation(s):
// \U_TOP|U_CPU|pc~70_combout  = (\U_TOP|U_CPU|pc~41_combout  & (((\U_TOP|U_CPU|state [0]) # (!\U_TOP|U_CACHE|always6~3_combout )) # (!\U_TOP|U_CPU|Decoder3~1_combout )))

	.dataa(\U_TOP|U_CPU|pc~41_combout ),
	.datab(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~70_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~70 .lut_mask = 16'hA2AA;
defparam \U_TOP|U_CPU|pc~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \U_TOP|U_CPU|pc[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~70_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~12 (
// Equation(s):
// \U_TOP|U_CPU|Add1~12_combout  = (\U_TOP|U_CPU|pc [6] & ((GND) # (!\U_TOP|U_CPU|Add1~11 ))) # (!\U_TOP|U_CPU|pc [6] & (\U_TOP|U_CPU|Add1~11  $ (GND)))
// \U_TOP|U_CPU|Add1~13  = CARRY((\U_TOP|U_CPU|pc [6]) # (!\U_TOP|U_CPU|Add1~11 ))

	.dataa(\U_TOP|U_CPU|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~11 ),
	.combout(\U_TOP|U_CPU|Add1~12_combout ),
	.cout(\U_TOP|U_CPU|Add1~13 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~12 .lut_mask = 16'h5AAF;
defparam \U_TOP|U_CPU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~10 (
// Equation(s):
// \U_TOP|U_CPU|Add3~10_combout  = (\U_TOP|U_CPU|pc [6] & (\U_TOP|U_CPU|Add3~9  & VCC)) # (!\U_TOP|U_CPU|pc [6] & (!\U_TOP|U_CPU|Add3~9 ))
// \U_TOP|U_CPU|Add3~11  = CARRY((!\U_TOP|U_CPU|pc [6] & !\U_TOP|U_CPU|Add3~9 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~9 ),
	.combout(\U_TOP|U_CPU|Add3~10_combout ),
	.cout(\U_TOP|U_CPU|Add3~11 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~10 .lut_mask = 16'hC303;
defparam \U_TOP|U_CPU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~42 (
// Equation(s):
// \U_TOP|U_CPU|pc~42_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (\U_TOP|U_CPU|Add1~12_combout  & (!\U_TOP|U_CPU|pc[2]~33_combout ))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|pc[2]~33_combout ) # (\U_TOP|U_CPU|Add3~10_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~12_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|Add3~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~42 .lut_mask = 16'h3B38;
defparam \U_TOP|U_CPU|pc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~10 (
// Equation(s):
// \U_TOP|U_CPU|Add2~10_combout  = (\U_TOP|U_CPU|pc [6] & (!\U_TOP|U_CPU|Add2~9 )) # (!\U_TOP|U_CPU|pc [6] & ((\U_TOP|U_CPU|Add2~9 ) # (GND)))
// \U_TOP|U_CPU|Add2~11  = CARRY((!\U_TOP|U_CPU|Add2~9 ) # (!\U_TOP|U_CPU|pc [6]))

	.dataa(\U_TOP|U_CPU|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~9 ),
	.combout(\U_TOP|U_CPU|Add2~10_combout ),
	.cout(\U_TOP|U_CPU|Add2~11 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~10 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_CPU|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~12 (
// Equation(s):
// \U_TOP|U_CPU|Add0~12_combout  = (\U_TOP|U_CPU|pc [6] & (\U_TOP|U_CPU|Add0~11  $ (GND))) # (!\U_TOP|U_CPU|pc [6] & (!\U_TOP|U_CPU|Add0~11  & VCC))
// \U_TOP|U_CPU|Add0~13  = CARRY((\U_TOP|U_CPU|pc [6] & !\U_TOP|U_CPU|Add0~11 ))

	.dataa(\U_TOP|U_CPU|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~11 ),
	.combout(\U_TOP|U_CPU|Add0~12_combout ),
	.cout(\U_TOP|U_CPU|Add0~13 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~12 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~43 (
// Equation(s):
// \U_TOP|U_CPU|pc~43_combout  = (\U_TOP|U_CPU|pc~42_combout  & ((\U_TOP|U_CPU|Add2~10_combout ) # ((!\U_TOP|U_CPU|pc[2]~33_combout )))) # (!\U_TOP|U_CPU|pc~42_combout  & (((\U_TOP|U_CPU|pc[2]~33_combout  & \U_TOP|U_CPU|Add0~12_combout ))))

	.dataa(\U_TOP|U_CPU|pc~42_combout ),
	.datab(\U_TOP|U_CPU|Add2~10_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|Add0~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~43 .lut_mask = 16'hDA8A;
defparam \U_TOP|U_CPU|pc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~71 (
// Equation(s):
// \U_TOP|U_CPU|pc~71_combout  = (\U_TOP|U_CPU|pc~43_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~43_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~71_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~71 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \U_TOP|U_CPU|pc[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~71_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~12 (
// Equation(s):
// \U_TOP|U_CPU|Add3~12_combout  = (\U_TOP|U_CPU|pc [7] & ((GND) # (!\U_TOP|U_CPU|Add3~11 ))) # (!\U_TOP|U_CPU|pc [7] & (\U_TOP|U_CPU|Add3~11  $ (GND)))
// \U_TOP|U_CPU|Add3~13  = CARRY((\U_TOP|U_CPU|pc [7]) # (!\U_TOP|U_CPU|Add3~11 ))

	.dataa(\U_TOP|U_CPU|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~11 ),
	.combout(\U_TOP|U_CPU|Add3~12_combout ),
	.cout(\U_TOP|U_CPU|Add3~13 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~12 .lut_mask = 16'h5AAF;
defparam \U_TOP|U_CPU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~12 (
// Equation(s):
// \U_TOP|U_CPU|Add2~12_combout  = (\U_TOP|U_CPU|pc [7] & (\U_TOP|U_CPU|Add2~11  $ (GND))) # (!\U_TOP|U_CPU|pc [7] & (!\U_TOP|U_CPU|Add2~11  & VCC))
// \U_TOP|U_CPU|Add2~13  = CARRY((\U_TOP|U_CPU|pc [7] & !\U_TOP|U_CPU|Add2~11 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~11 ),
	.combout(\U_TOP|U_CPU|Add2~12_combout ),
	.cout(\U_TOP|U_CPU|Add2~13 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~12 .lut_mask = 16'hC30C;
defparam \U_TOP|U_CPU|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~14 (
// Equation(s):
// \U_TOP|U_CPU|Add1~14_combout  = (\U_TOP|U_CPU|pc [7] & (\U_TOP|U_CPU|Add1~13  & VCC)) # (!\U_TOP|U_CPU|pc [7] & (!\U_TOP|U_CPU|Add1~13 ))
// \U_TOP|U_CPU|Add1~15  = CARRY((!\U_TOP|U_CPU|pc [7] & !\U_TOP|U_CPU|Add1~13 ))

	.dataa(\U_TOP|U_CPU|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~13 ),
	.combout(\U_TOP|U_CPU|Add1~14_combout ),
	.cout(\U_TOP|U_CPU|Add1~15 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~14 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~14 (
// Equation(s):
// \U_TOP|U_CPU|Add0~14_combout  = (\U_TOP|U_CPU|pc [7] & (!\U_TOP|U_CPU|Add0~13 )) # (!\U_TOP|U_CPU|pc [7] & ((\U_TOP|U_CPU|Add0~13 ) # (GND)))
// \U_TOP|U_CPU|Add0~15  = CARRY((!\U_TOP|U_CPU|Add0~13 ) # (!\U_TOP|U_CPU|pc [7]))

	.dataa(\U_TOP|U_CPU|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~13 ),
	.combout(\U_TOP|U_CPU|Add0~14_combout ),
	.cout(\U_TOP|U_CPU|Add0~15 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~14 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_CPU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~44 (
// Equation(s):
// \U_TOP|U_CPU|pc~44_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|Add0~14_combout ))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & (\U_TOP|U_CPU|Add1~14_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & 
// (((\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~14_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|Add0~14_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~44 .lut_mask = 16'hF838;
defparam \U_TOP|U_CPU|pc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~45 (
// Equation(s):
// \U_TOP|U_CPU|pc~45_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|pc~44_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc~44_combout  & ((\U_TOP|U_CPU|Add2~12_combout ))) # (!\U_TOP|U_CPU|pc~44_combout  & 
// (\U_TOP|U_CPU|Add3~12_combout ))))

	.dataa(\U_TOP|U_CPU|Add3~12_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add2~12_combout ),
	.datad(\U_TOP|U_CPU|pc~44_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~45 .lut_mask = 16'hFC22;
defparam \U_TOP|U_CPU|pc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~72 (
// Equation(s):
// \U_TOP|U_CPU|pc~72_combout  = (\U_TOP|U_CPU|pc~45_combout  & (((\U_TOP|U_CPU|state [0]) # (!\U_TOP|U_CACHE|always6~3_combout )) # (!\U_TOP|U_CPU|Decoder3~1_combout )))

	.dataa(\U_TOP|U_CPU|pc~45_combout ),
	.datab(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~72_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~72 .lut_mask = 16'hA2AA;
defparam \U_TOP|U_CPU|pc~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \U_TOP|U_CPU|pc[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~72_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~16 (
// Equation(s):
// \U_TOP|U_CPU|Add0~16_combout  = (\U_TOP|U_CPU|pc [8] & (\U_TOP|U_CPU|Add0~15  $ (GND))) # (!\U_TOP|U_CPU|pc [8] & (!\U_TOP|U_CPU|Add0~15  & VCC))
// \U_TOP|U_CPU|Add0~17  = CARRY((\U_TOP|U_CPU|pc [8] & !\U_TOP|U_CPU|Add0~15 ))

	.dataa(\U_TOP|U_CPU|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~15 ),
	.combout(\U_TOP|U_CPU|Add0~16_combout ),
	.cout(\U_TOP|U_CPU|Add0~17 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~16 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~14 (
// Equation(s):
// \U_TOP|U_CPU|Add2~14_combout  = (\U_TOP|U_CPU|pc [8] & (!\U_TOP|U_CPU|Add2~13 )) # (!\U_TOP|U_CPU|pc [8] & ((\U_TOP|U_CPU|Add2~13 ) # (GND)))
// \U_TOP|U_CPU|Add2~15  = CARRY((!\U_TOP|U_CPU|Add2~13 ) # (!\U_TOP|U_CPU|pc [8]))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~13 ),
	.combout(\U_TOP|U_CPU|Add2~14_combout ),
	.cout(\U_TOP|U_CPU|Add2~15 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~14 .lut_mask = 16'h3C3F;
defparam \U_TOP|U_CPU|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add3~14 (
// Equation(s):
// \U_TOP|U_CPU|Add3~14_combout  = (\U_TOP|U_CPU|pc [8] & (\U_TOP|U_CPU|Add3~13  & VCC)) # (!\U_TOP|U_CPU|pc [8] & (!\U_TOP|U_CPU|Add3~13 ))
// \U_TOP|U_CPU|Add3~15  = CARRY((!\U_TOP|U_CPU|pc [8] & !\U_TOP|U_CPU|Add3~13 ))

	.dataa(\U_TOP|U_CPU|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add3~13 ),
	.combout(\U_TOP|U_CPU|Add3~14_combout ),
	.cout(\U_TOP|U_CPU|Add3~15 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add3~14 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~16 (
// Equation(s):
// \U_TOP|U_CPU|Add1~16_combout  = (\U_TOP|U_CPU|pc [8] & ((GND) # (!\U_TOP|U_CPU|Add1~15 ))) # (!\U_TOP|U_CPU|pc [8] & (\U_TOP|U_CPU|Add1~15  $ (GND)))
// \U_TOP|U_CPU|Add1~17  = CARRY((\U_TOP|U_CPU|pc [8]) # (!\U_TOP|U_CPU|Add1~15 ))

	.dataa(\U_TOP|U_CPU|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~15 ),
	.combout(\U_TOP|U_CPU|Add1~16_combout ),
	.cout(\U_TOP|U_CPU|Add1~17 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~16 .lut_mask = 16'h5AAF;
defparam \U_TOP|U_CPU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~46 (
// Equation(s):
// \U_TOP|U_CPU|pc~46_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & (((!\U_TOP|U_CPU|pc[2]~32_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|Add1~16_combout ))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & 
// (\U_TOP|U_CPU|Add3~14_combout ))))

	.dataa(\U_TOP|U_CPU|Add3~14_combout ),
	.datab(\U_TOP|U_CPU|Add1~16_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~32_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~46 .lut_mask = 16'h0CFA;
defparam \U_TOP|U_CPU|pc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~47 (
// Equation(s):
// \U_TOP|U_CPU|pc~47_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|pc~46_combout  & ((\U_TOP|U_CPU|Add2~14_combout ))) # (!\U_TOP|U_CPU|pc~46_combout  & (\U_TOP|U_CPU|Add0~16_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & 
// (((\U_TOP|U_CPU|pc~46_combout ))))

	.dataa(\U_TOP|U_CPU|Add0~16_combout ),
	.datab(\U_TOP|U_CPU|Add2~14_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|pc~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~47 .lut_mask = 16'hCFA0;
defparam \U_TOP|U_CPU|pc~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~73 (
// Equation(s):
// \U_TOP|U_CPU|pc~73_combout  = (\U_TOP|U_CPU|pc~47_combout  & (((\U_TOP|U_CPU|state [0]) # (!\U_TOP|U_CACHE|always6~3_combout )) # (!\U_TOP|U_CPU|Decoder3~1_combout )))

	.dataa(\U_TOP|U_CPU|pc~47_combout ),
	.datab(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~73_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~73 .lut_mask = 16'hA2AA;
defparam \U_TOP|U_CPU|pc~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \U_TOP|U_CPU|pc[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~73_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~18 (
// Equation(s):
// \U_TOP|U_CPU|Add1~18_combout  = (\U_TOP|U_CPU|pc [9] & (\U_TOP|U_CPU|Add1~17  & VCC)) # (!\U_TOP|U_CPU|pc [9] & (!\U_TOP|U_CPU|Add1~17 ))
// \U_TOP|U_CPU|Add1~19  = CARRY((!\U_TOP|U_CPU|pc [9] & !\U_TOP|U_CPU|Add1~17 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~17 ),
	.combout(\U_TOP|U_CPU|Add1~18_combout ),
	.cout(\U_TOP|U_CPU|Add1~19 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~18 .lut_mask = 16'hC303;
defparam \U_TOP|U_CPU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~18 (
// Equation(s):
// \U_TOP|U_CPU|Add0~18_combout  = (\U_TOP|U_CPU|pc [9] & (!\U_TOP|U_CPU|Add0~17 )) # (!\U_TOP|U_CPU|pc [9] & ((\U_TOP|U_CPU|Add0~17 ) # (GND)))
// \U_TOP|U_CPU|Add0~19  = CARRY((!\U_TOP|U_CPU|Add0~17 ) # (!\U_TOP|U_CPU|pc [9]))

	.dataa(\U_TOP|U_CPU|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~17 ),
	.combout(\U_TOP|U_CPU|Add0~18_combout ),
	.cout(\U_TOP|U_CPU|Add0~19 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~18 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_CPU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~48 (
// Equation(s):
// \U_TOP|U_CPU|pc~48_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & (((\U_TOP|U_CPU|Add0~18_combout ) # (!\U_TOP|U_CPU|pc[2]~32_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & (\U_TOP|U_CPU|Add1~18_combout  & ((\U_TOP|U_CPU|pc[2]~32_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~18_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datac(\U_TOP|U_CPU|Add0~18_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~32_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~48 .lut_mask = 16'hE2CC;
defparam \U_TOP|U_CPU|pc~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~16 (
// Equation(s):
// \U_TOP|U_CPU|Add2~16_combout  = (\U_TOP|U_CPU|pc [9] & (\U_TOP|U_CPU|Add2~15  $ (GND))) # (!\U_TOP|U_CPU|pc [9] & (!\U_TOP|U_CPU|Add2~15  & VCC))
// \U_TOP|U_CPU|Add2~17  = CARRY((\U_TOP|U_CPU|pc [9] & !\U_TOP|U_CPU|Add2~15 ))

	.dataa(\U_TOP|U_CPU|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~15 ),
	.combout(\U_TOP|U_CPU|Add2~16_combout ),
	.cout(\U_TOP|U_CPU|Add2~17 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~16 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~49 (
// Equation(s):
// \U_TOP|U_CPU|pc~49_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|pc~48_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc~48_combout  & ((\U_TOP|U_CPU|Add2~16_combout ))) # (!\U_TOP|U_CPU|pc~48_combout  & 
// (\U_TOP|U_CPU|Add3~16_combout ))))

	.dataa(\U_TOP|U_CPU|Add3~16_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|pc~48_combout ),
	.datad(\U_TOP|U_CPU|Add2~16_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~49 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CPU|pc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~74 (
// Equation(s):
// \U_TOP|U_CPU|pc~74_combout  = (\U_TOP|U_CPU|pc~49_combout  & (((\U_TOP|U_CPU|state [0]) # (!\U_TOP|U_CACHE|always6~3_combout )) # (!\U_TOP|U_CPU|Decoder3~1_combout )))

	.dataa(\U_TOP|U_CPU|pc~49_combout ),
	.datab(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~74_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~74 .lut_mask = 16'hA2AA;
defparam \U_TOP|U_CPU|pc~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \U_TOP|U_CPU|pc[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~74_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~20 (
// Equation(s):
// \U_TOP|U_CPU|Add0~20_combout  = (\U_TOP|U_CPU|pc [10] & (\U_TOP|U_CPU|Add0~19  $ (GND))) # (!\U_TOP|U_CPU|pc [10] & (!\U_TOP|U_CPU|Add0~19  & VCC))
// \U_TOP|U_CPU|Add0~21  = CARRY((\U_TOP|U_CPU|pc [10] & !\U_TOP|U_CPU|Add0~19 ))

	.dataa(\U_TOP|U_CPU|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~19 ),
	.combout(\U_TOP|U_CPU|Add0~20_combout ),
	.cout(\U_TOP|U_CPU|Add0~21 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~20 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~18 (
// Equation(s):
// \U_TOP|U_CPU|Add2~18_combout  = (\U_TOP|U_CPU|pc [10] & (!\U_TOP|U_CPU|Add2~17 )) # (!\U_TOP|U_CPU|pc [10] & ((\U_TOP|U_CPU|Add2~17 ) # (GND)))
// \U_TOP|U_CPU|Add2~19  = CARRY((!\U_TOP|U_CPU|Add2~17 ) # (!\U_TOP|U_CPU|pc [10]))

	.dataa(\U_TOP|U_CPU|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~17 ),
	.combout(\U_TOP|U_CPU|Add2~18_combout ),
	.cout(\U_TOP|U_CPU|Add2~19 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~18 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_CPU|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~20 (
// Equation(s):
// \U_TOP|U_CPU|Add1~20_combout  = (\U_TOP|U_CPU|pc [10] & ((GND) # (!\U_TOP|U_CPU|Add1~19 ))) # (!\U_TOP|U_CPU|pc [10] & (\U_TOP|U_CPU|Add1~19  $ (GND)))
// \U_TOP|U_CPU|Add1~21  = CARRY((\U_TOP|U_CPU|pc [10]) # (!\U_TOP|U_CPU|Add1~19 ))

	.dataa(\U_TOP|U_CPU|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~19 ),
	.combout(\U_TOP|U_CPU|Add1~20_combout ),
	.cout(\U_TOP|U_CPU|Add1~21 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~20 .lut_mask = 16'h5AAF;
defparam \U_TOP|U_CPU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~50 (
// Equation(s):
// \U_TOP|U_CPU|pc~50_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (\U_TOP|U_CPU|Add1~20_combout  & (!\U_TOP|U_CPU|pc[2]~33_combout ))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|pc[2]~33_combout ) # (\U_TOP|U_CPU|Add3~18_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~20_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|Add3~18_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~50 .lut_mask = 16'h3B38;
defparam \U_TOP|U_CPU|pc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~51 (
// Equation(s):
// \U_TOP|U_CPU|pc~51_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|pc~50_combout  & ((\U_TOP|U_CPU|Add2~18_combout ))) # (!\U_TOP|U_CPU|pc~50_combout  & (\U_TOP|U_CPU|Add0~20_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & 
// (((\U_TOP|U_CPU|pc~50_combout ))))

	.dataa(\U_TOP|U_CPU|Add0~20_combout ),
	.datab(\U_TOP|U_CPU|Add2~18_combout ),
	.datac(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datad(\U_TOP|U_CPU|pc~50_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~51 .lut_mask = 16'hCFA0;
defparam \U_TOP|U_CPU|pc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~75 (
// Equation(s):
// \U_TOP|U_CPU|pc~75_combout  = (\U_TOP|U_CPU|pc~51_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~51_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~75_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~75 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \U_TOP|U_CPU|pc[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~75_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add0~22 (
// Equation(s):
// \U_TOP|U_CPU|Add0~22_combout  = (\U_TOP|U_CPU|pc [11] & (!\U_TOP|U_CPU|Add0~21 )) # (!\U_TOP|U_CPU|pc [11] & ((\U_TOP|U_CPU|Add0~21 ) # (GND)))
// \U_TOP|U_CPU|Add0~23  = CARRY((!\U_TOP|U_CPU|Add0~21 ) # (!\U_TOP|U_CPU|pc [11]))

	.dataa(\U_TOP|U_CPU|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add0~21 ),
	.combout(\U_TOP|U_CPU|Add0~22_combout ),
	.cout(\U_TOP|U_CPU|Add0~23 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add0~22 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_CPU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~22 (
// Equation(s):
// \U_TOP|U_CPU|Add1~22_combout  = (\U_TOP|U_CPU|pc [11] & (\U_TOP|U_CPU|Add1~21  & VCC)) # (!\U_TOP|U_CPU|pc [11] & (!\U_TOP|U_CPU|Add1~21 ))
// \U_TOP|U_CPU|Add1~23  = CARRY((!\U_TOP|U_CPU|pc [11] & !\U_TOP|U_CPU|Add1~21 ))

	.dataa(\U_TOP|U_CPU|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~21 ),
	.combout(\U_TOP|U_CPU|Add1~22_combout ),
	.cout(\U_TOP|U_CPU|Add1~23 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~22 .lut_mask = 16'hA505;
defparam \U_TOP|U_CPU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~52 (
// Equation(s):
// \U_TOP|U_CPU|pc~52_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & ((\U_TOP|U_CPU|pc[2]~33_combout  & (\U_TOP|U_CPU|Add0~22_combout )) # (!\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|Add1~22_combout ))))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & 
// (((\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add0~22_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add1~22_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~52 .lut_mask = 16'hBBC0;
defparam \U_TOP|U_CPU|pc~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~20 (
// Equation(s):
// \U_TOP|U_CPU|Add2~20_combout  = (\U_TOP|U_CPU|pc [11] & (\U_TOP|U_CPU|Add2~19  $ (GND))) # (!\U_TOP|U_CPU|pc [11] & (!\U_TOP|U_CPU|Add2~19  & VCC))
// \U_TOP|U_CPU|Add2~21  = CARRY((\U_TOP|U_CPU|pc [11] & !\U_TOP|U_CPU|Add2~19 ))

	.dataa(\U_TOP|U_CPU|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~19 ),
	.combout(\U_TOP|U_CPU|Add2~20_combout ),
	.cout(\U_TOP|U_CPU|Add2~21 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~20 .lut_mask = 16'hA50A;
defparam \U_TOP|U_CPU|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~53 (
// Equation(s):
// \U_TOP|U_CPU|pc~53_combout  = (\U_TOP|U_CPU|pc~52_combout  & ((\U_TOP|U_CPU|pc[2]~32_combout ) # ((\U_TOP|U_CPU|Add2~20_combout )))) # (!\U_TOP|U_CPU|pc~52_combout  & (!\U_TOP|U_CPU|pc[2]~32_combout  & (\U_TOP|U_CPU|Add3~20_combout )))

	.dataa(\U_TOP|U_CPU|pc~52_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add3~20_combout ),
	.datad(\U_TOP|U_CPU|Add2~20_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~53 .lut_mask = 16'hBA98;
defparam \U_TOP|U_CPU|pc~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~76 (
// Equation(s):
// \U_TOP|U_CPU|pc~76_combout  = (\U_TOP|U_CPU|pc~53_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~53_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~76_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~76 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \U_TOP|U_CPU|pc[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~76_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~24 (
// Equation(s):
// \U_TOP|U_CPU|Add1~24_combout  = (\U_TOP|U_CPU|pc [12] & ((GND) # (!\U_TOP|U_CPU|Add1~23 ))) # (!\U_TOP|U_CPU|pc [12] & (\U_TOP|U_CPU|Add1~23  $ (GND)))
// \U_TOP|U_CPU|Add1~25  = CARRY((\U_TOP|U_CPU|pc [12]) # (!\U_TOP|U_CPU|Add1~23 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~23 ),
	.combout(\U_TOP|U_CPU|Add1~24_combout ),
	.cout(\U_TOP|U_CPU|Add1~25 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~24 .lut_mask = 16'h3CCF;
defparam \U_TOP|U_CPU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~54 (
// Equation(s):
// \U_TOP|U_CPU|pc~54_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (\U_TOP|U_CPU|Add1~24_combout  & ((!\U_TOP|U_CPU|pc[2]~33_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|Add3~22_combout ) # (\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datab(\U_TOP|U_CPU|Add1~24_combout ),
	.datac(\U_TOP|U_CPU|Add3~22_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~54_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~54 .lut_mask = 16'h55D8;
defparam \U_TOP|U_CPU|pc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add2~22 (
// Equation(s):
// \U_TOP|U_CPU|Add2~22_combout  = (\U_TOP|U_CPU|pc [12] & (!\U_TOP|U_CPU|Add2~21 )) # (!\U_TOP|U_CPU|pc [12] & ((\U_TOP|U_CPU|Add2~21 ) # (GND)))
// \U_TOP|U_CPU|Add2~23  = CARRY((!\U_TOP|U_CPU|Add2~21 ) # (!\U_TOP|U_CPU|pc [12]))

	.dataa(\U_TOP|U_CPU|pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add2~21 ),
	.combout(\U_TOP|U_CPU|Add2~22_combout ),
	.cout(\U_TOP|U_CPU|Add2~23 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add2~22 .lut_mask = 16'h5A5F;
defparam \U_TOP|U_CPU|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~55 (
// Equation(s):
// \U_TOP|U_CPU|pc~55_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & ((\U_TOP|U_CPU|pc~54_combout  & ((\U_TOP|U_CPU|Add2~22_combout ))) # (!\U_TOP|U_CPU|pc~54_combout  & (\U_TOP|U_CPU|Add0~24_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & 
// (((\U_TOP|U_CPU|pc~54_combout ))))

	.dataa(\U_TOP|U_CPU|Add0~24_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datac(\U_TOP|U_CPU|pc~54_combout ),
	.datad(\U_TOP|U_CPU|Add2~22_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~55 .lut_mask = 16'hF838;
defparam \U_TOP|U_CPU|pc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~77 (
// Equation(s):
// \U_TOP|U_CPU|pc~77_combout  = (\U_TOP|U_CPU|pc~55_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~55_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~77_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~77 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \U_TOP|U_CPU|pc[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~77_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add1~26 (
// Equation(s):
// \U_TOP|U_CPU|Add1~26_combout  = (\U_TOP|U_CPU|pc [13] & (\U_TOP|U_CPU|Add1~25  & VCC)) # (!\U_TOP|U_CPU|pc [13] & (!\U_TOP|U_CPU|Add1~25 ))
// \U_TOP|U_CPU|Add1~27  = CARRY((!\U_TOP|U_CPU|pc [13] & !\U_TOP|U_CPU|Add1~25 ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_TOP|U_CPU|Add1~25 ),
	.combout(\U_TOP|U_CPU|Add1~26_combout ),
	.cout(\U_TOP|U_CPU|Add1~27 ));
// synopsys translate_off
defparam \U_TOP|U_CPU|Add1~26 .lut_mask = 16'hC303;
defparam \U_TOP|U_CPU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~56 (
// Equation(s):
// \U_TOP|U_CPU|pc~56_combout  = (\U_TOP|U_CPU|pc[2]~33_combout  & (((\U_TOP|U_CPU|Add0~26_combout ) # (!\U_TOP|U_CPU|pc[2]~32_combout )))) # (!\U_TOP|U_CPU|pc[2]~33_combout  & (\U_TOP|U_CPU|Add1~26_combout  & ((\U_TOP|U_CPU|pc[2]~32_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~26_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~33_combout ),
	.datac(\U_TOP|U_CPU|Add0~26_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~32_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~56_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~56 .lut_mask = 16'hE2CC;
defparam \U_TOP|U_CPU|pc~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~57 (
// Equation(s):
// \U_TOP|U_CPU|pc~57_combout  = (\U_TOP|U_CPU|pc~56_combout  & ((\U_TOP|U_CPU|Add2~24_combout ) # ((\U_TOP|U_CPU|pc[2]~32_combout )))) # (!\U_TOP|U_CPU|pc~56_combout  & (((\U_TOP|U_CPU|Add3~24_combout  & !\U_TOP|U_CPU|pc[2]~32_combout ))))

	.dataa(\U_TOP|U_CPU|Add2~24_combout ),
	.datab(\U_TOP|U_CPU|Add3~24_combout ),
	.datac(\U_TOP|U_CPU|pc~56_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~32_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~57_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~57 .lut_mask = 16'hF0AC;
defparam \U_TOP|U_CPU|pc~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~78 (
// Equation(s):
// \U_TOP|U_CPU|pc~78_combout  = (\U_TOP|U_CPU|pc~57_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~57_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~78_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~78 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \U_TOP|U_CPU|pc[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~78_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~58 (
// Equation(s):
// \U_TOP|U_CPU|pc~58_combout  = (\U_TOP|U_CPU|pc[2]~32_combout  & (\U_TOP|U_CPU|Add1~28_combout  & ((!\U_TOP|U_CPU|pc[2]~33_combout )))) # (!\U_TOP|U_CPU|pc[2]~32_combout  & (((\U_TOP|U_CPU|Add3~26_combout ) # (\U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|Add1~28_combout ),
	.datab(\U_TOP|U_CPU|pc[2]~32_combout ),
	.datac(\U_TOP|U_CPU|Add3~26_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~58_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~58 .lut_mask = 16'h33B8;
defparam \U_TOP|U_CPU|pc~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~59 (
// Equation(s):
// \U_TOP|U_CPU|pc~59_combout  = (\U_TOP|U_CPU|pc~58_combout  & ((\U_TOP|U_CPU|Add2~26_combout ) # ((!\U_TOP|U_CPU|pc[2]~33_combout )))) # (!\U_TOP|U_CPU|pc~58_combout  & (((\U_TOP|U_CPU|Add0~28_combout  & \U_TOP|U_CPU|pc[2]~33_combout ))))

	.dataa(\U_TOP|U_CPU|pc~58_combout ),
	.datab(\U_TOP|U_CPU|Add2~26_combout ),
	.datac(\U_TOP|U_CPU|Add0~28_combout ),
	.datad(\U_TOP|U_CPU|pc[2]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~59_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~59 .lut_mask = 16'hD8AA;
defparam \U_TOP|U_CPU|pc~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~79 (
// Equation(s):
// \U_TOP|U_CPU|pc~79_combout  = (\U_TOP|U_CPU|pc~59_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~59_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~79_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~79 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \U_TOP|U_CPU|pc[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~79_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|pc[2]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_a[11]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_a[11]~feeder_combout  = \U_TOP|U_CPU|pc [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [14]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_a[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[11]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_a[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \U_TOP|U_CACHE|ic_a[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_a[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \U_TOP|U_CACHE|ic_a[10] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [13]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~6 (
// Equation(s):
// \U_TOP|U_CACHE|always0~6_combout  = (\U_TOP|U_CACHE|ic_a [11] & (\U_TOP|U_CPU|pc [14] & (\U_TOP|U_CPU|pc [13] $ (!\U_TOP|U_CACHE|ic_a [10])))) # (!\U_TOP|U_CACHE|ic_a [11] & (!\U_TOP|U_CPU|pc [14] & (\U_TOP|U_CPU|pc [13] $ (!\U_TOP|U_CACHE|ic_a [10]))))

	.dataa(\U_TOP|U_CACHE|ic_a [11]),
	.datab(\U_TOP|U_CPU|pc [13]),
	.datac(\U_TOP|U_CACHE|ic_a [10]),
	.datad(\U_TOP|U_CPU|pc [14]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~6 .lut_mask = 16'h8241;
defparam \U_TOP|U_CACHE|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \U_TOP|U_CACHE|ic_a[8] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [11]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \U_TOP|U_CACHE|ic_a[9] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [12]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~5 (
// Equation(s):
// \U_TOP|U_CACHE|always0~5_combout  = (\U_TOP|U_CPU|pc [12] & (\U_TOP|U_CACHE|ic_a [9] & (\U_TOP|U_CPU|pc [11] $ (!\U_TOP|U_CACHE|ic_a [8])))) # (!\U_TOP|U_CPU|pc [12] & (!\U_TOP|U_CACHE|ic_a [9] & (\U_TOP|U_CPU|pc [11] $ (!\U_TOP|U_CACHE|ic_a [8]))))

	.dataa(\U_TOP|U_CPU|pc [12]),
	.datab(\U_TOP|U_CPU|pc [11]),
	.datac(\U_TOP|U_CACHE|ic_a [8]),
	.datad(\U_TOP|U_CACHE|ic_a [9]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~5 .lut_mask = 16'h8241;
defparam \U_TOP|U_CACHE|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \U_TOP|U_CACHE|ic_a[4] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \U_TOP|U_CACHE|ic_a[5] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [8]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~2 (
// Equation(s):
// \U_TOP|U_CACHE|always0~2_combout  = (\U_TOP|U_CPU|pc [8] & (\U_TOP|U_CACHE|ic_a [5] & (\U_TOP|U_CPU|pc [7] $ (!\U_TOP|U_CACHE|ic_a [4])))) # (!\U_TOP|U_CPU|pc [8] & (!\U_TOP|U_CACHE|ic_a [5] & (\U_TOP|U_CPU|pc [7] $ (!\U_TOP|U_CACHE|ic_a [4]))))

	.dataa(\U_TOP|U_CPU|pc [8]),
	.datab(\U_TOP|U_CPU|pc [7]),
	.datac(\U_TOP|U_CACHE|ic_a [4]),
	.datad(\U_TOP|U_CACHE|ic_a [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~2 .lut_mask = 16'h8241;
defparam \U_TOP|U_CACHE|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \U_TOP|U_CACHE|ic_a[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [4]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_a[0]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_a[0]~feeder_combout  = \U_TOP|U_CPU|pc [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[0]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \U_TOP|U_CACHE|ic_a[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~0 (
// Equation(s):
// \U_TOP|U_CACHE|always0~0_combout  = (\U_TOP|U_CPU|pc [4] & (\U_TOP|U_CACHE|ic_a [1] & (\U_TOP|U_CPU|pc [3] $ (!\U_TOP|U_CACHE|ic_a [0])))) # (!\U_TOP|U_CPU|pc [4] & (!\U_TOP|U_CACHE|ic_a [1] & (\U_TOP|U_CPU|pc [3] $ (!\U_TOP|U_CACHE|ic_a [0]))))

	.dataa(\U_TOP|U_CPU|pc [4]),
	.datab(\U_TOP|U_CPU|pc [3]),
	.datac(\U_TOP|U_CACHE|ic_a [1]),
	.datad(\U_TOP|U_CACHE|ic_a [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~0 .lut_mask = 16'h8421;
defparam \U_TOP|U_CACHE|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_a[7]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_a[7]~feeder_combout  = \U_TOP|U_CPU|pc [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [10]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[7]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \U_TOP|U_CACHE|ic_a[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \U_TOP|U_CACHE|ic_a[6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [9]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~3 (
// Equation(s):
// \U_TOP|U_CACHE|always0~3_combout  = (\U_TOP|U_CPU|pc [9] & (\U_TOP|U_CACHE|ic_a [6] & (\U_TOP|U_CACHE|ic_a [7] $ (!\U_TOP|U_CPU|pc [10])))) # (!\U_TOP|U_CPU|pc [9] & (!\U_TOP|U_CACHE|ic_a [6] & (\U_TOP|U_CACHE|ic_a [7] $ (!\U_TOP|U_CPU|pc [10]))))

	.dataa(\U_TOP|U_CPU|pc [9]),
	.datab(\U_TOP|U_CACHE|ic_a [7]),
	.datac(\U_TOP|U_CACHE|ic_a [6]),
	.datad(\U_TOP|U_CPU|pc [10]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~3 .lut_mask = 16'h8421;
defparam \U_TOP|U_CACHE|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \U_TOP|U_CACHE|ic_a[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_a[3]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_a[3]~feeder_combout  = \U_TOP|U_CPU|pc [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CPU|pc [6]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[3]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \U_TOP|U_CACHE|ic_a[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~1 (
// Equation(s):
// \U_TOP|U_CACHE|always0~1_combout  = (\U_TOP|U_CPU|pc [5] & (\U_TOP|U_CACHE|ic_a [2] & (\U_TOP|U_CPU|pc [6] $ (!\U_TOP|U_CACHE|ic_a [3])))) # (!\U_TOP|U_CPU|pc [5] & (!\U_TOP|U_CACHE|ic_a [2] & (\U_TOP|U_CPU|pc [6] $ (!\U_TOP|U_CACHE|ic_a [3]))))

	.dataa(\U_TOP|U_CPU|pc [5]),
	.datab(\U_TOP|U_CPU|pc [6]),
	.datac(\U_TOP|U_CACHE|ic_a [2]),
	.datad(\U_TOP|U_CACHE|ic_a [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~1 .lut_mask = 16'h8421;
defparam \U_TOP|U_CACHE|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~4 (
// Equation(s):
// \U_TOP|U_CACHE|always0~4_combout  = (\U_TOP|U_CACHE|always0~2_combout  & (\U_TOP|U_CACHE|always0~0_combout  & (\U_TOP|U_CACHE|always0~3_combout  & \U_TOP|U_CACHE|always0~1_combout )))

	.dataa(\U_TOP|U_CACHE|always0~2_combout ),
	.datab(\U_TOP|U_CACHE|always0~0_combout ),
	.datac(\U_TOP|U_CACHE|always0~3_combout ),
	.datad(\U_TOP|U_CACHE|always0~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~4 .lut_mask = 16'h8000;
defparam \U_TOP|U_CACHE|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \U_TOP|U_CACHE|ic_a[12] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CPU|pc [15]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_a[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_a[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_v~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_v~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_v~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_v~feeder .lut_mask = 16'hFFFF;
defparam \U_TOP|U_CACHE|ic_v~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \U_TOP|U_CACHE|ic_v (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_v~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_v .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_v .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~7 (
// Equation(s):
// \U_TOP|U_CACHE|always0~7_combout  = (\U_TOP|U_CACHE|ic_v~q  & (\U_TOP|U_CPU|pc [15] $ (!\U_TOP|U_CACHE|ic_a [12])))

	.dataa(\U_TOP|U_CPU|pc [15]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|ic_a [12]),
	.datad(\U_TOP|U_CACHE|ic_v~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~7 .lut_mask = 16'hA500;
defparam \U_TOP|U_CACHE|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always0~8 (
// Equation(s):
// \U_TOP|U_CACHE|always0~8_combout  = (\U_TOP|U_CACHE|always0~6_combout  & (\U_TOP|U_CACHE|always0~5_combout  & (\U_TOP|U_CACHE|always0~4_combout  & \U_TOP|U_CACHE|always0~7_combout )))

	.dataa(\U_TOP|U_CACHE|always0~6_combout ),
	.datab(\U_TOP|U_CACHE|always0~5_combout ),
	.datac(\U_TOP|U_CACHE|always0~4_combout ),
	.datad(\U_TOP|U_CACHE|always0~7_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always0~8 .lut_mask = 16'h8000;
defparam \U_TOP|U_CACHE|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_hit~0 (
// Equation(s):
// \U_TOP|U_CACHE|if_hit~0_combout  = (\U_TOP|U_CACHE|always0~8_combout  & (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|Selector5~9_combout ) # (\U_TOP|U_CPU|Selector5~19_combout ))))

	.dataa(\U_TOP|U_CACHE|always0~8_combout ),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|Selector5~9_combout ),
	.datad(\U_TOP|U_CPU|Selector5~19_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit~0 .lut_mask = 16'h8880;
defparam \U_TOP|U_CACHE|if_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y5_N11
dffeas \U_TOP|U_CACHE|if_hit_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_hit~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_hit_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_hit_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[0]~0 (
// Equation(s):
// \U_TOP|U_CPU|if_code[0]~0_combout  = (!\U_TOP|U_CACHE|if_hit_dphase~q  & (!\U_TOP|U_CACHE|if_mis_dphase~q  & (\U_TOP|U_CACHE|IF_RDY~0_combout  & \U_TOP|U_CPU|if_do_dphase~q )))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase~q ),
	.datab(\U_TOP|U_CACHE|if_mis_dphase~q ),
	.datac(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.datad(\U_TOP|U_CPU|if_do_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[0]~0 .lut_mask = 16'h1000;
defparam \U_TOP|U_CPU|if_code[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \U_TOP|U_CACHE|ic_d[3] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [3]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[7]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[7]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[7]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \U_TOP|U_CACHE|ic_d[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[7] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~36 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~36_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|if_hit_dphase_addr [1]) # ((\U_TOP|U_CACHE|ic_d [7])))) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & 
// (\U_TOP|U_CACHE|ic_d [3])))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [3]),
	.datad(\U_TOP|U_CACHE|ic_d [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~36 .lut_mask = 16'hBA98;
defparam \U_TOP|U_CPU|if_code[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \U_TOP|U_CACHE|ic_d[15] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [15]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[11]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[11]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [11]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[11]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \U_TOP|U_CACHE|ic_d[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~37 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~37_combout  = (\U_TOP|U_CPU|if_code[3]~36_combout  & (((\U_TOP|U_CACHE|ic_d [15])) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [1]))) # (!\U_TOP|U_CPU|if_code[3]~36_combout  & (\U_TOP|U_CACHE|if_hit_dphase_addr [1] & 
// ((\U_TOP|U_CACHE|ic_d [11]))))

	.dataa(\U_TOP|U_CPU|if_code[3]~36_combout ),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [15]),
	.datad(\U_TOP|U_CACHE|ic_d [11]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~37 .lut_mask = 16'hE6A2;
defparam \U_TOP|U_CPU|if_code[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~40 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~40_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [7]))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [3]))))

	.dataa(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [3]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [7]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~40 .lut_mask = 16'hFA44;
defparam \U_TOP|U_CPU|if_code[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~41 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~41_combout  = (\U_TOP|U_CPU|if_code[3]~40_combout  & (((\U_TOP|U_CACHE|bus_pend_rdata [15])) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1]))) # (!\U_TOP|U_CPU|if_code[3]~40_combout  & (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & 
// ((\U_TOP|U_CACHE|bus_pend_rdata [11]))))

	.dataa(\U_TOP|U_CPU|if_code[3]~40_combout ),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [15]),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [11]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~41 .lut_mask = 16'hE6A2;
defparam \U_TOP|U_CPU|if_code[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~38 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~38_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_RAM|qspi_rxd [3]) # ((\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|bus_pend_rdata [19] & 
// !\U_TOP|U_CACHE|if_mis_dphase_addr [0]))))

	.dataa(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datab(\U_TOP|U_RAM|qspi_rxd [3]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [19]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~38 .lut_mask = 16'hAAD8;
defparam \U_TOP|U_CPU|if_code[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~39 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~39_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CPU|if_code[3]~38_combout  & ((\U_TOP|U_RAM|qspi_rxd [7]))) # (!\U_TOP|U_CPU|if_code[3]~38_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [23])))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (((\U_TOP|U_CPU|if_code[3]~38_combout ))))

	.dataa(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [23]),
	.datac(\U_TOP|U_RAM|qspi_rxd [7]),
	.datad(\U_TOP|U_CPU|if_code[3]~38_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~39 .lut_mask = 16'hF588;
defparam \U_TOP|U_CPU|if_code[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~42 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~42_combout  = (\U_TOP|U_CPU|if_code[0]~3_combout  & (((\U_TOP|U_CACHE|always5~0_combout ) # (\U_TOP|U_CPU|if_code[3]~39_combout )))) # (!\U_TOP|U_CPU|if_code[0]~3_combout  & (\U_TOP|U_CPU|if_code[3]~41_combout  & 
// (!\U_TOP|U_CACHE|always5~0_combout )))

	.dataa(\U_TOP|U_CPU|if_code[3]~41_combout ),
	.datab(\U_TOP|U_CPU|if_code[0]~3_combout ),
	.datac(\U_TOP|U_CACHE|always5~0_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~39_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~42 .lut_mask = 16'hCEC2;
defparam \U_TOP|U_CPU|if_code[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \U_TOP|U_CACHE|ic_d[19] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [19]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[19] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[27]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[27]~feeder_combout  = \U_TOP|U_RAM|qspi_rxd [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[27]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \U_TOP|U_CACHE|ic_d[27] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[27] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~43 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~43_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (\U_TOP|U_CACHE|if_hit_dphase_addr [1])) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|if_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|ic_d [27]))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & (\U_TOP|U_CACHE|ic_d [19]))))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [19]),
	.datad(\U_TOP|U_CACHE|ic_d [27]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~43 .lut_mask = 16'hDC98;
defparam \U_TOP|U_CPU|if_code[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \U_TOP|U_CACHE|ic_d[31] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [7]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[31] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[23]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[23]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [23]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[23]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \U_TOP|U_CACHE|ic_d[23] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[23] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~44 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~44_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CPU|if_code[3]~43_combout  & (\U_TOP|U_CACHE|ic_d [31])) # (!\U_TOP|U_CPU|if_code[3]~43_combout  & ((\U_TOP|U_CACHE|ic_d [23]))))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (\U_TOP|U_CPU|if_code[3]~43_combout ))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CPU|if_code[3]~43_combout ),
	.datac(\U_TOP|U_CACHE|ic_d [31]),
	.datad(\U_TOP|U_CACHE|ic_d [23]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~44 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|if_code[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~45 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~45_combout  = (\U_TOP|U_CPU|if_code[3]~42_combout  & (((\U_TOP|U_CPU|if_code[3]~44_combout ) # (!\U_TOP|U_CACHE|always5~0_combout )))) # (!\U_TOP|U_CPU|if_code[3]~42_combout  & (\U_TOP|U_CPU|if_code[3]~37_combout  & 
// (\U_TOP|U_CACHE|always5~0_combout )))

	.dataa(\U_TOP|U_CPU|if_code[3]~37_combout ),
	.datab(\U_TOP|U_CPU|if_code[3]~42_combout ),
	.datac(\U_TOP|U_CACHE|always5~0_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~44_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~45 .lut_mask = 16'hEC2C;
defparam \U_TOP|U_CPU|if_code[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N11
dffeas \U_TOP|U_CPU|if_code_keep[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|if_code_keep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code_keep[3] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|if_code_keep[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[3]~46 (
// Equation(s):
// \U_TOP|U_CPU|if_code[3]~46_combout  = (!\U_TOP|U_CPU|if_code[0]~0_combout  & ((\U_TOP|U_CPU|if_code~12_combout  & (!\U_TOP|U_CPU|if_code[3]~45_combout )) # (!\U_TOP|U_CPU|if_code~12_combout  & ((\U_TOP|U_CPU|if_code_keep [3])))))

	.dataa(\U_TOP|U_CPU|if_code[0]~0_combout ),
	.datab(\U_TOP|U_CPU|if_code[3]~45_combout ),
	.datac(\U_TOP|U_CPU|if_code_keep [3]),
	.datad(\U_TOP|U_CPU|if_code~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[3]~46 .lut_mask = 16'h1150;
defparam \U_TOP|U_CPU|if_code[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr4~0 (
// Equation(s):
// \U_TOP|U_CPU|WideOr4~0_combout  = ((\U_TOP|U_CPU|if_code[1]~24_combout  & \U_TOP|U_CPU|if_code[2]~35_combout )) # (!\U_TOP|U_CPU|if_code[3]~46_combout )

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr4~0 .lut_mask = 16'hA0FF;
defparam \U_TOP|U_CPU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector1~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector1~1_combout  = (\U_TOP|U_CPU|seq [0]) # ((!\U_TOP|U_CPU|if_code[0]~13_combout  & (\U_TOP|U_CPU|always12~1_combout  & \U_TOP|U_CPU|seq [1])))

	.dataa(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datab(\U_TOP|U_CPU|always12~1_combout ),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector1~1 .lut_mask = 16'hFF40;
defparam \U_TOP|U_CPU|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector1~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector1~2_combout  = (\U_TOP|U_CPU|Selector1~1_combout  & (\U_TOP|U_CPU|state [0] $ (((!\U_TOP|U_CPU|seq [1] & !\U_TOP|U_CPU|Equal2~3_combout ))))) # (!\U_TOP|U_CPU|Selector1~1_combout  & (((\U_TOP|U_CPU|seq [1]))))

	.dataa(\U_TOP|U_CPU|Selector1~1_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|Equal2~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector1~2 .lut_mask = 16'hD8D2;
defparam \U_TOP|U_CPU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector1~3 (
// Equation(s):
// \U_TOP|U_CPU|Selector1~3_combout  = (!\U_TOP|U_CPU|seq [3] & (\U_TOP|U_CPU|pc_dec2~0_combout  & \U_TOP|U_CPU|Selector1~2_combout ))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|seq [3]),
	.datac(\U_TOP|U_CPU|pc_dec2~0_combout ),
	.datad(\U_TOP|U_CPU|Selector1~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector1~3 .lut_mask = 16'h3000;
defparam \U_TOP|U_CPU|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector1~4 (
// Equation(s):
// \U_TOP|U_CPU|Selector1~4_combout  = (\U_TOP|U_CPU|Selector1~3_combout ) # ((!\U_TOP|U_CPU|WideOr4~0_combout  & \U_TOP|U_CPU|Selector1~0_combout ))

	.dataa(\U_TOP|U_CPU|WideOr4~0_combout ),
	.datab(\U_TOP|U_CPU|Selector1~0_combout ),
	.datac(\U_TOP|U_CPU|Selector1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector1~4 .lut_mask = 16'hF4F4;
defparam \U_TOP|U_CPU|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N7
dffeas \U_TOP|U_CPU|state[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|state[4] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr21~0 (
// Equation(s):
// \U_TOP|U_CPU|WideOr21~0_combout  = (\U_TOP|U_CPU|state [0] & ((\U_TOP|U_CPU|state [1] $ (!\U_TOP|U_CPU|state [2])) # (!\U_TOP|U_CPU|state [4]))) # (!\U_TOP|U_CPU|state [0] & ((\U_TOP|U_CPU|state [2]) # (\U_TOP|U_CPU|state [4] $ (\U_TOP|U_CPU|state [1]))))

	.dataa(\U_TOP|U_CPU|state [4]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|state [1]),
	.datad(\U_TOP|U_CPU|state [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr21~0 .lut_mask = 16'hF75E;
defparam \U_TOP|U_CPU|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|WideOr21~1 (
// Equation(s):
// \U_TOP|U_CPU|WideOr21~1_combout  = (!\U_TOP|U_CPU|WideOr21~0_combout  & (\U_TOP|U_CPU|alufunc~0_combout  & !\U_TOP|U_CPU|seq [2]))

	.dataa(\U_TOP|U_CPU|WideOr21~0_combout ),
	.datab(\U_TOP|U_CPU|alufunc~0_combout ),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|WideOr21~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|WideOr21~1 .lut_mask = 16'h0404;
defparam \U_TOP|U_CPU|WideOr21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_req~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_req~0_combout  = (!\U_TOP|U_CACHE|bus_count[2]~8_combout  & (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|WideOr21~1_combout ) # (\U_TOP|U_CPU|Selector13~2_combout ))))

	.dataa(\U_TOP|U_CPU|WideOr21~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_count[2]~8_combout ),
	.datac(\U_TOP|U_CPU|Selector13~2_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_req~0 .lut_mask = 16'h3200;
defparam \U_TOP|U_CACHE|dm_mis_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_ADDR[9]~1 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_ADDR[9]~1_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CACHE|dc_v~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dc_v~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_ADDR[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~1 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|BUS_ADDR[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WRITE~1 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WRITE~1_combout  = (\U_TOP|U_CACHE|BUS_ADDR[9]~1_combout ) # ((!\U_TOP|U_CACHE|bus_inst~q  & (\U_TOP|U_CACHE|BUS_WRITE~0_combout  & !\U_TOP|U_CACHE|bus_req_inst~0_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_ADDR[9]~1_combout ),
	.datab(\U_TOP|U_CACHE|bus_inst~q ),
	.datac(\U_TOP|U_CACHE|BUS_WRITE~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_req_inst~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WRITE~1 .lut_mask = 16'hAABA;
defparam \U_TOP|U_CACHE|BUS_WRITE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector18~0 (
// Equation(s):
// \U_TOP|U_RAM|Selector18~0_combout  = (\U_TOP|U_RAM|state.101~q  & \U_TOP|U_RAM|Decoder0~0_combout )

	.dataa(\U_TOP|U_RAM|state.101~q ),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector18~0 .lut_mask = 16'hA0A0;
defparam \U_TOP|U_RAM|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq_dec~4 (
// Equation(s):
// \U_TOP|U_RAM|seq_dec~4_combout  = (((!\U_TOP|U_RAM|Equal0~10_combout ) # (!\U_TOP|U_RAM|Selector18~0_combout )) # (!\U_TOP|U_RAM|bus_ready_clr~0_combout )) # (!\U_TOP|U_CACHE|BUS_WRITE~1_combout )

	.dataa(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|Selector18~0_combout ),
	.datad(\U_TOP|U_RAM|Equal0~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq_dec~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq_dec~4 .lut_mask = 16'h7FFF;
defparam \U_TOP|U_RAM|seq_dec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq~0 (
// Equation(s):
// \U_TOP|U_RAM|seq~0_combout  = (!\U_TOP|U_RAM|Selector11~11_combout  & (\U_TOP|U_RAM|seq [0] $ (((!\U_TOP|U_RAM|Selector20~0_combout ) # (!\U_TOP|U_RAM|seq_dec~4_combout )))))

	.dataa(\U_TOP|U_RAM|seq_dec~4_combout ),
	.datab(\U_TOP|U_RAM|Selector20~0_combout ),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|Selector11~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq~0 .lut_mask = 16'h0087;
defparam \U_TOP|U_RAM|seq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N25
dffeas \U_TOP|U_RAM|seq[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|seq~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|seq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[0] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|seq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq~7 (
// Equation(s):
// \U_TOP|U_RAM|seq~7_combout  = (\U_TOP|U_RAM|seq [1] & (((\U_TOP|U_RAM|Selector20~0_combout ) # (!\U_TOP|U_RAM|seq [2])) # (!\U_TOP|U_RAM|seq [0]))) # (!\U_TOP|U_RAM|seq [1] & (((\U_TOP|U_RAM|seq [2]) # (!\U_TOP|U_RAM|Selector20~0_combout ))))

	.dataa(\U_TOP|U_RAM|seq [0]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|Selector20~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq~7 .lut_mask = 16'hFC7F;
defparam \U_TOP|U_RAM|seq~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq[3]~8 (
// Equation(s):
// \U_TOP|U_RAM|seq[3]~8_combout  = (\U_TOP|U_RAM|seq[2]~3_combout  & (!\U_TOP|U_RAM|Selector11~11_combout  & (\U_TOP|U_RAM|seq~7_combout  $ (!\U_TOP|U_RAM|seq [3])))) # (!\U_TOP|U_RAM|seq[2]~3_combout  & (((\U_TOP|U_RAM|seq [3]))))

	.dataa(\U_TOP|U_RAM|seq~7_combout ),
	.datab(\U_TOP|U_RAM|seq[2]~3_combout ),
	.datac(\U_TOP|U_RAM|seq [3]),
	.datad(\U_TOP|U_RAM|Selector11~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[3]~8 .lut_mask = 16'h30B4;
defparam \U_TOP|U_RAM|seq[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N31
dffeas \U_TOP|U_RAM|seq[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|seq[3]~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|seq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[3] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|seq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector11~11 (
// Equation(s):
// \U_TOP|U_RAM|Selector11~11_combout  = (\U_TOP|U_RAM|Selector11~8_combout ) # ((\U_TOP|U_RAM|seq [3] & (\U_TOP|U_RAM|Selector11~10_combout  & !\U_TOP|U_RAM|state.100~q )))

	.dataa(\U_TOP|U_RAM|seq [3]),
	.datab(\U_TOP|U_RAM|Selector11~10_combout ),
	.datac(\U_TOP|U_RAM|Selector11~8_combout ),
	.datad(\U_TOP|U_RAM|state.100~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector11~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector11~11 .lut_mask = 16'hF0F8;
defparam \U_TOP|U_RAM|Selector11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq[1]~1 (
// Equation(s):
// \U_TOP|U_RAM|seq[1]~1_combout  = \U_TOP|U_RAM|seq [1] $ (((\U_TOP|U_RAM|seq [0]) # (\U_TOP|U_RAM|Selector20~0_combout )))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|Selector20~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[1]~1 .lut_mask = 16'h333C;
defparam \U_TOP|U_RAM|seq[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|seq[1]~4 (
// Equation(s):
// \U_TOP|U_RAM|seq[1]~4_combout  = (\U_TOP|U_RAM|seq[2]~3_combout  & (!\U_TOP|U_RAM|Selector11~11_combout  & ((\U_TOP|U_RAM|seq[1]~1_combout )))) # (!\U_TOP|U_RAM|seq[2]~3_combout  & (((\U_TOP|U_RAM|seq [1]))))

	.dataa(\U_TOP|U_RAM|Selector11~11_combout ),
	.datab(\U_TOP|U_RAM|seq[2]~3_combout ),
	.datac(\U_TOP|U_RAM|seq [1]),
	.datad(\U_TOP|U_RAM|seq[1]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|seq[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[1]~4 .lut_mask = 16'h7430;
defparam \U_TOP|U_RAM|seq[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N19
dffeas \U_TOP|U_RAM|seq[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|seq[1]~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|seq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|seq[1] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|seq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd_capture~0 (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd_capture~0_combout  = (\U_TOP|U_RAM|seq [3] & (!\U_TOP|U_RAM|seq [2] & (\U_TOP|U_RAM|seq [1] $ (\U_TOP|U_RAM|seq [0]))))

	.dataa(\U_TOP|U_RAM|seq [1]),
	.datab(\U_TOP|U_RAM|seq [3]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd_capture~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_capture~0 .lut_mask = 16'h0408;
defparam \U_TOP|U_RAM|qspi_rxd_capture~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_rxd_capture~1 (
// Equation(s):
// \U_TOP|U_RAM|qspi_rxd_capture~1_combout  = (\U_TOP|U_RAM|state.100~q  & \U_TOP|U_RAM|qspi_rxd_capture~0_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|state.100~q ),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd_capture~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_rxd_capture~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_capture~1 .lut_mask = 16'hCC00;
defparam \U_TOP|U_RAM|qspi_rxd_capture~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y2_N13
dffeas \U_TOP|U_RAM|qspi_rxd_temp[2] (
	.clk(!\CLK~input_o ),
	.d(gnd),
	.asdata(\QSPI_SIO[2]~input_o ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|qspi_rxd_capture~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd_temp[2] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd_temp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \U_TOP|U_RAM|qspi_rxd[6] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd_temp [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|qspi_rxd_set_hi~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_rxd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_rxd[6] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_rxd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \U_TOP|U_CACHE|ic_d[30] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [6]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[30] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \U_TOP|U_CACHE|ic_d[22] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [22]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[22] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \U_TOP|U_CACHE|ic_d[18] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [18]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[18] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[26]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[26]~feeder_combout  = \U_TOP|U_RAM|qspi_rxd [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|qspi_rxd [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[26]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \U_TOP|U_CACHE|ic_d[26] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[26] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~32 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~32_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (\U_TOP|U_CACHE|if_hit_dphase_addr [1])) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|if_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|ic_d [26]))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & (\U_TOP|U_CACHE|ic_d [18]))))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [18]),
	.datad(\U_TOP|U_CACHE|ic_d [26]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~32 .lut_mask = 16'hDC98;
defparam \U_TOP|U_CPU|if_code[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~33 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~33_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CPU|if_code[2]~32_combout  & (\U_TOP|U_CACHE|ic_d [30])) # (!\U_TOP|U_CPU|if_code[2]~32_combout  & ((\U_TOP|U_CACHE|ic_d [22]))))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (((\U_TOP|U_CPU|if_code[2]~32_combout ))))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|ic_d [30]),
	.datac(\U_TOP|U_CACHE|ic_d [22]),
	.datad(\U_TOP|U_CPU|if_code[2]~32_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~33 .lut_mask = 16'hDDA0;
defparam \U_TOP|U_CPU|if_code[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~25 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~25_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_RAM|qspi_rxd [2]) # (\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (\U_TOP|U_CACHE|bus_pend_rdata [18] & 
// ((!\U_TOP|U_CACHE|if_mis_dphase_addr [0]))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [18]),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datac(\U_TOP|U_RAM|qspi_rxd [2]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~25 .lut_mask = 16'hCCE2;
defparam \U_TOP|U_CPU|if_code[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~26 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~26_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CPU|if_code[2]~25_combout  & ((\U_TOP|U_RAM|qspi_rxd [6]))) # (!\U_TOP|U_CPU|if_code[2]~25_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [22])))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (((\U_TOP|U_CPU|if_code[2]~25_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [22]),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.datac(\U_TOP|U_RAM|qspi_rxd [6]),
	.datad(\U_TOP|U_CPU|if_code[2]~25_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~26 .lut_mask = 16'hF388;
defparam \U_TOP|U_CPU|if_code[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~29 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~29_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [6]))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [2]))))

	.dataa(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [2]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [6]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~29 .lut_mask = 16'hFA44;
defparam \U_TOP|U_CPU|if_code[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~30 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~30_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_CPU|if_code[2]~29_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [14])) # (!\U_TOP|U_CPU|if_code[2]~29_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [10]))))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CPU|if_code[2]~29_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [14]),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [10]),
	.datad(\U_TOP|U_CPU|if_code[2]~29_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~30 .lut_mask = 16'hBBC0;
defparam \U_TOP|U_CPU|if_code[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \U_TOP|U_CACHE|ic_d[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [2]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[6]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[6]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [6]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[6]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \U_TOP|U_CACHE|ic_d[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[6] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~27 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~27_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|if_hit_dphase_addr [1]) # ((\U_TOP|U_CACHE|ic_d [6])))) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & 
// (\U_TOP|U_CACHE|ic_d [2])))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [2]),
	.datad(\U_TOP|U_CACHE|ic_d [6]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~27 .lut_mask = 16'hBA98;
defparam \U_TOP|U_CPU|if_code[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \U_TOP|U_CACHE|ic_d[14] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [14]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \U_TOP|U_CACHE|ic_d[10] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [10]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~28 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~28_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [1] & ((\U_TOP|U_CPU|if_code[2]~27_combout  & (\U_TOP|U_CACHE|ic_d [14])) # (!\U_TOP|U_CPU|if_code[2]~27_combout  & ((\U_TOP|U_CACHE|ic_d [10]))))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & (\U_TOP|U_CPU|if_code[2]~27_combout ))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datab(\U_TOP|U_CPU|if_code[2]~27_combout ),
	.datac(\U_TOP|U_CACHE|ic_d [14]),
	.datad(\U_TOP|U_CACHE|ic_d [10]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~28 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_CPU|if_code[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~31 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~31_combout  = (\U_TOP|U_CPU|if_code[0]~3_combout  & (((\U_TOP|U_CACHE|always5~0_combout )))) # (!\U_TOP|U_CPU|if_code[0]~3_combout  & ((\U_TOP|U_CACHE|always5~0_combout  & ((\U_TOP|U_CPU|if_code[2]~28_combout ))) # 
// (!\U_TOP|U_CACHE|always5~0_combout  & (\U_TOP|U_CPU|if_code[2]~30_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[2]~30_combout ),
	.datab(\U_TOP|U_CPU|if_code[0]~3_combout ),
	.datac(\U_TOP|U_CACHE|always5~0_combout ),
	.datad(\U_TOP|U_CPU|if_code[2]~28_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~31 .lut_mask = 16'hF2C2;
defparam \U_TOP|U_CPU|if_code[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~34 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~34_combout  = (\U_TOP|U_CPU|if_code[2]~31_combout  & ((\U_TOP|U_CPU|if_code[2]~33_combout ) # ((!\U_TOP|U_CPU|if_code[0]~3_combout )))) # (!\U_TOP|U_CPU|if_code[2]~31_combout  & (((\U_TOP|U_CPU|if_code[2]~26_combout  & 
// \U_TOP|U_CPU|if_code[0]~3_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[2]~33_combout ),
	.datab(\U_TOP|U_CPU|if_code[2]~26_combout ),
	.datac(\U_TOP|U_CPU|if_code[2]~31_combout ),
	.datad(\U_TOP|U_CPU|if_code[0]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~34 .lut_mask = 16'hACF0;
defparam \U_TOP|U_CPU|if_code[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \U_TOP|U_CPU|if_code_keep[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|if_code_keep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code_keep[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|if_code_keep[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[2]~35 (
// Equation(s):
// \U_TOP|U_CPU|if_code[2]~35_combout  = (!\U_TOP|U_CPU|if_code[0]~0_combout  & ((\U_TOP|U_CPU|if_code~12_combout  & (!\U_TOP|U_CPU|if_code[2]~34_combout )) # (!\U_TOP|U_CPU|if_code~12_combout  & ((\U_TOP|U_CPU|if_code_keep [2])))))

	.dataa(\U_TOP|U_CPU|if_code[2]~34_combout ),
	.datab(\U_TOP|U_CPU|if_code~12_combout ),
	.datac(\U_TOP|U_CPU|if_code_keep [2]),
	.datad(\U_TOP|U_CPU|if_code[0]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[2]~35 .lut_mask = 16'h0074;
defparam \U_TOP|U_CPU|if_code[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector2~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector2~2_combout  = (\U_TOP|U_CPU|Selector1~3_combout ) # ((!\U_TOP|U_CPU|if_code[2]~35_combout  & (\U_TOP|U_CPU|Selector1~0_combout  & \U_TOP|U_CPU|if_code[3]~46_combout )))

	.dataa(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datab(\U_TOP|U_CPU|Selector1~3_combout ),
	.datac(\U_TOP|U_CPU|Selector1~0_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector2~2 .lut_mask = 16'hDCCC;
defparam \U_TOP|U_CPU|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N27
dffeas \U_TOP|U_CPU|state[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|state[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc_dec2~0 (
// Equation(s):
// \U_TOP|U_CPU|pc_dec2~0_combout  = (\U_TOP|U_CPU|state [1] & (\U_TOP|U_CPU|state [2] & (!\U_TOP|U_CPU|seq [2] & \U_TOP|U_CPU|state [4])))

	.dataa(\U_TOP|U_CPU|state [1]),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|state [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc_dec2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc_dec2~0 .lut_mask = 16'h0800;
defparam \U_TOP|U_CPU|pc_dec2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~17 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~17_combout  = (\U_TOP|U_CPU|seq [0] & (!\U_TOP|U_CPU|seq [1] & (\U_TOP|U_CPU|state [0] $ (!\U_TOP|U_CPU|Equal2~3_combout ))))

	.dataa(\U_TOP|U_CPU|seq [0]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|Equal2~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~17 .lut_mask = 16'h0802;
defparam \U_TOP|U_CPU|Selector5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~2_combout  = (\U_TOP|U_CPU|Selector5~15_combout  & (((!\U_TOP|U_CPU|WideOr4~0_combout  & !\U_TOP|U_CPU|seq [2])) # (!\U_TOP|U_CPU|state [0])))

	.dataa(\U_TOP|U_CPU|WideOr4~0_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|Selector5~15_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~2 .lut_mask = 16'h3700;
defparam \U_TOP|U_CPU|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~3 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~3_combout  = (\U_TOP|U_CPU|ptr [3] & (\U_TOP|U_CPU|ptr [2] & (\U_TOP|U_CPU|ptr [5] & \U_TOP|U_CPU|ptr [4])))

	.dataa(\U_TOP|U_CPU|ptr [3]),
	.datab(\U_TOP|U_CPU|ptr [2]),
	.datac(\U_TOP|U_CPU|ptr [5]),
	.datad(\U_TOP|U_CPU|ptr [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~3 .lut_mask = 16'h8000;
defparam \U_TOP|U_CPU|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~4 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~4_combout  = (\U_TOP|U_CPU|ptr [6] & (\U_TOP|U_CPU|ptr [7] & (\U_TOP|U_CPU|ptr [8] & \U_TOP|U_CPU|ptr [9])))

	.dataa(\U_TOP|U_CPU|ptr [6]),
	.datab(\U_TOP|U_CPU|ptr [7]),
	.datac(\U_TOP|U_CPU|ptr [8]),
	.datad(\U_TOP|U_CPU|ptr [9]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~4 .lut_mask = 16'h8000;
defparam \U_TOP|U_CPU|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~5 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~5_combout  = (\U_TOP|U_CPU|ptr [13] & (\U_TOP|U_CPU|ptr [10] & (\U_TOP|U_CPU|ptr [12] & \U_TOP|U_CPU|ptr [11])))

	.dataa(\U_TOP|U_CPU|ptr [13]),
	.datab(\U_TOP|U_CPU|ptr [10]),
	.datac(\U_TOP|U_CPU|ptr [12]),
	.datad(\U_TOP|U_CPU|ptr [11]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~5 .lut_mask = 16'h8000;
defparam \U_TOP|U_CPU|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~6 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~6_combout  = (\U_TOP|U_CPU|ptr [14] & (\U_TOP|U_CPU|Selector7~5_combout  & (!\U_TOP|U_CPU|ptr [1] & \U_TOP|U_CPU|ptr [0])))

	.dataa(\U_TOP|U_CPU|ptr [14]),
	.datab(\U_TOP|U_CPU|Selector7~5_combout ),
	.datac(\U_TOP|U_CPU|ptr [1]),
	.datad(\U_TOP|U_CPU|ptr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~6 .lut_mask = 16'h0800;
defparam \U_TOP|U_CPU|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~7 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~7_combout  = (\U_TOP|U_CPU|seq [1]) # ((\U_TOP|U_CPU|Selector7~3_combout  & (\U_TOP|U_CPU|Selector7~4_combout  & \U_TOP|U_CPU|Selector7~6_combout )))

	.dataa(\U_TOP|U_CPU|Selector7~3_combout ),
	.datab(\U_TOP|U_CPU|seq [1]),
	.datac(\U_TOP|U_CPU|Selector7~4_combout ),
	.datad(\U_TOP|U_CPU|Selector7~6_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~7 .lut_mask = 16'hECCC;
defparam \U_TOP|U_CPU|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~8 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~8_combout  = (\U_TOP|U_CPU|Selector7~2_combout ) # ((!\U_TOP|U_CPU|state [0] & (!\U_TOP|U_CPU|seq [2] & \U_TOP|U_CPU|Selector7~7_combout )))

	.dataa(\U_TOP|U_CPU|Selector7~2_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|Selector7~7_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~8 .lut_mask = 16'hABAA;
defparam \U_TOP|U_CPU|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector7~9 (
// Equation(s):
// \U_TOP|U_CPU|Selector7~9_combout  = (!\U_TOP|U_CPU|state [1] & (!\U_TOP|U_CPU|state [2] & (\U_TOP|U_CPU|Selector7~8_combout  & !\U_TOP|U_CPU|state [4])))

	.dataa(\U_TOP|U_CPU|state [1]),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|Selector7~8_combout ),
	.datad(\U_TOP|U_CPU|state [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector7~9 .lut_mask = 16'h0010;
defparam \U_TOP|U_CPU|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~16 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~16_combout  = (\U_TOP|U_CPU|state [0] & (\U_TOP|U_CPU|seq [1] & ((\U_TOP|U_CPU|always12~2_combout ) # (!\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|seq [0]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|always12~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~16 .lut_mask = 16'hC040;
defparam \U_TOP|U_CPU|Selector5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq[0]~3 (
// Equation(s):
// \U_TOP|U_CPU|seq[0]~3_combout  = (\U_TOP|U_CPU|Selector7~9_combout ) # ((\U_TOP|U_CPU|pc_dec2~0_combout  & ((\U_TOP|U_CPU|Selector5~17_combout ) # (\U_TOP|U_CPU|Selector5~16_combout ))))

	.dataa(\U_TOP|U_CPU|pc_dec2~0_combout ),
	.datab(\U_TOP|U_CPU|Selector5~17_combout ),
	.datac(\U_TOP|U_CPU|Selector7~9_combout ),
	.datad(\U_TOP|U_CPU|Selector5~16_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[0]~3 .lut_mask = 16'hFAF8;
defparam \U_TOP|U_CPU|seq[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq[0]~4 (
// Equation(s):
// \U_TOP|U_CPU|seq[0]~4_combout  = (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|seq[0]~3_combout ) # (!\U_TOP|U_CPU|seq[0]~2_combout )))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|seq[0]~3_combout ),
	.datad(\U_TOP|U_CPU|seq[0]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[0]~4 .lut_mask = 16'hA0AA;
defparam \U_TOP|U_CPU|seq[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \U_TOP|U_CPU|seq[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|seq~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|seq[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|seq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|seq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~10 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~10_combout  = (\U_TOP|U_CPU|seq [0] & (((\U_TOP|U_CPU|state [0] & !\U_TOP|U_CPU|seq [2])) # (!\U_TOP|U_CPU|state [1])))

	.dataa(\U_TOP|U_CPU|seq [0]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|state [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~10 .lut_mask = 16'h08AA;
defparam \U_TOP|U_CPU|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector4~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector4~2_combout  = (!\U_TOP|U_CPU|seq [2] & (\U_TOP|U_CPU|state [4] & (\U_TOP|U_CPU|state [1] & \U_TOP|U_CPU|seq [0])))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|state [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector4~2 .lut_mask = 16'h4000;
defparam \U_TOP|U_CPU|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Mux9~0 (
// Equation(s):
// \U_TOP|U_CPU|Mux9~0_combout  = (\U_TOP|U_CPU|if_code[0]~13_combout  & (\U_TOP|U_CPU|if_code[3]~46_combout  $ (((\U_TOP|U_CPU|if_code[1]~24_combout  & \U_TOP|U_CPU|if_code[2]~35_combout )))))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Mux9~0 .lut_mask = 16'h4C80;
defparam \U_TOP|U_CPU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector4~3 (
// Equation(s):
// \U_TOP|U_CPU|Selector4~3_combout  = (\U_TOP|U_CPU|seq [2] & (!\U_TOP|U_CPU|state [0] & ((\U_TOP|U_CPU|seq [0])))) # (!\U_TOP|U_CPU|seq [2] & (\U_TOP|U_CPU|state [0] & (!\U_TOP|U_CPU|Mux9~0_combout  & !\U_TOP|U_CPU|seq [0])))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|Mux9~0_combout ),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector4~3 .lut_mask = 16'h2204;
defparam \U_TOP|U_CPU|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector4~4 (
// Equation(s):
// \U_TOP|U_CPU|Selector4~4_combout  = (\U_TOP|U_CPU|Selector5~1_combout  & ((\U_TOP|U_CPU|Selector4~2_combout ) # ((\U_TOP|U_CPU|Selector5~0_combout  & \U_TOP|U_CPU|Selector4~3_combout ))))

	.dataa(\U_TOP|U_CPU|Selector5~1_combout ),
	.datab(\U_TOP|U_CPU|Selector4~2_combout ),
	.datac(\U_TOP|U_CPU|Selector5~0_combout ),
	.datad(\U_TOP|U_CPU|Selector4~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector4~4 .lut_mask = 16'hA888;
defparam \U_TOP|U_CPU|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~11 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~11_combout  = (\U_TOP|U_CPU|state [0] & ((\U_TOP|U_CPU|seq [2] & (!\U_TOP|U_CPU|seq [1] & !\U_TOP|U_CPU|seq [0])) # (!\U_TOP|U_CPU|seq [2] & (\U_TOP|U_CPU|seq [1]))))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~11 .lut_mask = 16'h4048;
defparam \U_TOP|U_CPU|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~13 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~13_combout  = (\U_TOP|U_CPU|seq [1] & (!\U_TOP|U_CPU|if_code[0]~13_combout  & ((\U_TOP|U_CPU|always12~1_combout )))) # (!\U_TOP|U_CPU|seq [1] & (((\U_TOP|U_CPU|Equal2~3_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[0]~13_combout ),
	.datab(\U_TOP|U_CPU|Equal2~3_combout ),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|always12~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~13 .lut_mask = 16'h5C0C;
defparam \U_TOP|U_CPU|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector5~14 (
// Equation(s):
// \U_TOP|U_CPU|Selector5~14_combout  = (\U_TOP|U_CPU|state [1] & ((\U_TOP|U_CPU|Selector5~11_combout ) # ((\U_TOP|U_CPU|Selector5~13_combout  & \U_TOP|U_CPU|Selector5~12_combout ))))

	.dataa(\U_TOP|U_CPU|Selector5~11_combout ),
	.datab(\U_TOP|U_CPU|state [1]),
	.datac(\U_TOP|U_CPU|Selector5~13_combout ),
	.datad(\U_TOP|U_CPU|Selector5~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector5~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector5~14 .lut_mask = 16'hC888;
defparam \U_TOP|U_CPU|Selector5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector4~5 (
// Equation(s):
// \U_TOP|U_CPU|Selector4~5_combout  = (\U_TOP|U_CPU|Selector4~4_combout ) # ((\U_TOP|U_CPU|Selector4~1_combout  & ((\U_TOP|U_CPU|Selector5~10_combout ) # (\U_TOP|U_CPU|Selector5~14_combout ))))

	.dataa(\U_TOP|U_CPU|Selector5~10_combout ),
	.datab(\U_TOP|U_CPU|Selector4~1_combout ),
	.datac(\U_TOP|U_CPU|Selector4~4_combout ),
	.datad(\U_TOP|U_CPU|Selector5~14_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector4~5 .lut_mask = 16'hFCF8;
defparam \U_TOP|U_CPU|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \U_TOP|U_CPU|state[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|Selector4~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|state[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~62 (
// Equation(s):
// \U_TOP|U_CPU|pc~62_combout  = (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|Selector9~1_combout  & (\U_TOP|U_CPU|Add1~0_combout )) # (!\U_TOP|U_CPU|Selector9~1_combout  & ((\U_TOP|U_CPU|pc [0]))))) # (!\U_TOP|U_CACHE|always6~3_combout  & 
// (((\U_TOP|U_CPU|pc [0]))))

	.dataa(\U_TOP|U_CPU|Add1~0_combout ),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CPU|pc [0]),
	.datad(\U_TOP|U_CPU|Selector9~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~62 .lut_mask = 16'hB8F0;
defparam \U_TOP|U_CPU|pc~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~63 (
// Equation(s):
// \U_TOP|U_CPU|pc~63_combout  = (\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|always6~4_combout  & ((\U_TOP|U_CPU|Add0~0_combout ))) # (!\U_TOP|U_CPU|always6~4_combout  & (\U_TOP|U_CPU|pc~62_combout )))) # (!\U_TOP|U_CACHE|always6~3_combout  & 
// (\U_TOP|U_CPU|pc~62_combout ))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(\U_TOP|U_CPU|pc~62_combout ),
	.datac(\U_TOP|U_CPU|always6~4_combout ),
	.datad(\U_TOP|U_CPU|Add0~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~63_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~63 .lut_mask = 16'hEC4C;
defparam \U_TOP|U_CPU|pc~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
fiftyfivenm_lcell_comb \U_TOP|U_CPU|pc~81 (
// Equation(s):
// \U_TOP|U_CPU|pc~81_combout  = (\U_TOP|U_CPU|pc~63_combout  & ((\U_TOP|U_CPU|state [0]) # ((!\U_TOP|U_CACHE|always6~3_combout ) # (!\U_TOP|U_CPU|Decoder3~1_combout ))))

	.dataa(\U_TOP|U_CPU|state [0]),
	.datab(\U_TOP|U_CPU|pc~63_combout ),
	.datac(\U_TOP|U_CPU|Decoder3~1_combout ),
	.datad(\U_TOP|U_CACHE|always6~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|pc~81_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|pc~81 .lut_mask = 16'h8CCC;
defparam \U_TOP|U_CPU|pc~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \U_TOP|U_CPU|pc[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|pc~81_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|pc[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_hit_dphase_addr~2 (
// Equation(s):
// \U_TOP|U_CACHE|if_hit_dphase_addr~2_combout  = (\U_TOP|U_CPU|pc [0] & \U_TOP|U_CACHE|always0~9_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|pc [0]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|always0~9_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_hit_dphase_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit_dphase_addr~2 .lut_mask = 16'hCC00;
defparam \U_TOP|U_CACHE|if_hit_dphase_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \U_TOP|U_CACHE|if_hit_dphase_addr[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_hit_dphase_addr~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|IF_RDY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_hit_dphase_addr[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_hit_dphase_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \U_TOP|U_CACHE|ic_d[17] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [17]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[17] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \U_TOP|U_CACHE|ic_d[25] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [1]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[25] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~21 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~21_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (\U_TOP|U_CACHE|if_hit_dphase_addr [1])) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|if_hit_dphase_addr [1] & ((\U_TOP|U_CACHE|ic_d [25]))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & (\U_TOP|U_CACHE|ic_d [17]))))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [17]),
	.datad(\U_TOP|U_CACHE|ic_d [25]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~21 .lut_mask = 16'hDC98;
defparam \U_TOP|U_CPU|if_code[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \U_TOP|U_CACHE|ic_d[21] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [21]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[21] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \U_TOP|U_CACHE|ic_d[29] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_rxd [5]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[29] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~22 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~22_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CPU|if_code[1]~21_combout  & ((\U_TOP|U_CACHE|ic_d [29]))) # (!\U_TOP|U_CPU|if_code[1]~21_combout  & (\U_TOP|U_CACHE|ic_d [21])))) # 
// (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (\U_TOP|U_CPU|if_code[1]~21_combout ))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CPU|if_code[1]~21_combout ),
	.datac(\U_TOP|U_CACHE|ic_d [21]),
	.datad(\U_TOP|U_CACHE|ic_d [29]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~22 .lut_mask = 16'hEC64;
defparam \U_TOP|U_CPU|if_code[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[13]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[13]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [13]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[13]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \U_TOP|U_CACHE|ic_d[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \U_TOP|U_CACHE|ic_d[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [1]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|ic_d[5]~feeder (
// Equation(s):
// \U_TOP|U_CACHE|ic_d[5]~feeder_combout  = \U_TOP|U_CACHE|bus_pend_rdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|ic_d[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[5]~feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_CACHE|ic_d[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \U_TOP|U_CACHE|ic_d[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|ic_d[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[5] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~14 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~14_combout  = (\U_TOP|U_CACHE|if_hit_dphase_addr [0] & ((\U_TOP|U_CACHE|if_hit_dphase_addr [1]) # ((\U_TOP|U_CACHE|ic_d [5])))) # (!\U_TOP|U_CACHE|if_hit_dphase_addr [0] & (!\U_TOP|U_CACHE|if_hit_dphase_addr [1] & 
// (\U_TOP|U_CACHE|ic_d [1])))

	.dataa(\U_TOP|U_CACHE|if_hit_dphase_addr [0]),
	.datab(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|ic_d [1]),
	.datad(\U_TOP|U_CACHE|ic_d [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~14 .lut_mask = 16'hBA98;
defparam \U_TOP|U_CPU|if_code[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \U_TOP|U_CACHE|ic_d[9] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_CACHE|bus_pend_rdata [9]),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_CACHE|always5~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|ic_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|ic_d[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|ic_d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~15 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~15_combout  = (\U_TOP|U_CPU|if_code[1]~14_combout  & ((\U_TOP|U_CACHE|ic_d [13]) # ((!\U_TOP|U_CACHE|if_hit_dphase_addr [1])))) # (!\U_TOP|U_CPU|if_code[1]~14_combout  & (((\U_TOP|U_CACHE|ic_d [9] & 
// \U_TOP|U_CACHE|if_hit_dphase_addr [1]))))

	.dataa(\U_TOP|U_CACHE|ic_d [13]),
	.datab(\U_TOP|U_CPU|if_code[1]~14_combout ),
	.datac(\U_TOP|U_CACHE|ic_d [9]),
	.datad(\U_TOP|U_CACHE|if_hit_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~15 .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CPU|if_code[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~16 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~16_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_RAM|qspi_rxd [1]) # ((\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|bus_pend_rdata [17] & 
// !\U_TOP|U_CACHE|if_mis_dphase_addr [0]))))

	.dataa(\U_TOP|U_RAM|qspi_rxd [1]),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [17]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~16 .lut_mask = 16'hCCB8;
defparam \U_TOP|U_CPU|if_code[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~17 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~17_combout  = (\U_TOP|U_CPU|if_code[1]~16_combout  & (((\U_TOP|U_RAM|qspi_rxd [5]) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CPU|if_code[1]~16_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [21] & 
// ((\U_TOP|U_CACHE|if_mis_dphase_addr [0]))))

	.dataa(\U_TOP|U_CPU|if_code[1]~16_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [21]),
	.datac(\U_TOP|U_RAM|qspi_rxd [5]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~17 .lut_mask = 16'hE4AA;
defparam \U_TOP|U_CPU|if_code[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~18 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~18_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|if_mis_dphase_addr [0])))) # (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|if_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|bus_pend_rdata [5]))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [1]))))

	.dataa(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|bus_pend_rdata [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [5]),
	.datad(\U_TOP|U_CACHE|if_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~18 .lut_mask = 16'hFA44;
defparam \U_TOP|U_CPU|if_code[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~19 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~19_combout  = (\U_TOP|U_CACHE|if_mis_dphase_addr [1] & ((\U_TOP|U_CPU|if_code[1]~18_combout  & ((\U_TOP|U_CACHE|bus_pend_rdata [13]))) # (!\U_TOP|U_CPU|if_code[1]~18_combout  & (\U_TOP|U_CACHE|bus_pend_rdata [9])))) # 
// (!\U_TOP|U_CACHE|if_mis_dphase_addr [1] & (((\U_TOP|U_CPU|if_code[1]~18_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [9]),
	.datab(\U_TOP|U_CACHE|if_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CPU|if_code[1]~18_combout ),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [13]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~19 .lut_mask = 16'hF838;
defparam \U_TOP|U_CPU|if_code[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~20 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~20_combout  = (\U_TOP|U_CACHE|always5~0_combout  & (((\U_TOP|U_CPU|if_code[0]~3_combout )))) # (!\U_TOP|U_CACHE|always5~0_combout  & ((\U_TOP|U_CPU|if_code[0]~3_combout  & (\U_TOP|U_CPU|if_code[1]~17_combout )) # 
// (!\U_TOP|U_CPU|if_code[0]~3_combout  & ((\U_TOP|U_CPU|if_code[1]~19_combout )))))

	.dataa(\U_TOP|U_CPU|if_code[1]~17_combout ),
	.datab(\U_TOP|U_CACHE|always5~0_combout ),
	.datac(\U_TOP|U_CPU|if_code[1]~19_combout ),
	.datad(\U_TOP|U_CPU|if_code[0]~3_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~20 .lut_mask = 16'hEE30;
defparam \U_TOP|U_CPU|if_code[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~23 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~23_combout  = (\U_TOP|U_CACHE|always5~0_combout  & ((\U_TOP|U_CPU|if_code[1]~20_combout  & (\U_TOP|U_CPU|if_code[1]~22_combout )) # (!\U_TOP|U_CPU|if_code[1]~20_combout  & ((\U_TOP|U_CPU|if_code[1]~15_combout ))))) # 
// (!\U_TOP|U_CACHE|always5~0_combout  & (((\U_TOP|U_CPU|if_code[1]~20_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[1]~22_combout ),
	.datab(\U_TOP|U_CPU|if_code[1]~15_combout ),
	.datac(\U_TOP|U_CACHE|always5~0_combout ),
	.datad(\U_TOP|U_CPU|if_code[1]~20_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~23 .lut_mask = 16'hAFC0;
defparam \U_TOP|U_CPU|if_code[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \U_TOP|U_CPU|if_code_keep[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|if_code_keep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code_keep[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|if_code_keep[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|if_code[1]~24 (
// Equation(s):
// \U_TOP|U_CPU|if_code[1]~24_combout  = (!\U_TOP|U_CPU|if_code[0]~0_combout  & ((\U_TOP|U_CPU|if_code~12_combout  & (!\U_TOP|U_CPU|if_code[1]~23_combout )) # (!\U_TOP|U_CPU|if_code~12_combout  & ((\U_TOP|U_CPU|if_code_keep [1])))))

	.dataa(\U_TOP|U_CPU|if_code[1]~23_combout ),
	.datab(\U_TOP|U_CPU|if_code~12_combout ),
	.datac(\U_TOP|U_CPU|if_code_keep [1]),
	.datad(\U_TOP|U_CPU|if_code[0]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|if_code[1]~24 .lut_mask = 16'h0074;
defparam \U_TOP|U_CPU|if_code[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector3~3 (
// Equation(s):
// \U_TOP|U_CPU|Selector3~3_combout  = (\U_TOP|U_CPU|Selector1~3_combout ) # ((!\U_TOP|U_CPU|if_code[1]~24_combout  & (\U_TOP|U_CPU|Selector1~0_combout  & \U_TOP|U_CPU|if_code[3]~46_combout )))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(\U_TOP|U_CPU|Selector1~0_combout ),
	.datac(\U_TOP|U_CPU|Selector1~3_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector3~3 .lut_mask = 16'hF4F0;
defparam \U_TOP|U_CPU|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \U_TOP|U_CPU|state[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|state[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector0~3 (
// Equation(s):
// \U_TOP|U_CPU|Selector0~3_combout  = (!\U_TOP|U_CPU|state [0] & ((\U_TOP|U_CPU|Selector5~13_combout ) # (\U_TOP|U_CPU|seq [1] $ (!\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CPU|Selector5~13_combout ),
	.datab(\U_TOP|U_CPU|state [0]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector0~3 .lut_mask = 16'h3223;
defparam \U_TOP|U_CPU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector0~4 (
// Equation(s):
// \U_TOP|U_CPU|Selector0~4_combout  = (\U_TOP|U_CPU|state [4] & (((\U_TOP|U_CPU|Selector0~3_combout ) # (\U_TOP|U_CPU|seq [2])) # (!\U_TOP|U_CPU|state [1])))

	.dataa(\U_TOP|U_CPU|state [1]),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|Selector0~3_combout ),
	.datad(\U_TOP|U_CPU|seq [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector0~4 .lut_mask = 16'hCCC4;
defparam \U_TOP|U_CPU|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector0~0 (
// Equation(s):
// \U_TOP|U_CPU|Selector0~0_combout  = (!\U_TOP|U_CPU|seq [1] & ((\U_TOP|U_CPU|seq [0] & (!\U_TOP|U_CPU|Equal2~3_combout )) # (!\U_TOP|U_CPU|seq [0] & ((\U_TOP|U_CPU|state [4])))))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|seq [0]),
	.datac(\U_TOP|U_CPU|Equal2~3_combout ),
	.datad(\U_TOP|U_CPU|state [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector0~0 .lut_mask = 16'h1504;
defparam \U_TOP|U_CPU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector0~1 (
// Equation(s):
// \U_TOP|U_CPU|Selector0~1_combout  = (\U_TOP|U_CPU|Selector5~15_combout  & (\U_TOP|U_CPU|if_code[3]~46_combout  & ((!\U_TOP|U_CPU|if_code[2]~35_combout ) # (!\U_TOP|U_CPU|if_code[1]~24_combout ))))

	.dataa(\U_TOP|U_CPU|if_code[1]~24_combout ),
	.datab(\U_TOP|U_CPU|Selector5~15_combout ),
	.datac(\U_TOP|U_CPU|if_code[2]~35_combout ),
	.datad(\U_TOP|U_CPU|if_code[3]~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector0~1 .lut_mask = 16'h4C00;
defparam \U_TOP|U_CPU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Selector0~2 (
// Equation(s):
// \U_TOP|U_CPU|Selector0~2_combout  = (\U_TOP|U_CPU|Selector0~0_combout ) # ((\U_TOP|U_CPU|seq [2]) # ((!\U_TOP|U_CPU|state [4] & !\U_TOP|U_CPU|Selector0~1_combout )))

	.dataa(\U_TOP|U_CPU|Selector0~0_combout ),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|Selector0~1_combout ),
	.datad(\U_TOP|U_CPU|seq [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Selector0~2 .lut_mask = 16'hFFAB;
defparam \U_TOP|U_CPU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq[0]~0 (
// Equation(s):
// \U_TOP|U_CPU|seq[0]~0_combout  = (!\U_TOP|U_CPU|seq [3] & (((!\U_TOP|U_CPU|seq [1] & !\U_TOP|U_CPU|seq [0])) # (!\U_TOP|U_CPU|seq [2])))

	.dataa(\U_TOP|U_CPU|seq [1]),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_CPU|seq [0]),
	.datad(\U_TOP|U_CPU|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[0]~0 .lut_mask = 16'h0037;
defparam \U_TOP|U_CPU|seq[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq[0]~1 (
// Equation(s):
// \U_TOP|U_CPU|seq[0]~1_combout  = (\U_TOP|U_CPU|seq[0]~0_combout  & ((\U_TOP|U_CPU|state [1] & (\U_TOP|U_CPU|state [4] & \U_TOP|U_CPU|state [2])) # (!\U_TOP|U_CPU|state [1] & ((!\U_TOP|U_CPU|state [2])))))

	.dataa(\U_TOP|U_CPU|state [1]),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|state [2]),
	.datad(\U_TOP|U_CPU|seq[0]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[0]~1 .lut_mask = 16'h8500;
defparam \U_TOP|U_CPU|seq[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq[0]~2 (
// Equation(s):
// \U_TOP|U_CPU|seq[0]~2_combout  = (!\U_TOP|U_CPU|Selector0~4_combout  & (\U_TOP|U_CPU|seq[0]~1_combout  & ((!\U_TOP|U_CPU|state [0]) # (!\U_TOP|U_CPU|Selector0~2_combout ))))

	.dataa(\U_TOP|U_CPU|Selector0~4_combout ),
	.datab(\U_TOP|U_CPU|Selector0~2_combout ),
	.datac(\U_TOP|U_CPU|state [0]),
	.datad(\U_TOP|U_CPU|seq[0]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[0]~2 .lut_mask = 16'h1500;
defparam \U_TOP|U_CPU|seq[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq~8 (
// Equation(s):
// \U_TOP|U_CPU|seq~8_combout  = (\U_TOP|U_CACHE|always6~3_combout  & (\U_TOP|U_CPU|seq[0]~2_combout  & (\U_TOP|U_CPU|seq [1] $ (\U_TOP|U_CPU|seq [0])))) # (!\U_TOP|U_CACHE|always6~3_combout  & ((\U_TOP|U_CPU|seq [1] $ (\U_TOP|U_CPU|seq [0]))))

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(\U_TOP|U_CPU|seq[0]~2_combout ),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq~8 .lut_mask = 16'h0DD0;
defparam \U_TOP|U_CPU|seq~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N31
dffeas \U_TOP|U_CPU|seq[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|seq~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CPU|seq[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|seq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[1] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|seq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_CPU|Add10~0 (
// Equation(s):
// \U_TOP|U_CPU|Add10~0_combout  = \U_TOP|U_CPU|seq [2] $ (((\U_TOP|U_CPU|seq [1] & \U_TOP|U_CPU|seq [0])))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|seq [2]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|Add10~0 .lut_mask = 16'h3CCC;
defparam \U_TOP|U_CPU|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_CPU|seq[2]~5 (
// Equation(s):
// \U_TOP|U_CPU|seq[2]~5_combout  = (\U_TOP|U_CPU|seq[0]~4_combout  & (\U_TOP|U_CPU|Add10~0_combout  & (!\U_TOP|U_CPU|always11~0_combout ))) # (!\U_TOP|U_CPU|seq[0]~4_combout  & (((\U_TOP|U_CPU|seq [2]))))

	.dataa(\U_TOP|U_CPU|Add10~0_combout ),
	.datab(\U_TOP|U_CPU|always11~0_combout ),
	.datac(\U_TOP|U_CPU|seq [2]),
	.datad(\U_TOP|U_CPU|seq[0]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CPU|seq[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[2]~5 .lut_mask = 16'h22F0;
defparam \U_TOP|U_CPU|seq[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N1
dffeas \U_TOP|U_CPU|seq[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CPU|seq[2]~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CPU|seq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CPU|seq[2] .is_wysiwyg = "true";
defparam \U_TOP|U_CPU|seq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|Equal2~0 (
// Equation(s):
// \U_TOP|U_UART|Equal2~0_combout  = (!\U_TOP|U_CPU|state [4] & (\U_TOP|U_CPU|seq [0] & (\U_TOP|U_CPU|seq [2] $ (\U_TOP|U_CPU|seq [1]))))

	.dataa(\U_TOP|U_CPU|seq [2]),
	.datab(\U_TOP|U_CPU|state [4]),
	.datac(\U_TOP|U_CPU|seq [1]),
	.datad(\U_TOP|U_CPU|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|Equal2~0 .lut_mask = 16'h1200;
defparam \U_TOP|U_UART|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|txd_aphase~2 (
// Equation(s):
// \U_TOP|U_UART|txd_aphase~2_combout  = (\U_TOP|U_UART|txd_aphase~1_combout  & (((\U_TOP|U_CPU|state [2]) # (!\U_TOP|U_CPU|WideOr22~0_combout )) # (!\U_TOP|U_UART|Equal2~0_combout )))

	.dataa(\U_TOP|U_UART|Equal2~0_combout ),
	.datab(\U_TOP|U_CPU|state [2]),
	.datac(\U_TOP|U_CPU|WideOr22~0_combout ),
	.datad(\U_TOP|U_UART|txd_aphase~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|txd_aphase~2 .lut_mask = 16'hDF00;
defparam \U_TOP|U_UART|txd_aphase~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|txd_dphase~0 (
// Equation(s):
// \U_TOP|U_UART|txd_dphase~0_combout  = (\U_TOP|U_UART|txd_aphase~2_combout ) # ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout  & (\U_TOP|U_UART|txd_dphase~q  & \U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q )))

	.dataa(\U_TOP|U_UART|txd_aphase~2_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.datac(\U_TOP|U_UART|txd_dphase~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|txd_dphase~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|txd_dphase~0 .lut_mask = 16'hEAAA;
defparam \U_TOP|U_UART|txd_dphase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \U_TOP|U_UART|txd_dphase (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|txd_dphase~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|txd_dphase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|txd_dphase .is_wysiwyg = "true";
defparam \U_TOP|U_UART|txd_dphase .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|IO_RDY~2 (
// Equation(s):
// \U_TOP|U_UART|IO_RDY~2_combout  = (!\U_TOP|U_UART|txd_dphase~q  & (((\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ) # (!\U_TOP|U_UART|rxd_dphase~q )) # (!\U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout )))

	.dataa(\U_TOP|U_UART|txd_dphase~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout ),
	.datac(\U_TOP|U_UART|rxd_dphase~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|IO_RDY~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|IO_RDY~2 .lut_mask = 16'h5515;
defparam \U_TOP|U_UART|IO_RDY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|always6~3 (
// Equation(s):
// \U_TOP|U_CACHE|always6~3_combout  = (!\U_TOP|U_CACHE|if_mis_req_pend~q  & (\U_TOP|U_CACHE|bus_rdy~combout  & ((\U_TOP|U_UART|IO_RDY~2_combout ) # (\U_TOP|U_UART|we~0_combout ))))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datac(\U_TOP|U_UART|IO_RDY~2_combout ),
	.datad(\U_TOP|U_UART|we~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|always6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|always6~3 .lut_mask = 16'h4440;
defparam \U_TOP|U_CACHE|always6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~9 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~9_combout  = (!\U_TOP|U_CACHE|always0~8_combout  & ((\U_TOP|U_CPU|Selector5~9_combout ) # (\U_TOP|U_CPU|Selector5~19_combout )))

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|Selector5~9_combout ),
	.datac(\U_TOP|U_CACHE|always0~8_combout ),
	.datad(\U_TOP|U_CPU|Selector5~19_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~9 .lut_mask = 16'h0F0C;
defparam \U_TOP|U_CACHE|bus_count[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~10 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~10_combout  = (!\U_TOP|U_CACHE|if_mis_req_pend~q  & (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & ((!\U_TOP|U_CACHE|bus_count[2]~9_combout ) # (!\U_TOP|U_CACHE|always6~3_combout ))))

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_CACHE|always6~3_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~9_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~10 .lut_mask = 16'h0105;
defparam \U_TOP|U_CACHE|bus_count[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_REQ~0 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_REQ~0_combout  = ((!\U_TOP|U_CACHE|Equal26~0_combout  & !\U_TOP|U_CACHE|BUS_ADDR~0_combout )) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|Equal26~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.datad(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_REQ~0 .lut_mask = 16'h0F3F;
defparam \U_TOP|U_CACHE|BUS_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.100~2 (
// Equation(s):
// \U_TOP|U_RAM|state.100~2_combout  = (\U_TOP|U_RAM|state.010~q ) # ((\U_TOP|U_RAM|Decoder0~0_combout  & ((\U_TOP|U_RAM|state.101~q ) # (\U_TOP|U_RAM|state.011~q ))))

	.dataa(\U_TOP|U_RAM|state.010~q ),
	.datab(\U_TOP|U_RAM|state.101~q ),
	.datac(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.100~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.100~2 .lut_mask = 16'hFAEA;
defparam \U_TOP|U_RAM|state.100~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.100~3 (
// Equation(s):
// \U_TOP|U_RAM|state.100~3_combout  = (\U_TOP|U_CACHE|BUS_REQ~0_combout  & (\U_TOP|U_RAM|BUS_RDY~q  & (!\U_TOP|U_CACHE|BUS_WRITE~1_combout  & \U_TOP|U_RAM|state.100~2_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_REQ~0_combout ),
	.datab(\U_TOP|U_RAM|BUS_RDY~q ),
	.datac(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.datad(\U_TOP|U_RAM|state.100~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.100~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.100~3 .lut_mask = 16'h0800;
defparam \U_TOP|U_RAM|state.100~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.100~5 (
// Equation(s):
// \U_TOP|U_RAM|state.100~5_combout  = (!\U_TOP|U_RAM|Equal0~10_combout  & (\U_TOP|U_RAM|bus_ready_clr~0_combout  & (!\U_TOP|U_CACHE|BUS_WRITE~1_combout  & \U_TOP|U_RAM|Decoder0~1_combout )))

	.dataa(\U_TOP|U_RAM|Equal0~10_combout ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.datad(\U_TOP|U_RAM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.100~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.100~5 .lut_mask = 16'h0400;
defparam \U_TOP|U_RAM|state.100~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|state.100~4 (
// Equation(s):
// \U_TOP|U_RAM|state.100~4_combout  = (\U_TOP|U_RAM|Selector11~11_combout  & ((\U_TOP|U_RAM|state.100~3_combout ) # ((\U_TOP|U_RAM|state.100~5_combout  & \U_TOP|U_RAM|state.100~q )))) # (!\U_TOP|U_RAM|Selector11~11_combout  & (((\U_TOP|U_RAM|state.100~q 
// ))))

	.dataa(\U_TOP|U_RAM|state.100~3_combout ),
	.datab(\U_TOP|U_RAM|state.100~5_combout ),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Selector11~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|state.100~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|state.100~4 .lut_mask = 16'hEAF0;
defparam \U_TOP|U_RAM|state.100~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N27
dffeas \U_TOP|U_RAM|state.100 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|state.100~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|state.100 .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|state.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector18~1 (
// Equation(s):
// \U_TOP|U_RAM|Selector18~1_combout  = (\U_TOP|U_RAM|state.100~q  & \U_TOP|U_RAM|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector18~1 .lut_mask = 16'hF000;
defparam \U_TOP|U_RAM|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|BUS_RDY~2 (
// Equation(s):
// \U_TOP|U_RAM|BUS_RDY~2_combout  = (\U_TOP|U_RAM|BUS_RDY~q  & (((!\U_TOP|U_RAM|Selector18~1_combout  & !\U_TOP|U_RAM|Selector18~0_combout )) # (!\U_TOP|U_CACHE|BUS_REQ~0_combout )))

	.dataa(\U_TOP|U_RAM|Selector18~1_combout ),
	.datab(\U_TOP|U_RAM|Selector18~0_combout ),
	.datac(\U_TOP|U_RAM|BUS_RDY~q ),
	.datad(\U_TOP|U_CACHE|BUS_REQ~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|BUS_RDY~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|BUS_RDY~2 .lut_mask = 16'h10F0;
defparam \U_TOP|U_RAM|BUS_RDY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|BUS_RDY~3 (
// Equation(s):
// \U_TOP|U_RAM|BUS_RDY~3_combout  = (\U_TOP|U_RAM|state.100~q  & (((\U_TOP|U_RAM|Decoder0~6_combout )))) # (!\U_TOP|U_RAM|state.100~q  & (\U_TOP|U_RAM|BUS_RDY~0_combout  & ((\U_TOP|U_RAM|Decoder0~7_combout ))))

	.dataa(\U_TOP|U_RAM|BUS_RDY~0_combout ),
	.datab(\U_TOP|U_RAM|Decoder0~6_combout ),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|BUS_RDY~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|BUS_RDY~3 .lut_mask = 16'hCAC0;
defparam \U_TOP|U_RAM|BUS_RDY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|BUS_RDY~1 (
// Equation(s):
// \U_TOP|U_RAM|BUS_RDY~1_combout  = ((!\U_TOP|U_RAM|state.010~q  & ((!\U_TOP|U_RAM|state.011~q ) # (!\U_TOP|U_RAM|Decoder0~0_combout )))) # (!\U_TOP|U_RAM|bus_ready_clr~0_combout )

	.dataa(\U_TOP|U_RAM|state.010~q ),
	.datab(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datac(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|BUS_RDY~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|BUS_RDY~1 .lut_mask = 16'h3777;
defparam \U_TOP|U_RAM|BUS_RDY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|BUS_RDY~4 (
// Equation(s):
// \U_TOP|U_RAM|BUS_RDY~4_combout  = (\U_TOP|U_RAM|BUS_RDY~2_combout  & ((\U_TOP|U_RAM|BUS_RDY~1_combout ) # ((\U_TOP|U_RAM|BUS_RDY~3_combout  & !\U_TOP|U_RAM|BUS_RDY~q )))) # (!\U_TOP|U_RAM|BUS_RDY~2_combout  & (\U_TOP|U_RAM|BUS_RDY~3_combout  & 
// (!\U_TOP|U_RAM|BUS_RDY~q )))

	.dataa(\U_TOP|U_RAM|BUS_RDY~2_combout ),
	.datab(\U_TOP|U_RAM|BUS_RDY~3_combout ),
	.datac(\U_TOP|U_RAM|BUS_RDY~q ),
	.datad(\U_TOP|U_RAM|BUS_RDY~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|BUS_RDY~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|BUS_RDY~4 .lut_mask = 16'hAE0C;
defparam \U_TOP|U_RAM|BUS_RDY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N1
dffeas \U_TOP|U_RAM|BUS_RDY (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|BUS_RDY~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|BUS_RDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|BUS_RDY .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|BUS_RDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_rdy (
// Equation(s):
// \U_TOP|U_CACHE|bus_rdy~combout  = (\U_TOP|U_RAM|BUS_RDY~q  & (!\U_TOP|U_CACHE|bus_count [2] & (!\U_TOP|U_CACHE|bus_count [1] & !\U_TOP|U_CACHE|bus_count [0])))

	.dataa(\U_TOP|U_RAM|BUS_RDY~q ),
	.datab(\U_TOP|U_CACHE|bus_count [2]),
	.datac(\U_TOP|U_CACHE|bus_count [1]),
	.datad(\U_TOP|U_CACHE|bus_count [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_rdy~combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_rdy .lut_mask = 16'h0002;
defparam \U_TOP|U_CACHE|bus_rdy .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout  = (\U_TOP|U_CACHE|bus_rdy~combout  & ((\U_TOP|U_CACHE|if_mis_req_pend~q ) # ((\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CACHE|if_mis_req~0_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_rdy~combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0 .lut_mask = 16'hAA80;
defparam \U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|if_mis_req_pend~0 (
// Equation(s):
// \U_TOP|U_CACHE|if_mis_req_pend~0_combout  = (\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout  & ((\U_TOP|U_CACHE|always23~1_combout ))) # (!\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout  & (\U_TOP|U_CACHE|if_mis_req_pend~q ))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|if_mis_req_addr_pend[11]~0_combout ),
	.datac(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datad(\U_TOP|U_CACHE|always23~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|if_mis_req_pend~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_pend~0 .lut_mask = 16'hFC30;
defparam \U_TOP|U_CACHE|if_mis_req_pend~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \U_TOP|U_CACHE|if_mis_req_pend (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|if_mis_req_pend~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|if_mis_req_pend .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|if_mis_req_pend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0_combout  = ((\U_TOP|U_CACHE|bus_count[2]~8_combout ) # ((!\U_TOP|U_CPU|Selector13~2_combout  & !\U_TOP|U_CPU|WideOr21~1_combout ))) # (!\U_TOP|U_CACHE|always6~3_combout )

	.dataa(\U_TOP|U_CACHE|always6~3_combout ),
	.datab(\U_TOP|U_CPU|Selector13~2_combout ),
	.datac(\U_TOP|U_CPU|WideOr21~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0 .lut_mask = 16'hFF57;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[2]~12 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[2]~12_combout  = ((!\U_TOP|U_CACHE|if_mis_req_pend~q  & (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0_combout  & !\U_TOP|U_CACHE|if_mis_req~0_combout ))) # (!\U_TOP|U_RAM|BUS_RDY~q )

	.dataa(\U_TOP|U_CACHE|if_mis_req_pend~q ),
	.datab(\U_TOP|U_RAM|BUS_RDY~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0_combout ),
	.datad(\U_TOP|U_CACHE|if_mis_req~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[2]~12 .lut_mask = 16'h3373;
defparam \U_TOP|U_CACHE|bus_count[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|bus_count[0]~13 (
// Equation(s):
// \U_TOP|U_CACHE|bus_count[0]~13_combout  = (\U_TOP|U_CACHE|bus_count [0] & ((\U_TOP|U_CACHE|bus_count[2]~11_combout ) # (!\U_TOP|U_CACHE|bus_count[2]~12_combout ))) # (!\U_TOP|U_CACHE|bus_count [0] & ((!\U_TOP|U_CACHE|bus_count[2]~11_combout )))

	.dataa(\U_TOP|U_CACHE|bus_count[2]~12_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|bus_count [0]),
	.datad(\U_TOP|U_CACHE|bus_count[2]~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|bus_count[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[0]~13 .lut_mask = 16'hF05F;
defparam \U_TOP|U_CACHE|bus_count[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N19
dffeas \U_TOP|U_CACHE|bus_count[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|bus_count[0]~13_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_count[0] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|Equal26~0 (
// Equation(s):
// \U_TOP|U_CACHE|Equal26~0_combout  = (!\U_TOP|U_CACHE|bus_count [0] & (!\U_TOP|U_CACHE|bus_count [1] & !\U_TOP|U_CACHE|bus_count [2]))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|bus_count [0]),
	.datac(\U_TOP|U_CACHE|bus_count [1]),
	.datad(\U_TOP|U_CACHE|bus_count [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|Equal26~0 .lut_mask = 16'h0003;
defparam \U_TOP|U_CACHE|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|bus_ready_clr~0 (
// Equation(s):
// \U_TOP|U_RAM|bus_ready_clr~0_combout  = (\U_TOP|U_RAM|BUS_RDY~q  & (((!\U_TOP|U_CACHE|Equal26~0_combout  & !\U_TOP|U_CACHE|BUS_ADDR~0_combout )) # (!\U_TOP|U_CACHE|bus_count[2]~10_combout )))

	.dataa(\U_TOP|U_CACHE|Equal26~0_combout ),
	.datab(\U_TOP|U_RAM|BUS_RDY~q ),
	.datac(\U_TOP|U_CACHE|BUS_ADDR~0_combout ),
	.datad(\U_TOP|U_CACHE|bus_count[2]~10_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|bus_ready_clr~0 .lut_mask = 16'h04CC;
defparam \U_TOP|U_RAM|bus_ready_clr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|req_wrte~0 (
// Equation(s):
// \U_TOP|U_RAM|req_wrte~0_combout  = (\U_TOP|U_RAM|bus_ready_clr~0_combout  & \U_TOP|U_CACHE|BUS_WRITE~1_combout )

	.dataa(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|BUS_WRITE~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|req_wrte~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|req_wrte~0 .lut_mask = 16'hAA00;
defparam \U_TOP|U_RAM|req_wrte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector13~4 (
// Equation(s):
// \U_TOP|U_RAM|Selector13~4_combout  = (\U_TOP|U_RAM|state.101~q  & (\U_TOP|U_RAM|Decoder0~0_combout  & ((!\U_TOP|U_RAM|Equal0~10_combout ) # (!\U_TOP|U_RAM|req_wrte~0_combout ))))

	.dataa(\U_TOP|U_RAM|req_wrte~0_combout ),
	.datab(\U_TOP|U_RAM|state.101~q ),
	.datac(\U_TOP|U_RAM|Equal0~10_combout ),
	.datad(\U_TOP|U_RAM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector13~4 .lut_mask = 16'h4C00;
defparam \U_TOP|U_RAM|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|QSPI_CS_N~0 (
// Equation(s):
// \U_TOP|U_RAM|QSPI_CS_N~0_combout  = (\U_TOP|U_RAM|bus_ready_clr~0_combout  & ((\U_TOP|U_RAM|Selector13~4_combout ) # ((\U_TOP|U_RAM|Selector18~1_combout  & !\U_TOP|U_RAM|always15~2_combout ))))

	.dataa(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.datab(\U_TOP|U_RAM|Selector13~4_combout ),
	.datac(\U_TOP|U_RAM|Selector18~1_combout ),
	.datad(\U_TOP|U_RAM|always15~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|QSPI_CS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_CS_N~0 .lut_mask = 16'h88A8;
defparam \U_TOP|U_RAM|QSPI_CS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|QSPI_CS_N~1 (
// Equation(s):
// \U_TOP|U_RAM|QSPI_CS_N~1_combout  = ((\U_TOP|U_RAM|Decoder0~0_combout  & \U_TOP|U_RAM|state.011~q )) # (!\U_TOP|U_RAM|QSPI_CS_N~q )

	.dataa(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datab(\U_TOP|U_RAM|QSPI_CS_N~q ),
	.datac(\U_TOP|U_RAM|state.011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|QSPI_CS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_CS_N~1 .lut_mask = 16'hB3B3;
defparam \U_TOP|U_RAM|QSPI_CS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~2 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~2_combout  = (!\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|seq [0] & (!\U_TOP|U_RAM|seq [2] & !\U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [1]),
	.datab(\U_TOP|U_RAM|seq [0]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~2 .lut_mask = 16'h0001;
defparam \U_TOP|U_RAM|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|QSPI_CS_N~2 (
// Equation(s):
// \U_TOP|U_RAM|QSPI_CS_N~2_combout  = (\U_TOP|U_RAM|QSPI_CS_N~0_combout  & (\U_TOP|U_RAM|BUS_RDY~0_combout  & ((\U_TOP|U_RAM|Decoder0~2_combout )))) # (!\U_TOP|U_RAM|QSPI_CS_N~0_combout  & (((\U_TOP|U_RAM|BUS_RDY~0_combout  & \U_TOP|U_RAM|Decoder0~2_combout 
// )) # (!\U_TOP|U_RAM|QSPI_CS_N~1_combout )))

	.dataa(\U_TOP|U_RAM|QSPI_CS_N~0_combout ),
	.datab(\U_TOP|U_RAM|BUS_RDY~0_combout ),
	.datac(\U_TOP|U_RAM|QSPI_CS_N~1_combout ),
	.datad(\U_TOP|U_RAM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|QSPI_CS_N~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_CS_N~2 .lut_mask = 16'hCD05;
defparam \U_TOP|U_RAM|QSPI_CS_N~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N25
dffeas \U_TOP|U_RAM|QSPI_CS_N (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|QSPI_CS_N~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|QSPI_CS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_CS_N .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|QSPI_CS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N26
fiftyfivenm_lcell_comb \U_TOP|QSPI_CS_E (
// Equation(s):
// \U_TOP|QSPI_CS_E~combout  = (!\U_TOP|U_RAM|QSPI_CS_N~q ) # (!\RES_N~input_o )

	.dataa(\RES_N~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|QSPI_CS_N~q ),
	.cin(gnd),
	.combout(\U_TOP|QSPI_CS_E~combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|QSPI_CS_E .lut_mask = 16'h55FF;
defparam \U_TOP|QSPI_CS_E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector22~1 (
// Equation(s):
// \U_TOP|U_RAM|Selector22~1_combout  = (!\U_TOP|U_RAM|seq [2] & (!\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|state.101~q  & !\U_TOP|U_RAM|seq [0])))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|state.101~q ),
	.datad(\U_TOP|U_RAM|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector22~1 .lut_mask = 16'h0010;
defparam \U_TOP|U_RAM|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector22~2 (
// Equation(s):
// \U_TOP|U_RAM|Selector22~2_combout  = (\U_TOP|U_RAM|Selector22~1_combout  & (((\U_TOP|U_RAM|req_wrte~0_combout  & \U_TOP|U_RAM|Equal0~10_combout )) # (!\U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|req_wrte~0_combout ),
	.datab(\U_TOP|U_RAM|seq [3]),
	.datac(\U_TOP|U_RAM|Equal0~10_combout ),
	.datad(\U_TOP|U_RAM|Selector22~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector22~2 .lut_mask = 16'hB300;
defparam \U_TOP|U_RAM|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_sckenb~0 (
// Equation(s):
// \U_TOP|U_RAM|qspi_sckenb~0_combout  = (\U_TOP|U_RAM|seq [0] & (\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|seq [3] & \U_TOP|U_RAM|always15~2_combout ))) # (!\U_TOP|U_RAM|seq [0] & (!\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [0]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [3]),
	.datad(\U_TOP|U_RAM|always15~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_sckenb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_sckenb~0 .lut_mask = 16'h8101;
defparam \U_TOP|U_RAM|qspi_sckenb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector22~0 (
// Equation(s):
// \U_TOP|U_RAM|Selector22~0_combout  = (\U_TOP|U_RAM|Decoder0~2_combout  & \U_TOP|U_RAM|state.011~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector22~0 .lut_mask = 16'hF000;
defparam \U_TOP|U_RAM|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_sckenb~1 (
// Equation(s):
// \U_TOP|U_RAM|qspi_sckenb~1_combout  = (\U_TOP|U_RAM|Selector22~0_combout ) # ((\U_TOP|U_RAM|state.100~q  & (!\U_TOP|U_RAM|seq [2] & \U_TOP|U_RAM|qspi_sckenb~0_combout )))

	.dataa(\U_TOP|U_RAM|state.100~q ),
	.datab(\U_TOP|U_RAM|seq [2]),
	.datac(\U_TOP|U_RAM|qspi_sckenb~0_combout ),
	.datad(\U_TOP|U_RAM|Selector22~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_sckenb~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_sckenb~1 .lut_mask = 16'hFF20;
defparam \U_TOP|U_RAM|qspi_sckenb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_sckenb~2 (
// Equation(s):
// \U_TOP|U_RAM|qspi_sckenb~2_combout  = (\U_TOP|U_RAM|seq [2]) # (((!\U_TOP|U_RAM|seq [1]) # (!\U_TOP|U_RAM|state.100~q )) # (!\U_TOP|U_RAM|seq [3]))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [3]),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|seq [1]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_sckenb~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_sckenb~2 .lut_mask = 16'hBFFF;
defparam \U_TOP|U_RAM|qspi_sckenb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_sckenb~3 (
// Equation(s):
// \U_TOP|U_RAM|qspi_sckenb~3_combout  = (\U_TOP|U_RAM|qspi_sckenb~q  & ((\U_TOP|U_RAM|qspi_sckenb~2_combout ) # ((\U_TOP|U_RAM|seq [0] & !\U_TOP|U_RAM|bus_ready_clr~0_combout ))))

	.dataa(\U_TOP|U_RAM|qspi_sckenb~2_combout ),
	.datab(\U_TOP|U_RAM|seq [0]),
	.datac(\U_TOP|U_RAM|qspi_sckenb~q ),
	.datad(\U_TOP|U_RAM|bus_ready_clr~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_sckenb~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_sckenb~3 .lut_mask = 16'hA0E0;
defparam \U_TOP|U_RAM|qspi_sckenb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|QSPI_SIO_E~2 (
// Equation(s):
// \U_TOP|U_RAM|QSPI_SIO_E~2_combout  = (!\U_TOP|U_RAM|Selector13~4_combout  & ((!\U_TOP|U_RAM|state.011~q ) # (!\U_TOP|U_RAM|Decoder0~0_combout )))

	.dataa(\U_TOP|U_RAM|Decoder0~0_combout ),
	.datab(\U_TOP|U_RAM|Selector13~4_combout ),
	.datac(\U_TOP|U_RAM|state.011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|QSPI_SIO_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E~2 .lut_mask = 16'h1313;
defparam \U_TOP|U_RAM|QSPI_SIO_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_sckenb~4 (
// Equation(s):
// \U_TOP|U_RAM|qspi_sckenb~4_combout  = (\U_TOP|U_RAM|Selector22~2_combout ) # ((\U_TOP|U_RAM|qspi_sckenb~1_combout ) # ((\U_TOP|U_RAM|qspi_sckenb~3_combout  & \U_TOP|U_RAM|QSPI_SIO_E~2_combout )))

	.dataa(\U_TOP|U_RAM|Selector22~2_combout ),
	.datab(\U_TOP|U_RAM|qspi_sckenb~1_combout ),
	.datac(\U_TOP|U_RAM|qspi_sckenb~3_combout ),
	.datad(\U_TOP|U_RAM|QSPI_SIO_E~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_sckenb~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_sckenb~4 .lut_mask = 16'hFEEE;
defparam \U_TOP|U_RAM|qspi_sckenb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N1
dffeas \U_TOP|U_RAM|qspi_sckenb (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_sckenb~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_sckenb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_sckenb .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_sckenb .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N1
dffeas \U_TOP|U_RAM|qspi_sckenb2 (
	.clk(!\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|qspi_sckenb~q ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_sckenb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_sckenb2 .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_sckenb2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N0
fiftyfivenm_lcell_comb \U_TOP|QSPI_SCK_E~0 (
// Equation(s):
// \U_TOP|QSPI_SCK_E~0_combout  = ((\U_TOP|U_RAM|qspi_sckenb~q  & (\U_TOP|U_RAM|qspi_sckenb2~q  & !\CLK~input_o ))) # (!\RES_N~input_o )

	.dataa(\U_TOP|U_RAM|qspi_sckenb~q ),
	.datab(\RES_N~input_o ),
	.datac(\U_TOP|U_RAM|qspi_sckenb2~q ),
	.datad(\CLK~input_o ),
	.cin(gnd),
	.combout(\U_TOP|QSPI_SCK_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|QSPI_SCK_E~0 .lut_mask = 16'h33B3;
defparam \U_TOP|QSPI_SCK_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector27~0 (
// Equation(s):
// \U_TOP|U_RAM|Selector27~0_combout  = (\U_TOP|U_RAM|state.100~q  & ((!\U_TOP|U_RAM|seq [2]) # (!\U_TOP|U_RAM|seq [1])))

	.dataa(\U_TOP|U_RAM|seq [1]),
	.datab(\U_TOP|U_RAM|state.100~q ),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|seq [2]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector27~0 .lut_mask = 16'h44CC;
defparam \U_TOP|U_RAM|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector27~1 (
// Equation(s):
// \U_TOP|U_RAM|Selector27~1_combout  = (!\U_TOP|U_RAM|seq [3] & (\U_TOP|U_RAM|seq [0] & ((\U_TOP|U_RAM|Selector27~0_combout ) # (\U_TOP|U_RAM|state.101~q ))))

	.dataa(\U_TOP|U_RAM|seq [3]),
	.datab(\U_TOP|U_RAM|Selector27~0_combout ),
	.datac(\U_TOP|U_RAM|state.101~q ),
	.datad(\U_TOP|U_RAM|seq [0]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector27~1 .lut_mask = 16'h5400;
defparam \U_TOP|U_RAM|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~3 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~3_combout  = (\U_TOP|U_RAM|seq [2] & (\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|seq [0] & !\U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [2]),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|seq [0]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~3 .lut_mask = 16'h0008;
defparam \U_TOP|U_RAM|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|WideOr1~0 (
// Equation(s):
// \U_TOP|U_RAM|WideOr1~0_combout  = (!\U_TOP|U_RAM|seq [3] & ((\U_TOP|U_RAM|seq [1]) # ((\U_TOP|U_RAM|seq [0]) # (\U_TOP|U_RAM|seq [2]))))

	.dataa(\U_TOP|U_RAM|seq [1]),
	.datab(\U_TOP|U_RAM|seq [0]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|WideOr1~0 .lut_mask = 16'h00FE;
defparam \U_TOP|U_RAM|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~12 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~12_combout  = (\U_TOP|U_RAM|state.011~q  & (!\U_TOP|U_RAM|WideOr1~0_combout  & ((!\U_TOP|U_RAM|Decoder0~3_combout ) # (!\U_TOP|U_RAM|state.101~q )))) # (!\U_TOP|U_RAM|state.011~q  & (((!\U_TOP|U_RAM|Decoder0~3_combout )) # 
// (!\U_TOP|U_RAM|state.101~q )))

	.dataa(\U_TOP|U_RAM|state.011~q ),
	.datab(\U_TOP|U_RAM|state.101~q ),
	.datac(\U_TOP|U_RAM|Decoder0~3_combout ),
	.datad(\U_TOP|U_RAM|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~12 .lut_mask = 16'h153F;
defparam \U_TOP|U_RAM|qspi_txd~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~13 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~13_combout  = (\U_TOP|U_RAM|qspi_txd~12_combout  & ((\U_TOP|U_RAM|Selector27~1_combout ) # ((\U_TOP|U_RAM|WideOr14~0_combout ) # (!\U_TOP|U_RAM|Decoder0~2_combout ))))

	.dataa(\U_TOP|U_RAM|Selector27~1_combout ),
	.datab(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datac(\U_TOP|U_RAM|WideOr14~0_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~13 .lut_mask = 16'hFB00;
defparam \U_TOP|U_RAM|qspi_txd~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~52 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~52_combout  = (\U_TOP|U_RAM|qspi_txd~13_combout  & ((!\U_TOP|U_RAM|state.011~q ) # (!\U_TOP|U_RAM|Decoder0~2_combout )))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|qspi_txd~13_combout ),
	.datac(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~52_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~52 .lut_mask = 16'h0CCC;
defparam \U_TOP|U_RAM|qspi_txd~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & \U_TOP|U_CACHE|dm_hit_dphase~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1 .lut_mask = 16'hF000;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  = (\U_TOP|U_CACHE|dm_mis_dphase~q  & (\U_TOP|U_CACHE|dm_hit_dphase~q  & (\U_TOP|U_CACHE|dm_mis_req~0_combout ))) # (!\U_TOP|U_CACHE|dm_mis_dphase~q  & 
// ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0_combout ) # ((\U_TOP|U_CACHE|dm_hit_dphase~q  & \U_TOP|U_CACHE|dm_mis_req~0_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase~q ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2 .lut_mask = 16'hD5C0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~3 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~3_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9_combout ) # ((\U_TOP|U_CACHE|dc_d [12] & 
// !\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout )))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (((\U_TOP|U_CACHE|dc_d [12] & !\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_update_data[12]~9_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [12]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~3 .lut_mask = 16'h88F8;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \U_TOP|U_CACHE|bus_pend_wdata[12] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[12] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[4]~1 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[4]~1_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [12] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|bus_wrte~q ),
	.datac(\U_TOP|U_CACHE|bus_pend_wdata [12]),
	.datad(\U_TOP|U_CACHE|bus_read~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~1 .lut_mask = 16'hF0C0;
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[4]~2 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[4]~2_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0_combout ) # ((!\U_TOP|U_CACHE|dm_hit_dphase~q )))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (((\U_TOP|U_CACHE|BUS_WDATA[4]~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_update_data[4]~0_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[4]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~2 .lut_mask = 16'hDF8A;
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[3]~0 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & !\U_TOP|U_CACHE|dm_hit_dphase~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~0 .lut_mask = 16'h00F0;
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|bus_pend_rdata [4])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & 
// ((\U_TOP|U_CACHE|bus_pend_rdata [4]))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [4]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [4]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0 .lut_mask = 16'hF0E2;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[4]~3 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[4]~3_combout  = (\U_TOP|U_CACHE|BUS_WDATA[4]~2_combout  & (((\U_TOP|U_CACHE|dc_d [4])) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ))) # (!\U_TOP|U_CACHE|BUS_WDATA[4]~2_combout  & (\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & 
// (\U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[4]~2_combout ),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_update_data[4]~0_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [4]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~3 .lut_mask = 16'hEA62;
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|Equal26~2 (
// Equation(s):
// \U_TOP|U_CACHE|Equal26~2_combout  = (\U_TOP|U_CACHE|bus_count [0] & (!\U_TOP|U_CACHE|bus_count [2] & !\U_TOP|U_CACHE|bus_count [1]))

	.dataa(\U_TOP|U_CACHE|bus_count [0]),
	.datab(\U_TOP|U_CACHE|bus_count [2]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_count [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|Equal26~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|Equal26~2 .lut_mask = 16'h0022;
defparam \U_TOP|U_CACHE|Equal26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[3]~6 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout ) # ((\U_TOP|U_CACHE|Equal26~2_combout ) # ((!\U_TOP|U_CACHE|bus_read~q  & !\U_TOP|U_CACHE|bus_wrte~q )))

	.dataa(\U_TOP|U_CACHE|bus_read~q ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|bus_wrte~q ),
	.datad(\U_TOP|U_CACHE|Equal26~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~6 .lut_mask = 16'hFFCD;
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[4]~4 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  = (\U_TOP|U_CACHE|bus_count [0] & (!\U_TOP|U_CACHE|bus_count [2] & \U_TOP|U_CACHE|bus_count [1]))

	.dataa(\U_TOP|U_CACHE|bus_count [0]),
	.datab(\U_TOP|U_CACHE|bus_count [2]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_count [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~4 .lut_mask = 16'h2200;
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[28]~5 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[28]~5_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8_combout ) # ((\U_TOP|U_CACHE|dc_d [28] & 
// !\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout )))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (\U_TOP|U_CACHE|dc_d [28] & ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [28]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[28]~8_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[28]~5 .lut_mask = 16'hA0EC;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \U_TOP|U_CACHE|bus_pend_wdata[28] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[28]~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[28] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|Equal26~1 (
// Equation(s):
// \U_TOP|U_CACHE|Equal26~1_combout  = (!\U_TOP|U_CACHE|bus_count [0] & (!\U_TOP|U_CACHE|bus_count [2] & \U_TOP|U_CACHE|bus_count [1]))

	.dataa(\U_TOP|U_CACHE|bus_count [0]),
	.datab(\U_TOP|U_CACHE|bus_count [2]),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_count [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|Equal26~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|Equal26~1 .lut_mask = 16'h1100;
defparam \U_TOP|U_CACHE|Equal26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[20]~4 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[20]~4_combout  = (\U_TOP|U_CACHE|dc_d [20] & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))) # (!\U_TOP|U_CACHE|dc_d [20] & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_d [20]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[20]~7_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[20]~4 .lut_mask = 16'hF222;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N3
dffeas \U_TOP|U_CACHE|bus_pend_wdata[20] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[20]~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[20] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[4]~5 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[4]~5_combout  = (\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & ((\U_TOP|U_CACHE|bus_pend_wdata [28]) # ((\U_TOP|U_CACHE|Equal26~1_combout  & \U_TOP|U_CACHE|bus_pend_wdata [20])))) # (!\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & 
// (((\U_TOP|U_CACHE|Equal26~1_combout  & \U_TOP|U_CACHE|bus_pend_wdata [20]))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [28]),
	.datac(\U_TOP|U_CACHE|Equal26~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_pend_wdata [20]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~5 .lut_mask = 16'hF888;
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[4]~7 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[4]~7_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[4]~3_combout )) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[4]~5_combout )))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[4]~3_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[4]~5_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~7 .lut_mask = 16'hCFC0;
defparam \U_TOP|U_CACHE|BUS_WDATA[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \U_TOP|U_RAM|wdata[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[4]~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[4] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd_sft_1bit~0 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  = (\U_TOP|U_RAM|WideOr1~0_combout  & \U_TOP|U_RAM|state.011~q )

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|WideOr1~0_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd_sft_1bit~0 .lut_mask = 16'hCC00;
defparam \U_TOP|U_RAM|qspi_txd_sft_1bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout  = (\U_TOP|U_RAM|state.101~q  & \U_TOP|U_RAM|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|state.101~q ),
	.datac(\U_TOP|U_RAM|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0 .lut_mask = 16'hC0C0;
defparam \U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~51 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~51_combout  = (\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout  & (((!\U_TOP|U_RAM|WideOr1~0_combout  & !\U_TOP|U_RAM|Decoder0~2_combout )) # (!\U_TOP|U_RAM|state.011~q )))

	.dataa(\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout ),
	.datab(\U_TOP|U_RAM|WideOr1~0_combout ),
	.datac(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~51 .lut_mask = 16'h02AA;
defparam \U_TOP|U_RAM|qspi_txd~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[27]~16 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[27]~16_combout  = (\U_TOP|U_CACHE|dc_d [27] & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))) # (!\U_TOP|U_CACHE|dc_d [27] & (\U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_d [27]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_update_data[27]~11_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[27]~16 .lut_mask = 16'hCE0A;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \U_TOP|U_CACHE|bus_pend_wdata[27] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[27]~16_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[27] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[19]~17 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[19]~17_combout  = (\U_TOP|U_CACHE|dc_d [19] & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))) # (!\U_TOP|U_CACHE|dc_d [19] & (\U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_d [19]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_update_data[19]~10_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[19]~17 .lut_mask = 16'hCE0A;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N13
dffeas \U_TOP|U_CACHE|bus_pend_wdata[19] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[19]~17_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[19] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[3]~26 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[3]~26_combout  = (\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & ((\U_TOP|U_CACHE|bus_pend_wdata [27]) # ((\U_TOP|U_CACHE|bus_pend_wdata [19] & \U_TOP|U_CACHE|Equal26~1_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & 
// (((\U_TOP|U_CACHE|bus_pend_wdata [19] & \U_TOP|U_CACHE|Equal26~1_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [27]),
	.datac(\U_TOP|U_CACHE|bus_pend_wdata [19]),
	.datad(\U_TOP|U_CACHE|Equal26~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~26 .lut_mask = 16'hF888;
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[11]~15 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[11]~15_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ) # ((\U_TOP|U_CACHE|dc_d [11] & 
// !\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout )))) # (!\U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13_combout  & (\U_TOP|U_CACHE|dc_d [11] & ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_update_data[11]~13_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [11]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[11]~15 .lut_mask = 16'hA0EC;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N5
dffeas \U_TOP|U_CACHE|bus_pend_wdata[11] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[11]~15_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[11] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[3]~23 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[3]~23_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [11] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(\U_TOP|U_CACHE|bus_wrte~q ),
	.datab(\U_TOP|U_CACHE|bus_read~q ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_pend_wdata [11]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~23 .lut_mask = 16'hEE00;
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[3]~24 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[3]~24_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12_combout ) # ((!\U_TOP|U_CACHE|dm_hit_dphase~q )))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (((\U_TOP|U_CACHE|BUS_WDATA[3]~23_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_update_data[3]~12_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[3]~23_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~24 .lut_mask = 16'hB8FC;
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|bus_pend_rdata [3])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & 
// ((\U_TOP|U_CACHE|bus_pend_rdata [3]))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [3]))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [3]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|bus_pend_rdata [3]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4 .lut_mask = 16'hF0E2;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[3]~25 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[3]~25_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[3]~24_combout  & (\U_TOP|U_CACHE|dc_d [3])) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~24_combout  & 
// ((\U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4_combout ))))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & (((\U_TOP|U_CACHE|BUS_WDATA[3]~24_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_d [3]),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[3]~24_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_update_data[3]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~25 .lut_mask = 16'hBCB0;
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[3]~27 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[3]~27_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[3]~25_combout ))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[3]~26_combout ))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~26_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[3]~25_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~27 .lut_mask = 16'hFA0A;
defparam \U_TOP|U_CACHE|BUS_WDATA[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd[7]~9 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd[7]~9_combout  = (!\U_TOP|U_RAM|Selector27~1_combout  & (((!\U_TOP|U_RAM|req_wrte~0_combout ) # (!\U_TOP|U_RAM|Equal0~10_combout )) # (!\U_TOP|U_RAM|Selector18~0_combout )))

	.dataa(\U_TOP|U_RAM|Selector18~0_combout ),
	.datab(\U_TOP|U_RAM|Selector27~1_combout ),
	.datac(\U_TOP|U_RAM|Equal0~10_combout ),
	.datad(\U_TOP|U_RAM|req_wrte~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[7]~9 .lut_mask = 16'h1333;
defparam \U_TOP|U_RAM|qspi_txd[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~4 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~4_combout  = (\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|seq [0] & (!\U_TOP|U_RAM|seq [2] & !\U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [1]),
	.datab(\U_TOP|U_RAM|seq [0]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~4 .lut_mask = 16'h0002;
defparam \U_TOP|U_RAM|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd[7]~7 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd[7]~7_combout  = (\U_TOP|U_RAM|Decoder0~4_combout  & (!\U_TOP|U_RAM|Selector27~1_combout  & ((\U_TOP|U_RAM|state.100~q ) # (\U_TOP|U_RAM|state.101~q ))))

	.dataa(\U_TOP|U_RAM|state.100~q ),
	.datab(\U_TOP|U_RAM|Decoder0~4_combout ),
	.datac(\U_TOP|U_RAM|state.101~q ),
	.datad(\U_TOP|U_RAM|Selector27~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[7]~7 .lut_mask = 16'h00C8;
defparam \U_TOP|U_RAM|qspi_txd[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd[7]~8 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd[7]~8_combout  = (\U_TOP|U_RAM|qspi_txd[7]~7_combout ) # ((\U_TOP|U_RAM|Selector18~0_combout  & (\U_TOP|U_RAM|Equal0~10_combout  & \U_TOP|U_RAM|req_wrte~0_combout )))

	.dataa(\U_TOP|U_RAM|Selector18~0_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~7_combout ),
	.datac(\U_TOP|U_RAM|Equal0~10_combout ),
	.datad(\U_TOP|U_RAM|req_wrte~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[7]~8 .lut_mask = 16'hECCC;
defparam \U_TOP|U_RAM|qspi_txd[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (((\U_TOP|U_CACHE|bus_pend_rdata [7])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & 
// ((\U_TOP|U_CACHE|bus_pend_rdata [7]))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_wdata [7]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3 .lut_mask = 16'hFE02;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[15]~12 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[15]~12_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & \U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31_combout )))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [15]) # ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & \U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [15]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_update_data[15]~31_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[15]~12 .lut_mask = 16'hF444;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N15
dffeas \U_TOP|U_CACHE|bus_pend_wdata[15] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[15]~12_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[15] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[7]~18 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[7]~18_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [15] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(gnd),
	.datab(\U_TOP|U_CACHE|bus_wrte~q ),
	.datac(\U_TOP|U_CACHE|bus_pend_wdata [15]),
	.datad(\U_TOP|U_CACHE|bus_read~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~18 .lut_mask = 16'hF0C0;
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[7]~19 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[7]~19_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3_combout )) # (!\U_TOP|U_CACHE|dm_hit_dphase~q ))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (((\U_TOP|U_CACHE|BUS_WDATA[7]~18_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[7]~3_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[7]~18_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~19 .lut_mask = 16'hF7A2;
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[7]~20 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[7]~20_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[7]~19_combout  & ((\U_TOP|U_CACHE|dc_d [7]))) # (!\U_TOP|U_CACHE|BUS_WDATA[7]~19_combout  & 
// (\U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & (((\U_TOP|U_CACHE|BUS_WDATA[7]~19_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_update_data[7]~3_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[7]~19_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [7]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~20 .lut_mask = 16'hF858;
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[31]~13 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[31]~13_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [31])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30_combout  & (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (\U_TOP|U_CACHE|dc_d [31])))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_update_data[31]~30_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [31]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[31]~13 .lut_mask = 16'hBA30;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N7
dffeas \U_TOP|U_CACHE|bus_pend_wdata[31] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[31]~13_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[31] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[23]~14 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[23]~14_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [23])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (\U_TOP|U_CACHE|dc_d [23])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [23]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_update_data[23]~29_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[23]~14 .lut_mask = 16'hBA30;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \U_TOP|U_CACHE|bus_pend_wdata[23] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[23]~14_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[23] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[7]~21 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[7]~21_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [31] & ((\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ) # ((\U_TOP|U_CACHE|bus_pend_wdata [23] & \U_TOP|U_CACHE|Equal26~1_combout )))) # (!\U_TOP|U_CACHE|bus_pend_wdata [31] & 
// (\U_TOP|U_CACHE|bus_pend_wdata [23] & (\U_TOP|U_CACHE|Equal26~1_combout )))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [31]),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [23]),
	.datac(\U_TOP|U_CACHE|Equal26~1_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~21 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[7]~22 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[7]~22_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[7]~20_combout )) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[7]~21_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[7]~20_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[7]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~22 .lut_mask = 16'hD8D8;
defparam \U_TOP|U_CACHE|BUS_WDATA[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~26 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~26_combout  = (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & ((\U_TOP|U_RAM|qspi_txd[7]~8_combout  & (\U_TOP|U_RAM|addr [15])) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout  & ((\U_TOP|U_RAM|addr [7]))))) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & 
// (((\U_TOP|U_RAM|qspi_txd[7]~8_combout ))))

	.dataa(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datab(\U_TOP|U_RAM|addr [15]),
	.datac(\U_TOP|U_RAM|addr [7]),
	.datad(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~26 .lut_mask = 16'hDDA0;
defparam \U_TOP|U_RAM|qspi_txd~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~27 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~27_combout  = (\U_TOP|U_RAM|qspi_txd~26_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[7]~22_combout ) # ((\U_TOP|U_RAM|qspi_txd[7]~9_combout )))) # (!\U_TOP|U_RAM|qspi_txd~26_combout  & (((!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & 
// \U_TOP|U_RAM|qspi_txd [3]))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[7]~22_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd~26_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~27_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~27 .lut_mask = 16'hCBC8;
defparam \U_TOP|U_RAM|qspi_txd~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[17]~23 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[17]~23_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [17]) # ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [17]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[17]~18_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[17]~23 .lut_mask = 16'hF444;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \U_TOP|U_CACHE|bus_pend_wdata[17] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[17]~23_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[17] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[25]~22 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[25]~22_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [25]) # ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [25]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[25]~19_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[25]~22 .lut_mask = 16'hF444;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N19
dffeas \U_TOP|U_CACHE|bus_pend_wdata[25] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[25]~22_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[25] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[1]~36 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[1]~36_combout  = (\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & ((\U_TOP|U_CACHE|bus_pend_wdata [25]) # ((\U_TOP|U_CACHE|bus_pend_wdata [17] & \U_TOP|U_CACHE|Equal26~1_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & 
// (\U_TOP|U_CACHE|bus_pend_wdata [17] & ((\U_TOP|U_CACHE|Equal26~1_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [17]),
	.datac(\U_TOP|U_CACHE|bus_pend_wdata [25]),
	.datad(\U_TOP|U_CACHE|Equal26~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~36 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[9]~21 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[9]~21_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21_combout ) # ((\U_TOP|U_CACHE|dc_d [9] & 
// !\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout )))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (((\U_TOP|U_CACHE|dc_d [9] & !\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_update_data[9]~21_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [9]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[9]~21 .lut_mask = 16'h88F8;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \U_TOP|U_CACHE|bus_pend_wdata[9] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[9]~21_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[9] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[1]~33 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[1]~33_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [9] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [9]),
	.datab(\U_TOP|U_CACHE|bus_wrte~q ),
	.datac(\U_TOP|U_CACHE|bus_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~33 .lut_mask = 16'hA8A8;
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[1]~34 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[1]~34_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20_combout )) # (!\U_TOP|U_CACHE|dm_hit_dphase~q ))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (((\U_TOP|U_CACHE|BUS_WDATA[1]~33_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[1]~20_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[1]~33_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~34 .lut_mask = 16'hF7C4;
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata [1])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (\U_TOP|U_CACHE|bus_pend_rdata 
// [1])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [1])))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [1]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_wdata [1]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6 .lut_mask = 16'hAAB8;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[1]~35 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[1]~35_combout  = (\U_TOP|U_CACHE|BUS_WDATA[1]~34_combout  & ((\U_TOP|U_CACHE|dc_d [1]) # ((!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[1]~34_combout  & 
// (((\U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6_combout  & \U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_d [1]),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[1]~34_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_update_data[1]~6_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~35 .lut_mask = 16'hB8CC;
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[1]~37 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[1]~37_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[1]~35_combout ))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[1]~36_combout ))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[1]~36_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[1]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~37 .lut_mask = 16'hE4E4;
defparam \U_TOP|U_CACHE|BUS_WDATA[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \U_TOP|U_RAM|wdata[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[1]~37_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[1] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~18 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~18_combout  = (\U_TOP|U_RAM|qspi_txd[7]~8_combout  & ((\U_TOP|U_RAM|addr [13]) # ((!\U_TOP|U_RAM|qspi_txd[7]~9_combout )))) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout  & (((\U_TOP|U_RAM|qspi_txd[7]~9_combout  & \U_TOP|U_RAM|addr [5]))))

	.dataa(\U_TOP|U_RAM|addr [13]),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_RAM|addr [5]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~18 .lut_mask = 16'hBC8C;
defparam \U_TOP|U_RAM|qspi_txd~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[13]~6 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[13]~6_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [13])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [13]))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[13]~6_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [13]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[13]~6 .lut_mask = 16'hB3A0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \U_TOP|U_CACHE|bus_pend_wdata[13] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[13]~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[13] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[5]~8 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[5]~8_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [13] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [13]),
	.datab(\U_TOP|U_CACHE|bus_wrte~q ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_read~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~8 .lut_mask = 16'hAA88;
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[5]~9 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[5]~9_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1_combout ) # (!\U_TOP|U_CACHE|dm_hit_dphase~q )))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (\U_TOP|U_CACHE|BUS_WDATA[5]~8_combout ))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[5]~8_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_update_data[5]~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~9 .lut_mask = 16'hFA3A;
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (\U_TOP|U_CACHE|bus_pend_rdata [5])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata 
// [5])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [5])))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [5]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_wdata [5]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1 .lut_mask = 16'hABA8;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[5]~10 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[5]~10_combout  = (\U_TOP|U_CACHE|BUS_WDATA[5]~9_combout  & (((\U_TOP|U_CACHE|dc_d [5]) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[5]~9_combout  & 
// (\U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[5]~9_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_update_data[5]~1_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [5]),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~10 .lut_mask = 16'hE4AA;
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[21]~8 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[21]~8_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [21])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (\U_TOP|U_CACHE|dc_d [21])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [21]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_update_data[21]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[21]~8 .lut_mask = 16'hBA30;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N29
dffeas \U_TOP|U_CACHE|bus_pend_wdata[21] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[21]~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[21] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[29]~7 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[29]~7_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [29])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (\U_TOP|U_CACHE|dc_d [29])))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [29]),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_update_data[29]~5_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[29]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[29]~7 .lut_mask = 16'hBA30;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[29]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \U_TOP|U_CACHE|bus_pend_wdata[29] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[29]~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[29] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[5]~11 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[5]~11_combout  = (\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & ((\U_TOP|U_CACHE|bus_pend_wdata [29]) # ((\U_TOP|U_CACHE|bus_pend_wdata [21] & \U_TOP|U_CACHE|Equal26~1_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & 
// (\U_TOP|U_CACHE|bus_pend_wdata [21] & (\U_TOP|U_CACHE|Equal26~1_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [21]),
	.datac(\U_TOP|U_CACHE|Equal26~1_combout ),
	.datad(\U_TOP|U_CACHE|bus_pend_wdata [29]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~11 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[5]~12 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[5]~12_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[5]~10_combout )) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[5]~11_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[5]~10_combout ),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[5]~11_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~12 .lut_mask = 16'hACAC;
defparam \U_TOP|U_CACHE|BUS_WDATA[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~19 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~19_combout  = (\U_TOP|U_RAM|qspi_txd~18_combout  & (((\U_TOP|U_RAM|qspi_txd[7]~9_combout ) # (\U_TOP|U_CACHE|BUS_WDATA[5]~12_combout )))) # (!\U_TOP|U_RAM|qspi_txd~18_combout  & (\U_TOP|U_RAM|qspi_txd [1] & 
// (!\U_TOP|U_RAM|qspi_txd[7]~9_combout )))

	.dataa(\U_TOP|U_RAM|qspi_txd [1]),
	.datab(\U_TOP|U_RAM|qspi_txd~18_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[5]~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~19 .lut_mask = 16'hCEC2;
defparam \U_TOP|U_RAM|qspi_txd~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \U_TOP|U_RAM|wdata[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[5]~12_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[5] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~17 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~17_combout  = (\U_TOP|U_RAM|wdata [5] & ((\U_TOP|U_RAM|qspi_txd~51_combout ) # ((\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & \U_TOP|U_RAM|qspi_txd [4])))) # (!\U_TOP|U_RAM|wdata [5] & (\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & 
// ((\U_TOP|U_RAM|qspi_txd [4]))))

	.dataa(\U_TOP|U_RAM|wdata [5]),
	.datab(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~51_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd [4]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~17 .lut_mask = 16'hECA0;
defparam \U_TOP|U_RAM|qspi_txd~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~20 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~20_combout  = (\U_TOP|U_RAM|qspi_txd~17_combout ) # ((\U_TOP|U_RAM|qspi_txd~52_combout  & \U_TOP|U_RAM|qspi_txd~19_combout ))

	.dataa(\U_TOP|U_RAM|qspi_txd~52_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd~19_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~20 .lut_mask = 16'hF8F8;
defparam \U_TOP|U_RAM|qspi_txd~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Decoder0~5 (
// Equation(s):
// \U_TOP|U_RAM|Decoder0~5_combout  = (!\U_TOP|U_RAM|seq [1] & (!\U_TOP|U_RAM|seq [0] & (\U_TOP|U_RAM|seq [2] & !\U_TOP|U_RAM|seq [3])))

	.dataa(\U_TOP|U_RAM|seq [1]),
	.datab(\U_TOP|U_RAM|seq [0]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|seq [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Decoder0~5 .lut_mask = 16'h0010;
defparam \U_TOP|U_RAM|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd[7]~53 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd[7]~53_combout  = (\U_TOP|U_RAM|state.100~q  & (!\U_TOP|U_RAM|Decoder0~5_combout  & ((!\U_TOP|U_RAM|Decoder0~4_combout )))) # (!\U_TOP|U_RAM|state.100~q  & (((!\U_TOP|U_RAM|Decoder0~5_combout  & !\U_TOP|U_RAM|Decoder0~4_combout )) # 
// (!\U_TOP|U_RAM|state.101~q )))

	.dataa(\U_TOP|U_RAM|state.100~q ),
	.datab(\U_TOP|U_RAM|Decoder0~5_combout ),
	.datac(\U_TOP|U_RAM|state.101~q ),
	.datad(\U_TOP|U_RAM|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[7]~53 .lut_mask = 16'h0537;
defparam \U_TOP|U_RAM|qspi_txd[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd[7]~15 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd[7]~15_combout  = ((!\U_TOP|U_RAM|state.100~q  & (!\U_TOP|U_RAM|state.101~q  & !\U_TOP|U_RAM|state.011~q ))) # (!\U_TOP|U_RAM|Decoder0~2_combout )

	.dataa(\U_TOP|U_RAM|state.100~q ),
	.datab(\U_TOP|U_RAM|state.101~q ),
	.datac(\U_TOP|U_RAM|state.011~q ),
	.datad(\U_TOP|U_RAM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[7]~15 .lut_mask = 16'h01FF;
defparam \U_TOP|U_RAM|qspi_txd[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd[7]~16 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd[7]~16_combout  = (((!\U_TOP|U_RAM|qspi_txd~12_combout ) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout )) # (!\U_TOP|U_RAM|qspi_txd[7]~15_combout )) # (!\U_TOP|U_RAM|qspi_txd[7]~53_combout )

	.dataa(\U_TOP|U_RAM|qspi_txd[7]~53_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~15_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[7]~16 .lut_mask = 16'h7FFF;
defparam \U_TOP|U_RAM|qspi_txd[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y2_N13
dffeas \U_TOP|U_RAM|qspi_txd[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~20_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[5] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~42 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~42_combout  = (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & (\U_TOP|U_RAM|addr [1] & ((!\U_TOP|U_RAM|qspi_txd[7]~8_combout )))) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & (((\U_TOP|U_RAM|qspi_txd [5]) # (\U_TOP|U_RAM|qspi_txd[7]~8_combout 
// ))))

	.dataa(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datab(\U_TOP|U_RAM|addr [1]),
	.datac(\U_TOP|U_RAM|qspi_txd [5]),
	.datad(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~42 .lut_mask = 16'h55D8;
defparam \U_TOP|U_RAM|qspi_txd~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~43 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~43_combout  = (\U_TOP|U_RAM|qspi_txd~42_combout  & (((\U_TOP|U_CACHE|BUS_WDATA[1]~37_combout )) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout ))) # (!\U_TOP|U_RAM|qspi_txd~42_combout  & (\U_TOP|U_RAM|qspi_txd[7]~8_combout  & 
// ((\U_TOP|U_RAM|addr [9]))))

	.dataa(\U_TOP|U_RAM|qspi_txd~42_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[1]~37_combout ),
	.datad(\U_TOP|U_RAM|addr [9]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~43 .lut_mask = 16'hE6A2;
defparam \U_TOP|U_RAM|qspi_txd~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~44 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~44_combout  = (!\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & ((\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout  & (\U_TOP|U_RAM|wdata [1])) # (!\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout  & ((\U_TOP|U_RAM|qspi_txd~43_combout )))))

	.dataa(\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.datac(\U_TOP|U_RAM|wdata [1]),
	.datad(\U_TOP|U_RAM|qspi_txd~43_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~44 .lut_mask = 16'h3120;
defparam \U_TOP|U_RAM|qspi_txd~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd_set_rdcmd~0 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd_set_rdcmd~0_combout  = (\U_TOP|U_RAM|Decoder0~2_combout  & \U_TOP|U_RAM|state.100~q )

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|state.100~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd_set_rdcmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd_set_rdcmd~0 .lut_mask = 16'hCC00;
defparam \U_TOP|U_RAM|qspi_txd_set_rdcmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~35 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~35_combout  = ((!\U_TOP|U_RAM|Decoder0~2_combout ) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout )) # (!\U_TOP|U_RAM|state.101~q )

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|state.101~q ),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_RAM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~35 .lut_mask = 16'h3FFF;
defparam \U_TOP|U_RAM|qspi_txd~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~33 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~33_combout  = (\U_TOP|U_RAM|state.011~q  & ((\U_TOP|U_RAM|WideOr1~0_combout  & ((\U_TOP|U_RAM|qspi_txd [7]))) # (!\U_TOP|U_RAM|WideOr1~0_combout  & (\U_TOP|U_RAM|Decoder0~2_combout ))))

	.dataa(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datab(\U_TOP|U_RAM|WideOr1~0_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd [7]),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~33 .lut_mask = 16'hE200;
defparam \U_TOP|U_RAM|qspi_txd~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (((\U_TOP|U_CACHE|bus_pend_rdata [0])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & 
// ((\U_TOP|U_CACHE|bus_pend_rdata [0]))) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_wdata [0]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.datad(\U_TOP|U_CACHE|bus_pend_rdata [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5 .lut_mask = 16'hFE04;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[8]~18 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[8]~18_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & \U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23_combout )))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [8]) # ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & \U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [8]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase_update_data[8]~23_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[8]~18 .lut_mask = 16'hF444;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N7
dffeas \U_TOP|U_CACHE|bus_pend_wdata[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[8]~18_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[8] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[0]~28 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[0]~28_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [8] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [8]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|bus_wrte~q ),
	.datad(\U_TOP|U_CACHE|bus_read~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~28 .lut_mask = 16'hAAA0;
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[0]~29 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[0]~29_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25_combout ) # (!\U_TOP|U_CACHE|dm_hit_dphase~q )))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (\U_TOP|U_CACHE|BUS_WDATA[0]~28_combout ))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[0]~28_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[0]~25_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~29 .lut_mask = 16'hE2EE;
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[0]~30 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[0]~30_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[0]~29_combout  & ((\U_TOP|U_CACHE|dc_d [0]))) # (!\U_TOP|U_CACHE|BUS_WDATA[0]~29_combout  & 
// (\U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & (((\U_TOP|U_CACHE|BUS_WDATA[0]~29_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_update_data[0]~5_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [0]),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[0]~29_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~30 .lut_mask = 16'hF588;
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[24]~19 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[24]~19_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [24]) # ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [24]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[24]~22_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[24]~19 .lut_mask = 16'hF444;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \U_TOP|U_CACHE|bus_pend_wdata[24] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[24]~19_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[24] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[16]~20 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[16]~20_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & (\U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )))) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [16]) # ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_update_data[16]~24_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [16]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[16]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[16]~20 .lut_mask = 16'hDC50;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[16]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \U_TOP|U_CACHE|bus_pend_wdata[16] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[16]~20_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[16] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[0]~31 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[0]~31_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [24] & ((\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ) # ((\U_TOP|U_CACHE|bus_pend_wdata [16] & \U_TOP|U_CACHE|Equal26~1_combout )))) # (!\U_TOP|U_CACHE|bus_pend_wdata [24] & 
// (\U_TOP|U_CACHE|bus_pend_wdata [16] & (\U_TOP|U_CACHE|Equal26~1_combout )))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [24]),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [16]),
	.datac(\U_TOP|U_CACHE|Equal26~1_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~31 .lut_mask = 16'hEAC0;
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[0]~32 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[0]~32_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[0]~30_combout )) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[0]~31_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[0]~30_combout ),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[0]~31_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~32 .lut_mask = 16'hACAC;
defparam \U_TOP|U_CACHE|BUS_WDATA[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \U_TOP|U_RAM|wdata[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[0]~32_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[0] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~34 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~34_combout  = (\U_TOP|U_RAM|qspi_txd~33_combout ) # ((\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout  & (\U_TOP|U_RAM|wdata [0] & !\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout )))

	.dataa(\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd~33_combout ),
	.datac(\U_TOP|U_RAM|wdata [0]),
	.datad(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~34 .lut_mask = 16'hCCEC;
defparam \U_TOP|U_RAM|qspi_txd~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~36 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~36_combout  = (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & ((\U_TOP|U_RAM|qspi_txd[7]~8_combout  & ((\U_TOP|U_RAM|addr [8]))) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout  & (\U_TOP|U_RAM|addr [0])))) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & 
// (((\U_TOP|U_RAM|qspi_txd[7]~8_combout ))))

	.dataa(\U_TOP|U_RAM|addr [0]),
	.datab(\U_TOP|U_RAM|addr [8]),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~36 .lut_mask = 16'hCFA0;
defparam \U_TOP|U_RAM|qspi_txd~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~37 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~37_combout  = (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & (((\U_TOP|U_RAM|qspi_txd~36_combout )))) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & ((\U_TOP|U_RAM|qspi_txd~36_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[0]~32_combout ))) # 
// (!\U_TOP|U_RAM|qspi_txd~36_combout  & (\U_TOP|U_RAM|qspi_txd [4]))))

	.dataa(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd [4]),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[0]~32_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~36_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~37 .lut_mask = 16'hFA44;
defparam \U_TOP|U_RAM|qspi_txd~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~38 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~38_combout  = (\U_TOP|U_RAM|qspi_txd~34_combout ) # ((\U_TOP|U_RAM|qspi_txd~12_combout  & (\U_TOP|U_RAM|qspi_txd~35_combout  & \U_TOP|U_RAM|qspi_txd~37_combout )))

	.dataa(\U_TOP|U_RAM|qspi_txd~12_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd~35_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~34_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~37_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~38 .lut_mask = 16'hF8F0;
defparam \U_TOP|U_RAM|qspi_txd~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~39 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~39_combout  = (\U_TOP|U_RAM|qspi_txd~38_combout ) # ((\U_TOP|U_RAM|qspi_txd_set_rdcmd~0_combout  & (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & \U_TOP|U_RAM|qspi_txd~12_combout )))

	.dataa(\U_TOP|U_RAM|qspi_txd_set_rdcmd~0_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~38_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~39 .lut_mask = 16'hF8F0;
defparam \U_TOP|U_RAM|qspi_txd~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N5
dffeas \U_TOP|U_RAM|qspi_txd[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~39_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[0] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~41 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~41_combout  = (\U_TOP|U_RAM|state.011~q  & ((\U_TOP|U_RAM|WideOr1~0_combout  & ((\U_TOP|U_RAM|qspi_txd [0]))) # (!\U_TOP|U_RAM|WideOr1~0_combout  & (\U_TOP|U_RAM|Decoder0~2_combout ))))

	.dataa(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd [0]),
	.datac(\U_TOP|U_RAM|WideOr1~0_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~41 .lut_mask = 16'hCA00;
defparam \U_TOP|U_RAM|qspi_txd~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~40 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~40_combout  = (!\U_TOP|U_RAM|Selector27~1_combout  & (\U_TOP|U_RAM|Decoder0~2_combout  & (!\U_TOP|U_RAM|WideOr14~0_combout  & \U_TOP|U_RAM|qspi_txd~12_combout )))

	.dataa(\U_TOP|U_RAM|Selector27~1_combout ),
	.datab(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datac(\U_TOP|U_RAM|WideOr14~0_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~12_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~40 .lut_mask = 16'h0400;
defparam \U_TOP|U_RAM|qspi_txd~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~45 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~45_combout  = (\U_TOP|U_RAM|qspi_txd~44_combout ) # ((\U_TOP|U_RAM|qspi_txd~41_combout ) # (\U_TOP|U_RAM|qspi_txd~40_combout ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|qspi_txd~44_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~41_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~40_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~45 .lut_mask = 16'hFFFC;
defparam \U_TOP|U_RAM|qspi_txd~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N3
dffeas \U_TOP|U_RAM|qspi_txd[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~45_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[1] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~47 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~47_combout  = (\U_TOP|U_RAM|state.011~q  & ((\U_TOP|U_RAM|WideOr1~0_combout  & ((\U_TOP|U_RAM|qspi_txd [1]))) # (!\U_TOP|U_RAM|WideOr1~0_combout  & (\U_TOP|U_RAM|Decoder0~2_combout ))))

	.dataa(\U_TOP|U_RAM|Decoder0~2_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd [1]),
	.datac(\U_TOP|U_RAM|WideOr1~0_combout ),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~47 .lut_mask = 16'hCA00;
defparam \U_TOP|U_RAM|qspi_txd~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~48 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~48_combout  = (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & ((\U_TOP|U_RAM|qspi_txd[7]~8_combout  & ((\U_TOP|U_RAM|addr [10]))) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout  & (\U_TOP|U_RAM|addr [2])))) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & 
// (((\U_TOP|U_RAM|qspi_txd[7]~8_combout ))))

	.dataa(\U_TOP|U_RAM|addr [2]),
	.datab(\U_TOP|U_RAM|addr [10]),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~48 .lut_mask = 16'hCFA0;
defparam \U_TOP|U_RAM|qspi_txd~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[18]~26 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[18]~26_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [18])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14_combout  & (((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & \U_TOP|U_CACHE|dc_d [18]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_update_data[18]~14_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [18]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[18]~26 .lut_mask = 16'h8F88;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \U_TOP|U_CACHE|bus_pend_wdata[18] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[18]~26_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[18] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[26]~25 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[26]~25_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [26])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15_combout  & (((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & \U_TOP|U_CACHE|dc_d [26]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_update_data[26]~15_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [26]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[26]~25 .lut_mask = 16'h8F88;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N27
dffeas \U_TOP|U_CACHE|bus_pend_wdata[26] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[26]~25_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[26] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[2]~41 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[2]~41_combout  = (\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & ((\U_TOP|U_CACHE|bus_pend_wdata [26]) # ((\U_TOP|U_CACHE|bus_pend_wdata [18] & \U_TOP|U_CACHE|Equal26~1_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout  & 
// (\U_TOP|U_CACHE|bus_pend_wdata [18] & ((\U_TOP|U_CACHE|Equal26~1_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [18]),
	.datac(\U_TOP|U_CACHE|bus_pend_wdata [26]),
	.datad(\U_TOP|U_CACHE|Equal26~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~41 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[10]~24 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[10]~24_combout  = (\U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [10])))) # (!\U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17_combout  & (((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & \U_TOP|U_CACHE|dc_d [10]))))

	.dataa(\U_TOP|U_CACHE|dm_hit_dphase_update_data[10]~17_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [10]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[10]~24 .lut_mask = 16'h8F88;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N9
dffeas \U_TOP|U_CACHE|bus_pend_wdata[10] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[10]~24_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[10] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[2]~38 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[2]~38_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [10] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [10]),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|bus_wrte~q ),
	.datad(\U_TOP|U_CACHE|bus_read~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~38 .lut_mask = 16'hAAA0;
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[2]~39 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[2]~39_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16_combout ) # (!\U_TOP|U_CACHE|dm_hit_dphase~q )))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (\U_TOP|U_CACHE|BUS_WDATA[2]~38_combout ))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[2]~38_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[2]~16_combout ),
	.datad(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~39 .lut_mask = 16'hE2EE;
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (\U_TOP|U_CACHE|bus_pend_rdata [2])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata 
// [2])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [2])))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [2]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_wdata [2]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7 .lut_mask = 16'hAAB8;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[2]~40 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[2]~40_combout  = (\U_TOP|U_CACHE|BUS_WDATA[2]~39_combout  & (((\U_TOP|U_CACHE|dc_d [2])) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ))) # (!\U_TOP|U_CACHE|BUS_WDATA[2]~39_combout  & (\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & 
// (\U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7_combout )))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[2]~39_combout ),
	.datab(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_update_data[2]~7_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [2]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~40 .lut_mask = 16'hEA62;
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[2]~42 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[2]~42_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[2]~40_combout ))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[2]~41_combout ))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[2]~41_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[2]~40_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~42 .lut_mask = 16'hFA50;
defparam \U_TOP|U_CACHE|BUS_WDATA[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N28
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~49 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~49_combout  = (\U_TOP|U_RAM|qspi_txd~48_combout  & ((\U_TOP|U_RAM|qspi_txd[7]~9_combout ) # ((\U_TOP|U_CACHE|BUS_WDATA[2]~42_combout )))) # (!\U_TOP|U_RAM|qspi_txd~48_combout  & (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & 
// (\U_TOP|U_RAM|qspi_txd [6])))

	.dataa(\U_TOP|U_RAM|qspi_txd~48_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd [6]),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[2]~42_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~49 .lut_mask = 16'hBA98;
defparam \U_TOP|U_RAM|qspi_txd~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \U_TOP|U_RAM|wdata[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[2]~42_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[2] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~46 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~46_combout  = (\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout  & (\U_TOP|U_RAM|wdata [2] & ((!\U_TOP|U_RAM|state.011~q ) # (!\U_TOP|U_RAM|WideOr1~0_combout ))))

	.dataa(\U_TOP|U_RAM|qspi_txd_set_wdata_qspi~0_combout ),
	.datab(\U_TOP|U_RAM|WideOr1~0_combout ),
	.datac(\U_TOP|U_RAM|wdata [2]),
	.datad(\U_TOP|U_RAM|state.011~q ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~46 .lut_mask = 16'h20A0;
defparam \U_TOP|U_RAM|qspi_txd~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~50 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~50_combout  = (\U_TOP|U_RAM|qspi_txd~47_combout ) # ((\U_TOP|U_RAM|qspi_txd~46_combout ) # ((\U_TOP|U_RAM|qspi_txd~49_combout  & \U_TOP|U_RAM|qspi_txd~13_combout )))

	.dataa(\U_TOP|U_RAM|qspi_txd~47_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd~49_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~13_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~46_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~50 .lut_mask = 16'hFFEA;
defparam \U_TOP|U_RAM|qspi_txd~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y2_N21
dffeas \U_TOP|U_RAM|qspi_txd[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~50_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[2] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N12
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~22 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~22_combout  = (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & (!\U_TOP|U_RAM|qspi_txd[7]~8_combout  & (\U_TOP|U_RAM|addr [6]))) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & ((\U_TOP|U_RAM|qspi_txd[7]~8_combout ) # ((\U_TOP|U_RAM|qspi_txd [2]))))

	.dataa(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.datac(\U_TOP|U_RAM|addr [6]),
	.datad(\U_TOP|U_RAM|qspi_txd [2]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~22 .lut_mask = 16'h7564;
defparam \U_TOP|U_RAM|qspi_txd~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[22]~11 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[22]~11_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26_combout ) # ((\U_TOP|U_CACHE|dc_d [22] & 
// !\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout )))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (\U_TOP|U_CACHE|dc_d [22] & ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dc_d [22]),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[22]~26_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[22]~11 .lut_mask = 16'hA0EC;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N27
dffeas \U_TOP|U_CACHE|bus_pend_wdata[22] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[22]~11_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[22] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[30]~10 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[30]~10_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & ((\U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27_combout ) # ((!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & 
// \U_TOP|U_CACHE|dc_d [30])))) # (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout  & (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout  & ((\U_TOP|U_CACHE|dc_d [30]))))

	.dataa(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[30]~27_combout ),
	.datad(\U_TOP|U_CACHE|dc_d [30]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[30]~10 .lut_mask = 16'hB3A0;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \U_TOP|U_CACHE|bus_pend_wdata[30] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[30]~10_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[30] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[6]~16 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[6]~16_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [22] & ((\U_TOP|U_CACHE|Equal26~1_combout ) # ((\U_TOP|U_CACHE|bus_pend_wdata [30] & \U_TOP|U_CACHE|BUS_WDATA[4]~4_combout )))) # (!\U_TOP|U_CACHE|bus_pend_wdata [22] & 
// (\U_TOP|U_CACHE|bus_pend_wdata [30] & ((\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ))))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [22]),
	.datab(\U_TOP|U_CACHE|bus_pend_wdata [30]),
	.datac(\U_TOP|U_CACHE|Equal26~1_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[4]~4_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~16 .lut_mask = 16'hECA0;
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2_combout  = (\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & (\U_TOP|U_CACHE|bus_pend_rdata [6])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [1] & ((\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & (\U_TOP|U_CACHE|bus_pend_rdata 
// [6])) # (!\U_TOP|U_CACHE|dm_mis_dphase_addr [0] & ((\U_TOP|U_CACHE|dm_mis_dphase_wdata [6])))))

	.dataa(\U_TOP|U_CACHE|bus_pend_rdata [6]),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_addr [1]),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_wdata [6]),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_addr [0]),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2 .lut_mask = 16'hAAB8;
defparam \U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[14]~9 (
// Equation(s):
// \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[14]~9_combout  = (\U_TOP|U_CACHE|dc_d [14] & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28_combout  & \U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout )) # 
// (!\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ))) # (!\U_TOP|U_CACHE|dc_d [14] & (\U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28_combout  & ((\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ))))

	.dataa(\U_TOP|U_CACHE|dc_d [14]),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase_update_data[14]~28_combout ),
	.datac(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[12]~2_combout ),
	.datad(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data~1_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[14]~9 .lut_mask = 16'hCE0A;
defparam \U_TOP|U_CACHE|dm_mis_dphase_writeback_data[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \U_TOP|U_CACHE|bus_pend_wdata[14] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|dm_mis_dphase_writeback_data[14]~9_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_CACHE|always16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_CACHE|bus_pend_wdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_CACHE|bus_pend_wdata[14] .is_wysiwyg = "true";
defparam \U_TOP|U_CACHE|bus_pend_wdata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[6]~13 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[6]~13_combout  = (\U_TOP|U_CACHE|bus_pend_wdata [14] & ((\U_TOP|U_CACHE|bus_wrte~q ) # (\U_TOP|U_CACHE|bus_read~q )))

	.dataa(\U_TOP|U_CACHE|bus_pend_wdata [14]),
	.datab(\U_TOP|U_CACHE|bus_wrte~q ),
	.datac(gnd),
	.datad(\U_TOP|U_CACHE|bus_read~q ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~13 .lut_mask = 16'hAA88;
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[6]~14 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[6]~14_combout  = (\U_TOP|U_CACHE|dm_mis_req~0_combout  & (((\U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2_combout )) # (!\U_TOP|U_CACHE|dm_hit_dphase~q ))) # (!\U_TOP|U_CACHE|dm_mis_req~0_combout  & 
// (((\U_TOP|U_CACHE|BUS_WDATA[6]~13_combout ))))

	.dataa(\U_TOP|U_CACHE|dm_mis_req~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_hit_dphase~q ),
	.datac(\U_TOP|U_CACHE|dm_hit_dphase_update_data[6]~2_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[6]~13_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~14 .lut_mask = 16'hF7A2;
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[6]~15 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[6]~15_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[6]~14_combout  & ((\U_TOP|U_CACHE|dc_d [6]))) # (!\U_TOP|U_CACHE|BUS_WDATA[6]~14_combout  & 
// (\U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2_combout )))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout  & (((\U_TOP|U_CACHE|BUS_WDATA[6]~14_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~0_combout ),
	.datab(\U_TOP|U_CACHE|dm_mis_dphase_update_data[6]~2_combout ),
	.datac(\U_TOP|U_CACHE|dc_d [6]),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[6]~14_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~15 .lut_mask = 16'hF588;
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
fiftyfivenm_lcell_comb \U_TOP|U_CACHE|BUS_WDATA[6]~17 (
// Equation(s):
// \U_TOP|U_CACHE|BUS_WDATA[6]~17_combout  = (\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[6]~15_combout ))) # (!\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout  & (\U_TOP|U_CACHE|BUS_WDATA[6]~16_combout ))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~6_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[6]~16_combout ),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[6]~15_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_CACHE|BUS_WDATA[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~17 .lut_mask = 16'hFA50;
defparam \U_TOP|U_CACHE|BUS_WDATA[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~23 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~23_combout  = (\U_TOP|U_RAM|qspi_txd~22_combout  & (((\U_TOP|U_CACHE|BUS_WDATA[6]~17_combout )) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout ))) # (!\U_TOP|U_RAM|qspi_txd~22_combout  & (\U_TOP|U_RAM|qspi_txd[7]~8_combout  & 
// (\U_TOP|U_RAM|addr [14])))

	.dataa(\U_TOP|U_RAM|qspi_txd~22_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.datac(\U_TOP|U_RAM|addr [14]),
	.datad(\U_TOP|U_CACHE|BUS_WDATA[6]~17_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~23 .lut_mask = 16'hEA62;
defparam \U_TOP|U_RAM|qspi_txd~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \U_TOP|U_RAM|wdata[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[6]~17_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[6] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~21 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~21_combout  = (\U_TOP|U_RAM|wdata [6] & ((\U_TOP|U_RAM|qspi_txd~51_combout ) # ((\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & \U_TOP|U_RAM|qspi_txd [5])))) # (!\U_TOP|U_RAM|wdata [6] & (\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & 
// ((\U_TOP|U_RAM|qspi_txd [5]))))

	.dataa(\U_TOP|U_RAM|wdata [6]),
	.datab(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~51_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd [5]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~21 .lut_mask = 16'hECA0;
defparam \U_TOP|U_RAM|qspi_txd~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~24 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~24_combout  = (\U_TOP|U_RAM|qspi_txd~21_combout ) # ((\U_TOP|U_RAM|qspi_txd~23_combout  & \U_TOP|U_RAM|qspi_txd~52_combout ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|qspi_txd~23_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~52_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~21_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~24 .lut_mask = 16'hFFC0;
defparam \U_TOP|U_RAM|qspi_txd~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y2_N31
dffeas \U_TOP|U_RAM|qspi_txd[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~24_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[6] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \U_TOP|U_RAM|wdata[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[7]~22_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[7] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~25 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~25_combout  = (\U_TOP|U_RAM|qspi_txd [6] & ((\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ) # ((\U_TOP|U_RAM|qspi_txd~51_combout  & \U_TOP|U_RAM|wdata [7])))) # (!\U_TOP|U_RAM|qspi_txd [6] & (((\U_TOP|U_RAM|qspi_txd~51_combout  & 
// \U_TOP|U_RAM|wdata [7]))))

	.dataa(\U_TOP|U_RAM|qspi_txd [6]),
	.datab(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~51_combout ),
	.datad(\U_TOP|U_RAM|wdata [7]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~25_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~25 .lut_mask = 16'hF888;
defparam \U_TOP|U_RAM|qspi_txd~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~28 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~28_combout  = (\U_TOP|U_RAM|qspi_txd~25_combout ) # ((\U_TOP|U_RAM|qspi_txd~27_combout  & \U_TOP|U_RAM|qspi_txd~52_combout ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|qspi_txd~27_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~52_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~25_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~28_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~28 .lut_mask = 16'hFFC0;
defparam \U_TOP|U_RAM|qspi_txd~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y2_N1
dffeas \U_TOP|U_RAM|qspi_txd[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~28_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[7] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~30 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~30_combout  = (\U_TOP|U_RAM|qspi_txd[7]~9_combout  & (!\U_TOP|U_RAM|qspi_txd[7]~8_combout  & (\U_TOP|U_RAM|addr [3]))) # (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & ((\U_TOP|U_RAM|qspi_txd[7]~8_combout ) # ((\U_TOP|U_RAM|qspi_txd [7]))))

	.dataa(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.datac(\U_TOP|U_RAM|addr [3]),
	.datad(\U_TOP|U_RAM|qspi_txd [7]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~30 .lut_mask = 16'h7564;
defparam \U_TOP|U_RAM|qspi_txd~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~31 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~31_combout  = (\U_TOP|U_RAM|qspi_txd~30_combout  & ((\U_TOP|U_CACHE|BUS_WDATA[3]~27_combout ) # ((!\U_TOP|U_RAM|qspi_txd[7]~8_combout )))) # (!\U_TOP|U_RAM|qspi_txd~30_combout  & (((\U_TOP|U_RAM|addr [11] & 
// \U_TOP|U_RAM|qspi_txd[7]~8_combout ))))

	.dataa(\U_TOP|U_CACHE|BUS_WDATA[3]~27_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd~30_combout ),
	.datac(\U_TOP|U_RAM|addr [11]),
	.datad(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~31_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~31 .lut_mask = 16'hB8CC;
defparam \U_TOP|U_RAM|qspi_txd~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \U_TOP|U_RAM|wdata[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_CACHE|BUS_WDATA[3]~27_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|req_wrte~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|wdata[3] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N10
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~29 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~29_combout  = (\U_TOP|U_RAM|qspi_txd~51_combout  & ((\U_TOP|U_RAM|wdata [3]) # ((\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & \U_TOP|U_RAM|qspi_txd [2])))) # (!\U_TOP|U_RAM|qspi_txd~51_combout  & 
// (\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & ((\U_TOP|U_RAM|qspi_txd [2]))))

	.dataa(\U_TOP|U_RAM|qspi_txd~51_combout ),
	.datab(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.datac(\U_TOP|U_RAM|wdata [3]),
	.datad(\U_TOP|U_RAM|qspi_txd [2]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~29_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~29 .lut_mask = 16'hECA0;
defparam \U_TOP|U_RAM|qspi_txd~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N18
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~32 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~32_combout  = (\U_TOP|U_RAM|qspi_txd~29_combout ) # ((\U_TOP|U_RAM|qspi_txd~52_combout  & \U_TOP|U_RAM|qspi_txd~31_combout ))

	.dataa(\U_TOP|U_RAM|qspi_txd~52_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|qspi_txd~31_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~29_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~32 .lut_mask = 16'hFFA0;
defparam \U_TOP|U_RAM|qspi_txd~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y2_N19
dffeas \U_TOP|U_RAM|qspi_txd[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~32_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[3] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~6 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~6_combout  = (\U_TOP|U_RAM|wdata [4] & ((\U_TOP|U_RAM|qspi_txd~51_combout ) # ((\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & \U_TOP|U_RAM|qspi_txd [3])))) # (!\U_TOP|U_RAM|wdata [4] & (\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout  & 
// ((\U_TOP|U_RAM|qspi_txd [3]))))

	.dataa(\U_TOP|U_RAM|wdata [4]),
	.datab(\U_TOP|U_RAM|qspi_txd_sft_1bit~0_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd~51_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd [3]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~6 .lut_mask = 16'hECA0;
defparam \U_TOP|U_RAM|qspi_txd~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N20
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~10 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~10_combout  = (\U_TOP|U_RAM|qspi_txd[7]~8_combout  & (((!\U_TOP|U_RAM|qspi_txd[7]~9_combout )))) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout  & ((\U_TOP|U_RAM|qspi_txd[7]~9_combout  & (\U_TOP|U_RAM|addr [4])) # 
// (!\U_TOP|U_RAM|qspi_txd[7]~9_combout  & ((\U_TOP|U_RAM|qspi_txd [0])))))

	.dataa(\U_TOP|U_RAM|addr [4]),
	.datab(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.datac(\U_TOP|U_RAM|qspi_txd[7]~9_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd [0]),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~10 .lut_mask = 16'h2F2C;
defparam \U_TOP|U_RAM|qspi_txd~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~11 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~11_combout  = (\U_TOP|U_RAM|qspi_txd~10_combout  & (((\U_TOP|U_CACHE|BUS_WDATA[4]~7_combout ) # (!\U_TOP|U_RAM|qspi_txd[7]~8_combout )))) # (!\U_TOP|U_RAM|qspi_txd~10_combout  & (\U_TOP|U_RAM|addr [12] & 
// ((\U_TOP|U_RAM|qspi_txd[7]~8_combout ))))

	.dataa(\U_TOP|U_RAM|addr [12]),
	.datab(\U_TOP|U_RAM|qspi_txd~10_combout ),
	.datac(\U_TOP|U_CACHE|BUS_WDATA[4]~7_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd[7]~8_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~11 .lut_mask = 16'hE2CC;
defparam \U_TOP|U_RAM|qspi_txd~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N16
fiftyfivenm_lcell_comb \U_TOP|U_RAM|qspi_txd~14 (
// Equation(s):
// \U_TOP|U_RAM|qspi_txd~14_combout  = (\U_TOP|U_RAM|qspi_txd~6_combout ) # ((\U_TOP|U_RAM|qspi_txd~52_combout  & \U_TOP|U_RAM|qspi_txd~11_combout ))

	.dataa(\U_TOP|U_RAM|qspi_txd~52_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|qspi_txd~6_combout ),
	.datad(\U_TOP|U_RAM|qspi_txd~11_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|qspi_txd~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd~14 .lut_mask = 16'hFAF0;
defparam \U_TOP|U_RAM|qspi_txd~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y2_N17
dffeas \U_TOP|U_RAM|qspi_txd[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|qspi_txd~14_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|qspi_txd[7]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|qspi_txd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|qspi_txd[4] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|qspi_txd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N4
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector17~0 (
// Equation(s):
// \U_TOP|U_RAM|Selector17~0_combout  = (\U_TOP|U_RAM|seq [0] & (((!\U_TOP|U_RAM|seq [2] & \U_TOP|U_RAM|Selector11~9_combout )))) # (!\U_TOP|U_RAM|seq [0] & (!\U_TOP|U_RAM|seq [3] & (\U_TOP|U_RAM|seq [2])))

	.dataa(\U_TOP|U_RAM|seq [3]),
	.datab(\U_TOP|U_RAM|seq [0]),
	.datac(\U_TOP|U_RAM|seq [2]),
	.datad(\U_TOP|U_RAM|Selector11~9_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector17~0 .lut_mask = 16'h1C10;
defparam \U_TOP|U_RAM|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N30
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector17~1 (
// Equation(s):
// \U_TOP|U_RAM|Selector17~1_combout  = (\U_TOP|U_RAM|seq [1] & (\U_TOP|U_RAM|state.100~q  & \U_TOP|U_RAM|Selector17~0_combout ))

	.dataa(gnd),
	.datab(\U_TOP|U_RAM|seq [1]),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Selector17~0_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector17~1 .lut_mask = 16'hC000;
defparam \U_TOP|U_RAM|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N6
fiftyfivenm_lcell_comb \U_TOP|U_RAM|QSPI_SIO_E~5 (
// Equation(s):
// \U_TOP|U_RAM|QSPI_SIO_E~5_combout  = (\U_TOP|U_RAM|Selector22~2_combout ) # ((\U_TOP|U_RAM|Decoder0~2_combout  & ((\U_TOP|U_RAM|state.100~q ) # (\U_TOP|U_RAM|state.011~q ))))

	.dataa(\U_TOP|U_RAM|Selector22~2_combout ),
	.datab(\U_TOP|U_RAM|state.100~q ),
	.datac(\U_TOP|U_RAM|state.011~q ),
	.datad(\U_TOP|U_RAM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|QSPI_SIO_E~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E~5 .lut_mask = 16'hFEAA;
defparam \U_TOP|U_RAM|QSPI_SIO_E~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N2
fiftyfivenm_lcell_comb \U_TOP|U_RAM|QSPI_SIO_E~3 (
// Equation(s):
// \U_TOP|U_RAM|QSPI_SIO_E~3_combout  = (\U_TOP|U_RAM|QSPI_SIO_E~5_combout ) # ((!\U_TOP|U_RAM|Selector17~1_combout  & (\U_TOP|U_RAM|QSPI_SIO_E~2_combout  & \U_TOP|U_RAM|QSPI_SIO_E [0])))

	.dataa(\U_TOP|U_RAM|Selector17~1_combout ),
	.datab(\U_TOP|U_RAM|QSPI_SIO_E~2_combout ),
	.datac(\U_TOP|U_RAM|QSPI_SIO_E [0]),
	.datad(\U_TOP|U_RAM|QSPI_SIO_E~5_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|QSPI_SIO_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E~3 .lut_mask = 16'hFF40;
defparam \U_TOP|U_RAM|QSPI_SIO_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N3
dffeas \U_TOP|U_RAM|QSPI_SIO_E[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|QSPI_SIO_E~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|QSPI_SIO_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E[0] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|QSPI_SIO_E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y2_N26
fiftyfivenm_lcell_comb \U_TOP|QSPI_SIO_E[0]~0 (
// Equation(s):
// \U_TOP|QSPI_SIO_E[0]~0_combout  = ((\U_TOP|U_RAM|qspi_txd [4]) # (!\U_TOP|U_RAM|QSPI_SIO_E [0])) # (!\RES_N~input_o )

	.dataa(\RES_N~input_o ),
	.datab(\U_TOP|U_RAM|qspi_txd [4]),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|QSPI_SIO_E [0]),
	.cin(gnd),
	.combout(\U_TOP|QSPI_SIO_E[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|QSPI_SIO_E[0]~0 .lut_mask = 16'hDDFF;
defparam \U_TOP|QSPI_SIO_E[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N8
fiftyfivenm_lcell_comb \U_TOP|U_RAM|Selector25~2 (
// Equation(s):
// \U_TOP|U_RAM|Selector25~2_combout  = (\U_TOP|U_RAM|Selector22~2_combout ) # ((\U_TOP|U_RAM|state.100~q  & \U_TOP|U_RAM|Decoder0~2_combout ))

	.dataa(\U_TOP|U_RAM|Selector22~2_combout ),
	.datab(gnd),
	.datac(\U_TOP|U_RAM|state.100~q ),
	.datad(\U_TOP|U_RAM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|Selector25~2 .lut_mask = 16'hFAAA;
defparam \U_TOP|U_RAM|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N24
fiftyfivenm_lcell_comb \U_TOP|U_RAM|QSPI_SIO_E[2]~4 (
// Equation(s):
// \U_TOP|U_RAM|QSPI_SIO_E[2]~4_combout  = (\U_TOP|U_RAM|qspi_txd_set_rdcmd~0_combout ) # ((\U_TOP|U_RAM|Selector13~4_combout ) # ((\U_TOP|U_RAM|Selector17~1_combout ) # (\U_TOP|U_RAM|Selector22~2_combout )))

	.dataa(\U_TOP|U_RAM|qspi_txd_set_rdcmd~0_combout ),
	.datab(\U_TOP|U_RAM|Selector13~4_combout ),
	.datac(\U_TOP|U_RAM|Selector17~1_combout ),
	.datad(\U_TOP|U_RAM|Selector22~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_RAM|QSPI_SIO_E[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E[2]~4 .lut_mask = 16'hFFFE;
defparam \U_TOP|U_RAM|QSPI_SIO_E[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N21
dffeas \U_TOP|U_RAM|QSPI_SIO_E[1] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|Selector25~2_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|QSPI_SIO_E[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|QSPI_SIO_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E[1] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|QSPI_SIO_E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N20
fiftyfivenm_lcell_comb \U_TOP|QSPI_SIO_E[1]~1 (
// Equation(s):
// \U_TOP|QSPI_SIO_E[1]~1_combout  = ((\U_TOP|U_RAM|qspi_txd [5]) # (!\U_TOP|U_RAM|QSPI_SIO_E [1])) # (!\RES_N~input_o )

	.dataa(gnd),
	.datab(\RES_N~input_o ),
	.datac(\U_TOP|U_RAM|QSPI_SIO_E [1]),
	.datad(\U_TOP|U_RAM|qspi_txd [5]),
	.cin(gnd),
	.combout(\U_TOP|QSPI_SIO_E[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|QSPI_SIO_E[1]~1 .lut_mask = 16'hFF3F;
defparam \U_TOP|QSPI_SIO_E[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N15
dffeas \U_TOP|U_RAM|QSPI_SIO_E[2] (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_RAM|Selector25~2_combout ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_RAM|QSPI_SIO_E[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|QSPI_SIO_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E[2] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|QSPI_SIO_E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N14
fiftyfivenm_lcell_comb \U_TOP|QSPI_SIO_E[2]~2 (
// Equation(s):
// \U_TOP|QSPI_SIO_E[2]~2_combout  = ((\U_TOP|U_RAM|qspi_txd [6]) # (!\U_TOP|U_RAM|QSPI_SIO_E [2])) # (!\RES_N~input_o )

	.dataa(gnd),
	.datab(\RES_N~input_o ),
	.datac(\U_TOP|U_RAM|QSPI_SIO_E [2]),
	.datad(\U_TOP|U_RAM|qspi_txd [6]),
	.cin(gnd),
	.combout(\U_TOP|QSPI_SIO_E[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|QSPI_SIO_E[2]~2 .lut_mask = 16'hFF3F;
defparam \U_TOP|QSPI_SIO_E[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N9
dffeas \U_TOP|U_RAM|QSPI_SIO_E[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_RAM|Selector25~2_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_RAM|QSPI_SIO_E[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_RAM|QSPI_SIO_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_RAM|QSPI_SIO_E[3] .is_wysiwyg = "true";
defparam \U_TOP|U_RAM|QSPI_SIO_E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
fiftyfivenm_lcell_comb \U_TOP|QSPI_SIO_E[3]~3 (
// Equation(s):
// \U_TOP|QSPI_SIO_E[3]~3_combout  = (\U_TOP|U_RAM|qspi_txd [7]) # ((!\U_TOP|U_RAM|QSPI_SIO_E [3]) # (!\RES_N~input_o ))

	.dataa(\U_TOP|U_RAM|qspi_txd [7]),
	.datab(\RES_N~input_o ),
	.datac(gnd),
	.datad(\U_TOP|U_RAM|QSPI_SIO_E [3]),
	.cin(gnd),
	.combout(\U_TOP|QSPI_SIO_E[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|QSPI_SIO_E[3]~3 .lut_mask = 16'hBBFF;
defparam \U_TOP|QSPI_SIO_E[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|shift_en_r (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|U_SASC_TOP|shift_en~q ),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|BRG|sio_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|shift_en_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|shift_en_r .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|shift_en_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~0 (
// Equation(s):
// \U_TOP|U_UART|din~0_combout  = (\U_TOP|U_CPU|Add8~18_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(\U_TOP|U_CPU|Add8~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~0 .lut_mask = 16'hAA00;
defparam \U_TOP|U_UART|din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|din[3]~1 (
// Equation(s):
// \U_TOP|U_UART|din[3]~1_combout  = (\U_TOP|U_UART|rxd_dphase~q  & (\U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout  & (!\U_TOP|U_UART|txd_dphase~q  & !\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q )))

	.dataa(\U_TOP|U_UART|rxd_dphase~q ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|rx_we~0_combout ),
	.datac(\U_TOP|U_UART|txd_dphase~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|rx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din[3]~1 .lut_mask = 16'h0008;
defparam \U_TOP|U_UART|din[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|din[3]~2 (
// Equation(s):
// \U_TOP|U_UART|din[3]~2_combout  = (!\U_TOP|U_UART|din[3]~1_combout  & (((!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout )) # (!\U_TOP|U_UART|txd_dphase~q )))

	.dataa(\U_TOP|U_UART|din[3]~1_combout ),
	.datab(\U_TOP|U_UART|txd_dphase~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|empty~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|gb~q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din[3]~2 .lut_mask = 16'h1555;
defparam \U_TOP|U_UART|din[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \U_TOP|U_UART|din[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout  = (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0] & (\U_TOP|U_UART|we~0_combout  & !\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datac(\U_TOP|U_UART|we~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36 .lut_mask = 16'h0030;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N3
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~0 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~0 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8feeder_combout  = \U_TOP|U_UART|din [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|din [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0] & (\U_TOP|U_UART|we~0_combout  & !\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datac(\U_TOP|U_UART|we~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35 .lut_mask = 16'h00C0;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0])) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~0_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~0_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~8_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32 .lut_mask = 16'hDC98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0] & (\U_TOP|U_UART|we~0_combout  & \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datac(\U_TOP|U_UART|we~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37 .lut_mask = 16'hC000;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N3
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~24 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~24 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout  = (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0] & (\U_TOP|U_UART|we~0_combout  & \U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]))

	.dataa(gnd),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [0]),
	.datac(\U_TOP|U_UART|we~0_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|wp [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34 .lut_mask = 16'h3000;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y4_N9
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~16 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~16 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N2
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32_combout  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~24_q )) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32_combout  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~16_q ))))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32_combout ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~32_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~24_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~16_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~3 (
// Equation(s):
// \U_TOP|U_UART|din~3_combout  = (\U_TOP|U_CPU|Add8~19_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|Add8~19_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~3 .lut_mask = 16'hCC00;
defparam \U_TOP|U_UART|din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \U_TOP|U_UART|din[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~3_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N15
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~1 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~1 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~17 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~17 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]) # ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~17_q )))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & 
// (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~1_q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~1_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~17_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38 .lut_mask = 16'hBA98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~9 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~9 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N15
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~25 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~25 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38_combout  & (((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~25_q ) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0])))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~9_q  & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~38_combout ),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~9_q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~25_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39 .lut_mask = 16'hE4AA;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~5 (
// Equation(s):
// \U_TOP|U_UART|din~5_combout  = (\U_TOP|U_CPU|Add8~21_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|Add8~21_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~5 .lut_mask = 16'hCC00;
defparam \U_TOP|U_UART|din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \U_TOP|U_UART|din[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~5_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~3 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~3 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~19 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~19 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]) # ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~19_q )))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & 
// (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~3_q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~3_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~19_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42 .lut_mask = 16'hBA98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N7
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~27 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~27 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~11 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~11 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N6
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42_combout  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~27_q )) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42_combout  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~11_q ))))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42_combout ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~42_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~27_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~11_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~6 (
// Equation(s):
// \U_TOP|U_UART|din~6_combout  = (\U_TOP|U_CPU|Add8~23_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(gnd),
	.datab(\U_TOP|U_CPU|Add8~23_combout ),
	.datac(gnd),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~6 .lut_mask = 16'hCC00;
defparam \U_TOP|U_UART|din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N9
dffeas \U_TOP|U_UART|din[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~6_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N27
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~4 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~4 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12feeder_combout  = \U_TOP|U_UART|din [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|din [4]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N9
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0])) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~4_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~4_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~12_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44 .lut_mask = 16'hDC98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~28 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~28 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~20 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~20 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44_combout  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~28_q )) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44_combout  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~20_q ))))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44_combout ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~44_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~28_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~20_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N14
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~9 (
// Equation(s):
// \U_TOP|U_UART|din~9_combout  = (\U_TOP|U_CPU|Add8~17_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Add8~17_combout ),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~9 .lut_mask = 16'hF000;
defparam \U_TOP|U_UART|din~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N15
dffeas \U_TOP|U_UART|din[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~9_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[7] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~7 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~7 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~23 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~23 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]) # ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~23_q )))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & 
// (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~7_q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~7_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~23_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50 .lut_mask = 16'hBA98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N23
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~31 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~31 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15feeder_combout  = \U_TOP|U_UART|din [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|din [7]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N29
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50_combout  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~31_q )) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50_combout  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15_q ))))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50_combout ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~50_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~31_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~15_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~24 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~24_combout  = ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51_combout ) # (!\U_TOP|U_UART|BRG|sio_ce~q )) # (!\U_TOP|U_UART|U_SASC_TOP|load~q )

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~24 .lut_mask = 16'hF7F7;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N31
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[8] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[8] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~8 (
// Equation(s):
// \U_TOP|U_UART|din~8_combout  = (\U_TOP|U_CPU|Add8~14_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Add8~14_combout ),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~8 .lut_mask = 16'hF000;
defparam \U_TOP|U_UART|din~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N27
dffeas \U_TOP|U_UART|din[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~8_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[6] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~22 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~22 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y4_N27
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~30 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~30 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~6 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~6 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14feeder_combout  = \U_TOP|U_UART|din [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|din [6]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0])) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~6_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~6_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~14_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48 .lut_mask = 16'hDC98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48_combout  & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~30_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48_combout  & 
// (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~22_q )))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48_combout ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~22_q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~30_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~48_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49 .lut_mask = 16'hF588;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~23 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~23_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & ((\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49_combout ))) # (!\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|hold_reg [8])))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|load~q  & (((\U_TOP|U_UART|U_SASC_TOP|hold_reg [8]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|hold_reg [8]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~49_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~23 .lut_mask = 16'hF870;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[7] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[7] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N4
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~7 (
// Equation(s):
// \U_TOP|U_UART|din~7_combout  = (\U_TOP|U_CPU|Add8~22_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(\U_TOP|U_CPU|Add8~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~7 .lut_mask = 16'hAA00;
defparam \U_TOP|U_UART|din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \U_TOP|U_UART|din[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~7_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~5 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~5 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N5
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~21 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~21 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]) # ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~21_q )))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & 
// (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~5_q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~5_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~21_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46 .lut_mask = 16'hBA98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N31
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~29 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~29 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13feeder_combout  = \U_TOP|U_UART|din [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|din [5]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N21
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46_combout  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~29_q )) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46_combout  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13_q ))))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46_combout ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~46_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~29_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~13_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~22 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~22_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & ((\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47_combout ))) # (!\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|hold_reg [7])))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|load~q  & (((\U_TOP|U_UART|U_SASC_TOP|hold_reg [7]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|hold_reg [7]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~47_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~22 .lut_mask = 16'hF870;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[6] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[6] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N16
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~21 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~21_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & ((\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45_combout )) # (!\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|hold_reg [6]))))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|load~q  & (((\U_TOP|U_UART|U_SASC_TOP|hold_reg [6]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~45_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|hold_reg [6]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~21 .lut_mask = 16'hF780;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[5] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[5] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N22
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~20 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~20_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & ((\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43_combout )) # (!\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|hold_reg [5]))))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|load~q  & (((\U_TOP|U_UART|U_SASC_TOP|hold_reg [5]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~43_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|hold_reg [5]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~20 .lut_mask = 16'hF780;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N23
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[4] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[4] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|din~4 (
// Equation(s):
// \U_TOP|U_UART|din~4_combout  = (\U_TOP|U_CPU|Add8~20_combout  & \U_TOP|U_UART|txd_aphase~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_TOP|U_CPU|Add8~20_combout ),
	.datad(\U_TOP|U_UART|txd_aphase~2_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|din~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|din~4 .lut_mask = 16'hF000;
defparam \U_TOP|U_UART|din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \U_TOP|U_UART|din[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|din~4_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|din[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|din[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|din[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~2 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~2 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10feeder (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10feeder_combout  = \U_TOP|U_UART|din [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_TOP|U_UART|din [2]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10feeder .lut_mask = 16'hFF00;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10 (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N18
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0])) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10_q ))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~2_q ))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [0]),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~2_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~10_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40 .lut_mask = 16'hDC98;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y4_N11
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~26 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~26 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N17
dffeas \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~18 (
	.clk(\CLK~input_o ),
	.d(gnd),
	.asdata(\U_TOP|U_UART|din [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~18 .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41_combout  = (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40_combout  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~26_q )) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40_combout  & 
// ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~18_q ))))) # (!\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1] & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40_combout ))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|rp [1]),
	.datab(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~40_combout ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~26_q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~18_q ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41 .lut_mask = 16'hE6C4;
defparam \U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N28
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~19 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~19_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & ((\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41_combout ))) # (!\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|hold_reg [4])))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|load~q  & (((\U_TOP|U_UART|U_SASC_TOP|hold_reg [4]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|hold_reg [4]),
	.datad(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~41_combout ),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~19 .lut_mask = 16'hF870;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[3] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[3] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N0
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~18 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~18_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & ((\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39_combout )) # (!\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|hold_reg [3]))))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|load~q  & (((\U_TOP|U_UART|U_SASC_TOP|hold_reg [3]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~39_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|hold_reg [3]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~18 .lut_mask = 16'hF780;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N1
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[2] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[2] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N12
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~17 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~17_combout  = (\U_TOP|U_UART|U_SASC_TOP|load~q  & ((\U_TOP|U_UART|BRG|sio_ce~q  & (\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33_combout )) # (!\U_TOP|U_UART|BRG|sio_ce~q  & ((\U_TOP|U_UART|U_SASC_TOP|hold_reg [2]))))) # 
// (!\U_TOP|U_UART|U_SASC_TOP|load~q  & (((\U_TOP|U_UART|U_SASC_TOP|hold_reg [2]))))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(\U_TOP|U_UART|U_SASC_TOP|tx_fifo|mem~33_combout ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|hold_reg [2]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~17 .lut_mask = 16'hF780;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N13
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[1] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[1] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N8
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|hold_reg~16 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|hold_reg~16_combout  = (\U_TOP|U_UART|U_SASC_TOP|hold_reg [1] & ((!\U_TOP|U_UART|BRG|sio_ce~q ) # (!\U_TOP|U_UART|U_SASC_TOP|load~q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|load~q ),
	.datab(\U_TOP|U_UART|BRG|sio_ce~q ),
	.datac(gnd),
	.datad(\U_TOP|U_UART|U_SASC_TOP|hold_reg [1]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|hold_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~16 .lut_mask = 16'h7700;
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y4_N9
dffeas \U_TOP|U_UART|U_SASC_TOP|hold_reg[0] (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|hold_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|U_SASC_TOP|tx_bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|hold_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[0] .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|hold_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
fiftyfivenm_lcell_comb \U_TOP|U_UART|U_SASC_TOP|txd_o~0 (
// Equation(s):
// \U_TOP|U_UART|U_SASC_TOP|txd_o~0_combout  = (!\U_TOP|U_UART|U_SASC_TOP|hold_reg [0] & ((\U_TOP|U_UART|U_SASC_TOP|shift_en_r~q ) # (\U_TOP|U_UART|U_SASC_TOP|shift_en~q )))

	.dataa(\U_TOP|U_UART|U_SASC_TOP|shift_en_r~q ),
	.datab(gnd),
	.datac(\U_TOP|U_UART|U_SASC_TOP|shift_en~q ),
	.datad(\U_TOP|U_UART|U_SASC_TOP|hold_reg [0]),
	.cin(gnd),
	.combout(\U_TOP|U_UART|U_SASC_TOP|txd_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|txd_o~0 .lut_mask = 16'h00FA;
defparam \U_TOP|U_UART|U_SASC_TOP|txd_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \U_TOP|U_UART|U_SASC_TOP|txd_o (
	.clk(\CLK~input_o ),
	.d(\U_TOP|U_UART|U_SASC_TOP|txd_o~0_combout ),
	.asdata(vcc),
	.clrn(\RES_N~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_TOP|U_UART|BRG|sio_ce~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_TOP|U_UART|U_SASC_TOP|txd_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_TOP|U_UART|U_SASC_TOP|txd_o .is_wysiwyg = "true";
defparam \U_TOP|U_UART|U_SASC_TOP|txd_o .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \QSPI_CS_N~input (
	.i(QSPI_CS_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\QSPI_CS_N~input_o ));
// synopsys translate_off
defparam \QSPI_CS_N~input .bus_hold = "false";
defparam \QSPI_CS_N~input .listen_to_nsleep_signal = "false";
defparam \QSPI_CS_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \QSPI_SCK~input (
	.i(QSPI_SCK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\QSPI_SCK~input_o ));
// synopsys translate_off
defparam \QSPI_SCK~input .bus_hold = "false";
defparam \QSPI_SCK~input .listen_to_nsleep_signal = "false";
defparam \QSPI_SCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign UART_TXD = \UART_TXD~output_o ;

assign LED = \LED~output_o ;

assign QSPI_CS_N = \QSPI_CS_N~output_o ;

assign QSPI_SCK = \QSPI_SCK~output_o ;

assign QSPI_SIO[0] = \QSPI_SIO[0]~output_o ;

assign QSPI_SIO[1] = \QSPI_SIO[1]~output_o ;

assign QSPI_SIO[2] = \QSPI_SIO[2]~output_o ;

assign QSPI_SIO[3] = \QSPI_SIO[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
