#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x155123370 .scope module, "MAC" "MAC" 2 11;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 19 "out";
RS_0x148030010 .resolv tri, L_0x15500b100, L_0x15500b240;
L_0x15500b240 .functor BUFZ 19, RS_0x148030010, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x1550083b0_0 .net/s *"_ivl_0", 18 0, L_0x15500abd0;  1 drivers
L_0x138008010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x155008470_0 .net *"_ivl_11", 2 0, L_0x138008010;  1 drivers
v0x155008520_0 .net/s *"_ivl_2", 18 0, L_0x15500ac90;  1 drivers
v0x1550085e0_0 .net *"_ivl_7", 15 0, L_0x15500aed0;  1 drivers
v0x155008690_0 .net8/s "add_out", 18 0, RS_0x148030010;  2 drivers
o0x148030250 .functor BUFZ 1, C4<z>; HiZ drive
v0x155008770_0 .net "clk", 0 0, o0x148030250;  0 drivers
o0x148030280 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x155008800_0 .net/s "inA", 7 0, o0x148030280;  0 drivers
o0x1480302b0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1550088b0_0 .net/s "inB", 7 0, o0x1480302b0;  0 drivers
o0x1480300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155008960_0 .net "macc_clear", 0 0, o0x1480300a0;  0 drivers
RS_0x148030040 .resolv tri, L_0x15500ad70, L_0x15500af70;
v0x155008a90_0 .net8/s "mult_out", 18 0, RS_0x148030040;  2 drivers
v0x155008b20_0 .net/s "mux_out", 18 0, L_0x15500b330;  1 drivers
v0x155008bb0_0 .var/s "out", 18 0;
E_0x155121580 .event posedge, v0x155008770_0;
L_0x15500abd0 .extend/s 19, o0x148030280;
L_0x15500ac90 .extend/s 19, o0x1480302b0;
L_0x15500ad70 .arith/mult 19, L_0x15500abd0, L_0x15500ac90;
L_0x15500aed0 .part RS_0x148030040, 0, 16;
L_0x15500af70 .concat [ 16 3 0 0], L_0x15500aed0, L_0x138008010;
L_0x15500b100 .arith/sum 19, RS_0x148030040, v0x155008bb0_0;
S_0x155120770 .scope module, "mux0" "mux2x1" 2 34, 2 1 0, S_0x155123370;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x155127300_0 .net8/s "a", 18 0, RS_0x148030010;  alias, 2 drivers
v0x155008130_0 .net8/s "b", 18 0, RS_0x148030040;  alias, 2 drivers
v0x1550081f0_0 .net/s "muxout", 18 0, L_0x15500b330;  alias, 1 drivers
v0x1550082b0_0 .net "sel", 0 0, o0x1480300a0;  alias, 0 drivers
L_0x15500b330 .functor MUXZ 19, RS_0x148030010, RS_0x148030040, o0x1480300a0, C4<>;
S_0x155121990 .scope module, "tb_matrix_multiplier" "tb_matrix_multiplier" 2 100;
 .timescale 0 0;
v0x15500a430_0 .var "clk", 0 0;
v0x15500a4c0_0 .var/i "i", 31 0;
v0x15500a550_0 .var/i "j", 31 0;
v0x15500a5f0_0 .var/i "k", 31 0;
v0x15500a6a0 .array/s "matrixA", 0 63, 7 0;
v0x15500a780 .array/s "matrixB", 0 63, 7 0;
v0x15500a820 .array/s "matrixC", 0 63, 18 0;
v0x15500a8c0_0 .var/s "ram_a_data_in", 1215 0;
v0x15500a9a0_0 .var/s "ram_b_data_in", 1215 0;
v0x15500aab0_0 .net/s "ram_out", 1215 0, L_0x15500b3d0;  1 drivers
v0x15500ab40_0 .var "reset", 0 0;
S_0x155008cd0 .scope module, "DUT" "toplevel" 2 116, 2 63 0, S_0x155121990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in_A";
    .port_info 3 /INPUT 1216 "data_in_B";
    .port_info 4 /OUTPUT 1216 "data_out";
L_0x15500b3d0 .functor BUFZ 1216, v0x15500a0b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x155009ba0_0 .net "clk", 0 0, v0x15500a430_0;  1 drivers
v0x155009c80_0 .net/s "data_in_A", 1215 0, v0x15500a8c0_0;  1 drivers
v0x155009d10_0 .net/s "data_in_B", 1215 0, v0x15500a9a0_0;  1 drivers
v0x155009de0_0 .net/s "data_out", 1215 0, L_0x15500b3d0;  alias, 1 drivers
v0x155009e70_0 .var/i "i", 31 0;
v0x155009f50_0 .var/i "j", 31 0;
v0x15500a000_0 .var/i "k", 31 0;
v0x15500a0b0_0 .var/s "product", 1215 0;
v0x15500a160_0 .net/s "ram_out_A", 1215 0, v0x155009470_0;  1 drivers
v0x15500a290_0 .net/s "ram_out_B", 1215 0, v0x155009a50_0;  1 drivers
v0x15500a320_0 .net "rst", 0 0, v0x15500ab40_0;  1 drivers
S_0x155008f50 .scope module, "RAM_A" "matrix_RAM" 2 76, 2 46 0, S_0x155008cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_0x155009120 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000010011>;
v0x155009320_0 .net "clk", 0 0, v0x15500a430_0;  alias, 1 drivers
v0x1550093d0_0 .net/s "data_in", 1215 0, v0x15500a8c0_0;  alias, 1 drivers
v0x155009470_0 .var/s "data_out", 1215 0;
v0x155009500_0 .net "rst", 0 0, v0x15500ab40_0;  alias, 1 drivers
E_0x1550092c0 .event posedge, v0x155009320_0;
S_0x1550095c0 .scope module, "RAM_B" "matrix_RAM" 2 77, 2 46 0, S_0x155008cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_0x155009790 .param/l "WIDTH" 0 2 46, +C4<00000000000000000000000000010011>;
v0x155009910_0 .net "clk", 0 0, v0x15500a430_0;  alias, 1 drivers
v0x1550099c0_0 .net/s "data_in", 1215 0, v0x15500a9a0_0;  alias, 1 drivers
v0x155009a50_0 .var/s "data_out", 1215 0;
v0x155009ae0_0 .net "rst", 0 0, v0x15500ab40_0;  alias, 1 drivers
    .scope S_0x155123370;
T_0 ;
    %wait E_0x155121580;
    %load/vec4 v0x155008960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x155008bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x155008b20_0;
    %assign/vec4 v0x155008bb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155008f50;
T_1 ;
    %wait E_0x1550092c0;
    %load/vec4 v0x155009500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v0x155009470_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1550093d0_0;
    %assign/vec4 v0x155009470_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1550095c0;
T_2 ;
    %wait E_0x1550092c0;
    %load/vec4 v0x155009ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v0x155009a50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1550099c0_0;
    %assign/vec4 v0x155009a50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x155008cd0;
T_3 ;
    %wait E_0x1550092c0;
    %load/vec4 v0x15500a320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v0x15500a0b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155009e70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x155009e70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155009f50_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x155009f50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.5, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x155009e70_0;
    %muli 8, 0, 32;
    %load/vec4 v0x155009f50_0;
    %add;
    %muli 19, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x15500a0b0_0, 4, 19;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15500a000_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x15500a000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x15500a0b0_0;
    %load/vec4 v0x155009e70_0;
    %muli 8, 0, 32;
    %load/vec4 v0x155009f50_0;
    %add;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500a160_0;
    %load/vec4 v0x155009f50_0;
    %load/vec4 v0x15500a000_0;
    %muli 8, 0, 32;
    %add;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500a290_0;
    %load/vec4 v0x15500a000_0;
    %load/vec4 v0x155009e70_0;
    %muli 8, 0, 32;
    %add;
    %muli 19, 0, 32;
    %part/s 19;
    %mul;
    %add;
    %load/vec4 v0x155009e70_0;
    %muli 8, 0, 32;
    %load/vec4 v0x155009f50_0;
    %add;
    %muli 19, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x15500a0b0_0, 4, 19;
    %load/vec4 v0x15500a000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15500a000_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %load/vec4 v0x155009f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155009f50_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %load/vec4 v0x155009e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155009e70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155121990;
T_4 ;
    %vpi_call 2 126 "$readmemb", "ram_a_init.txt", v0x15500a6a0 {0 0 0};
    %vpi_call 2 127 "$readmemb", "ram_b_init.txt", v0x15500a780 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x15500a4c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x15500a4c0_0;
    %load/vec4a v0x15500a6a0, 4;
    %pad/s 19;
    %load/vec4 v0x15500a4c0_0;
    %muli 19, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x15500a8c0_0, 4, 19;
    %ix/getv/s 4, v0x15500a4c0_0;
    %load/vec4a v0x15500a780, 4;
    %pad/s 19;
    %load/vec4 v0x15500a4c0_0;
    %muli 19, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x15500a9a0_0, 4, 19;
    %load/vec4 v0x15500a4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15500ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15500a430_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1550092c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15500ab40_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1550092c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 2000, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1550092c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x15500a4c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15500a550_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x15500a550_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x15500a4c0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x15500a550_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x15500a820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15500a5f0_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x15500a5f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x15500a4c0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x15500a550_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %load/vec4 v0x15500a550_0;
    %load/vec4 v0x15500a5f0_0;
    %muli 8, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a6a0, 4;
    %pad/s 19;
    %load/vec4 v0x15500a5f0_0;
    %load/vec4 v0x15500a4c0_0;
    %muli 8, 0, 32;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a780, 4;
    %pad/s 19;
    %mul;
    %add;
    %load/vec4 v0x15500a4c0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x15500a550_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x15500a820, 4, 0;
    %load/vec4 v0x15500a5f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15500a5f0_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %load/vec4 v0x15500a550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15500a550_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %load/vec4 v0x15500a4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %vpi_call 2 156 "$display", "\012Expected Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
T_4.14 ;
    %load/vec4 v0x15500a4c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.15, 5;
    %load/vec4 v0x15500a4c0_0;
    %addi 8, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %load/vec4 v0x15500a4c0_0;
    %addi 16, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %load/vec4 v0x15500a4c0_0;
    %addi 24, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %load/vec4 v0x15500a4c0_0;
    %addi 32, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %load/vec4 v0x15500a4c0_0;
    %addi 40, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %load/vec4 v0x15500a4c0_0;
    %addi 48, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %load/vec4 v0x15500a4c0_0;
    %addi 56, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x15500a820, 4;
    %vpi_call 2 158 "$display", &A<v0x15500a820, v0x15500a4c0_0 >, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {7 0 0};
    %load/vec4 v0x15500a4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %vpi_call 2 161 "$display", "\012Generated Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
T_4.16 ;
    %load/vec4 v0x15500a4c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.17, 5;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %addi 8, 0, 32;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %addi 16, 0, 32;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %addi 24, 0, 32;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %addi 32, 0, 32;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %addi 40, 0, 32;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %addi 48, 0, 32;
    %muli 19, 0, 32;
    %part/s 19;
    %load/vec4 v0x15500aab0_0;
    %load/vec4 v0x15500a4c0_0;
    %addi 56, 0, 32;
    %muli 19, 0, 32;
    %part/s 19;
    %vpi_call 2 163 "$display", S<7,vec4,u19>, S<6,vec4,u19>, S<5,vec4,u19>, S<4,vec4,u19>, S<3,vec4,u19>, S<2,vec4,u19>, S<1,vec4,u19>, S<0,vec4,u19> {8 0 0};
    %load/vec4 v0x15500a4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15500a4c0_0, 0, 32;
    %jmp T_4.16;
T_4.17 ;
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x155121990;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0x15500a430_0;
    %inv;
    %store/vec4 v0x15500a430_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb2.v";
