# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab5_v1/lab5_v1.srcs/sources_1/new/PC.v" \
"../../../../lab6.srcs/sources_1/new/PC_Adder.v" \
"../../../../../lab5_v1/lab5_v1.srcs/sources_1/new/adder.v" \
"../../../../lab6.srcs/sim_1/new/PC_Adder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
