================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.4
  Build date: Mon Dec 09 17:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2013.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'bliang' on host 'ceca7.site' (Linux_x86_64 version 3.7.10-1.40-default) on Thu Jan 08 21:51:09 CST 2015
            in directory '/home/bliang/vivado/HLSWiBench/TransformPrecoding'
@I [HLS-10] Opening and resetting project '/home/bliang/vivado/HLSWiBench/TransformPrecoding/tp_prj'.
@I [HLS-10] Adding design file 'TransformPrecoder.cpp' to the project.
@I [HLS-10] Adding design file 'fft.cpp' to the project.
@I [HLS-10] Adding test bench file 'TransformPreMain.cpp' to the project.
@I [HLS-10] Adding test bench file 'TransformPrecoderInputReal' to the project.
@I [HLS-10] Adding test bench file 'TransformPrecoderInputImag' to the project.
@I [HLS-10] Adding test bench file '../GeneralFunc.cpp' to the project.
@I [HLS-10] Adding test bench file '../gauss.cpp' to the project.
@I [HLS-10] Adding test bench file '../lte_phy.cpp' to the project.
@I [HLS-10] Opening and resetting solution '/home/bliang/vivado/HLSWiBench/TransformPrecoding/tp_prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Importing test bench file '../lte_phy.cpp' ... 
@I [HLS-10] Importing test bench file '../gauss.cpp' ... 
@I [HLS-10] Importing test bench file '../GeneralFunc.cpp' ... 
@I [HLS-10] Importing test bench file 'TransformPrecoderInputImag' ... 
@I [HLS-10] Importing test bench file 'TransformPrecoderInputReal' ... 
@I [HLS-10] Importing test bench file 'TransformPreMain.cpp' ... 
@I [HLS-10] Analyzing design file 'fft.cpp' ... 
@I [HLS-10] Analyzing design file 'TransformPrecoder.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<79, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'hls::cordic::cordic_circ_v1<78, 78, 0, 0, 0, ap_fixed<79, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<79, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'hls::cordic::cordic_circ_v1<78, 78, 0, 0, 0, ap_fixed<79, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::convToDouble<78>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::convToDouble<78>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::convToDouble<78>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<78, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::convToDouble<78>' ().
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] /proj/buildscratch/builds/2013.4/continuous/20131209165331/src/products/hls/hls_lib/src/hls/hls_big_mult.h:222: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [XFORM-502] Unrolling all loops for pipelining in function 'BitReverse' (fft.cpp:69).
@I [XFORM-501] Unrolling loop 'Loop-1' (fft.cpp:74) in function 'BitReverse' completely.
@I [XFORM-602] Inlining function 'fp_struct<double>::expv' into 'hls::convToInt<78>' () automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' () automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' () automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::convToDouble<78>' () automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::nan' () automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cordic::sin_cos_range_redux_cordic' () automatically.
@I [XFORM-602] Inlining function 'log2' into 'fft_iter' (fft.cpp:159) automatically.
@I [XFORM-602] Inlining function 'pow2' into 'fft_iter' (fft.cpp:174) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (fft.cpp:69:27) to (fft.cpp:82:2) in function 'BitReverse'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::sin_cos_range_redux_cordic'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::cordic::sin_cos_range_redux_cordic'... converting 17 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::convToDouble<78>'... converting 7 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::big_mult_v3<94, 17>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::big_mult_v3<94, 17>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::big_mult_v3small<125, 53, 17>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::big_mult_v3small<125, 53, 17>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (fft.cpp:160:18) to (fft.cpp:172:21) in function 'fft_iter'... converting 2 basic blocks.
@I [XFORM-541] Flattening a loop nest 'TransformPrecoding_loop1' (TransformPrecoder.cpp:13) in function 'TransformPrecoding'.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'pDataMatrix' (TransformPrecoder.cpp:7) in loop (TransformPrecoder.cpp:13).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'y' (fft.cpp:150) in loop (fft.cpp:87).
@I [HLS-111] Elapsed time: 13.84 seconds; current memory usage: 415 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'TransformPrecoding' ...
@W [SYN-103] Legalizing function name 'big_mult_v3small<125,53,17>' to 'big_mult_v3small_125_53_17_s'.
@W [SYN-103] Legalizing function name 'big_mult_v3<94,17>' to 'big_mult_v3_94_17_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'big_mult_v3small_125_53_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 416 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'big_mult_v3small_125_53_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 416 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'big_mult_v3_94_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.2 seconds; current memory usage: 416 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'big_mult_v3_94_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 417 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sin_cos_range_redux_cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.3 seconds; current memory usage: 418 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sin_cos_range_redux_cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 419 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fft_iter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'fft_iteration3'.
@W [SCHED-69] Unable to schedule 'load' operation ('xr', fft.cpp:193) on array 'y' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 4, Depth: 24.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.34 seconds; current memory usage: 419 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fft_iter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 420 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'TransformPrecoding' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'TransformPrecoding_loop3'.
@W [SCHED-69] Unable to schedule 'load' operation ('pDataMatrix_load_1', TransformPrecoder.cpp:34) on array 'pDataMatrix' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 34.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 421 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'TransformPrecoding' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 421 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'big_mult_v3small_125_53_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'TransformPrecoding_mul_70s_53ns_70_15': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'big_mult_v3small_125_53_17_s'.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 422 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'big_mult_v3_94_17_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'TransformPrecoding_mul_34s_34s_34_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'big_mult_v3_94_17_s'.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 424 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sin_cos_range_redux_cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'sin_cos_range_redux_cordic'.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 427 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fft_iter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'TransformPrecoding_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_fmul_32ns_32ns_32_4_max_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_fpext_32ns_64_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_fptrunc_64ns_32_3': 2 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_sitodp_64s_64_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fft_iter'.
@I [HLS-111] Elapsed time: 0.37 seconds; current memory usage: 431 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'TransformPrecoding' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'TransformPrecoding/pInpSeq' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'TransformPrecoding/pDataMatrix' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'TransformPrecoding/NumLayer' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'TransformPrecoding/MDFT' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'TransformPrecoding' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'TransformPrecoding/NumLayer' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Generating core module 'TransformPrecoding_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_fsqrt_32ns_32ns_32_12': 1 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_mul_6s_32s_32_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'TransformPrecoding_sitofp_64s_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'TransformPrecoding'.
@I [HLS-111] Elapsed time: 0.27 seconds; current memory usage: 434 MB.
@I [RTMG-282] Generating pipelined core: 'TransformPrecoding_mul_70s_53ns_70_15_MulnS_0'
@I [RTMG-278] Implementing memory 'big_mult_v3small_125_53_17_s_pp_V_ram' using block RAMs.
@I [RTMG-282] Generating pipelined core: 'TransformPrecoding_mul_34s_34s_34_6_MulnS_1'
@I [RTMG-278] Implementing memory 'big_mult_v3_94_17_s_pp_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'big_mult_v3_94_17_s_pps_V_ram' using block RAMs.
@I [RTMG-279] Implementing memory 'sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'TransformPrecoding_mul_6s_32s_32_3_Mul3S_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'TransformPrecoding'.
@I [WVHDL-304] Generating RTL VHDL for 'TransformPrecoding'.
@I [WVLOG-307] Generating RTL Verilog for 'TransformPrecoding'.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc/bin/g++"
   Compiling gauss.cpp_pre.cpp.tb.cpp
   Compiling TransformPreMain.cpp_pre.cpp.tb.cpp
   Compiling apatb_TransformPrecoding.cpp
   Compiling lte_phy.cpp_pre.cpp.tb.cpp
   Compiling fft.cpp_pre.cpp.tb.cpp
   Compiling GeneralFunc.cpp_pre.cpp.tb.cpp
   Compiling TransformPrecoder.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 
Transform Precoder starts
Transform Precoder ends
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2013.4/lnx64/tools/gcc/bin/g++"
   Compiling big_mult_v3_94_17_s_pps_V.cpp
   Compiling TransformPrecoding.autotb.cpp
   Compiling sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.cpp
   Compiling big_mult_v3_94_17_s_pp_V.cpp
   Compiling big_mult_v3small_125_53_17_s.cpp
   Compiling big_mult_v3_94_17_s.cpp
   Compiling fft_iter.cpp
   Compiling AESL_automem_pDataMatrix.cpp
   Compiling TransformPrecoding.cpp
   Compiling sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.cpp
   Compiling sin_cos_range_redux_cordic.cpp
   Compiling big_mult_v3small_125_53_17_s_pp_V.cpp
   Generating cosim.sc.exe
@I [SIM-11] Starting SystemC simulation ...

             SystemC 2.3.0-ASI --- May 15 2013 06:32:03
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.

Info: /OSCI/SystemC: Simulation stopped by user.
@I [SIM-316] Starting C post checking ...
Transform Precoder starts
Transform Precoder ends
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_fdiv_14_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_fdiv_14_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_ddiv_29_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_ddiv_29_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_fpext_1_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_fpext_1_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_sitofp_4_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_sitofp_4_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_fptrunc_1_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_fptrunc_1_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_sitodp_4_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_sitodp_4_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_fmul_2_max_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_fmul_2_max_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_fsqrt_10_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_fsqrt_10_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TransformPrecoding_ap_faddfsub_3_full_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TransformPrecoding_ap_faddfsub_3_full_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [Common 17-206] Exiting Vivado at Thu Jan  8 21:54:21 2015...
@I [HLS-112] Total elapsed time: 222.315 seconds; peak memory usage: 434 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
