# RISC-V CPU

Here's a naive RISC-V CPU with 5-stage pipelining, implemented in Verilog HDL.

### Full Report

My full [report](https://github.com/Jiaxin-Lu/RISCV-CPU/blob/master/doc/report.md)

### Features

| Features |Simulation| FPGA |
|:---:|:--:|:---: |
|5-stage pipeline| DONE | DONE |
|icache| DONE | DONE |
|BHT&BTB| DONE |  |


