<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->
<CLIPDeclaration Name="PXIe7903_100GbE">
    <FormatVersion>4.3</FormatVersion>
    <Description/>
    <TopLevelEntityAndArchitecture>
        <SynthesisModel>
            <Entity>PXIe7903_100GbE</Entity>
            <Architecture>rtl</Architecture>
        </SynthesisModel>
        <SimulationModel>
            <Entity>PXIe7903_100GbE</Entity>
            <Architecture>rtl</Architecture>
        </SimulationModel>
    </TopLevelEntityAndArchitecture>
    <CompatibleCLIPSocketList>
        <Socket>FlexRIOIoSocketType7_v1</Socket>
    </CompatibleCLIPSocketList>
    <SupportedDeviceFamilies>VirtexUltraScalePlus</SupportedDeviceFamilies>
    <PortsEnabledList>
      <Port>IOModuleTx{0..3}</Port>
      <Port>IOModuleTx{15..8}</Port>
      <Port>IOModuleTx{35..32}</Port>
      <Port>IOModuleTx{47..40}</Port>

      <Port>IOModuleRx{0..3}</Port>
      <Port>IOModuleRx{15..8}</Port>
      <Port>IOModuleRx{35..32}</Port>
      <Port>IOModuleRx{47..40}</Port>
    </PortsEnabledList>
    <InterfaceList>
        <Interface Name="LabVIEW">
            <InterfaceType>LabVIEW</InterfaceType>
            <SignalList>
                <Signal Name="Top Level Clock To Clip">
                    <HDLName>TopLevelClk80</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
                    <FreqInHertz>
                        <Max>80.0000M</Max>
                        <Min>80.0000M</Min>
                    </FreqInHertz>
                    <SpecificTargetClock>80 MHz Clock</SpecificTargetClock>
                </Signal>
                <Signal name="IO Ready">
                    <HDLName>xIoModuleReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="IO Error">
                    <HDLName>xIoModuleErrorCode</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <I32/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DIO Out">
                    <HDLName>aDioOut</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <U8/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DIO In">
                    <HDLName>aDioIn</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description>
                    </Description>
                    <DataType>
                        <U8/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="SysClk">
                    <HDLName>SysClk</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
                    <FreqInHertz>
                        <Max>80.000000M</Max>
                        <Min>80.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="DrpAxi.AWADDR">
                    <HDLName>xDrpAxiAwaddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.AWVALID">
                    <HDLName>xDrpAxiAwvalid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.AWREADY">
                    <HDLName>xDrpAxiAwready</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.WDATA">
                    <HDLName>xDrpAxiWdata</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.WSTRB">
                    <HDLName>xDrpAxiWstrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>4</WordLength>
                            <IntegerWordLength>4</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.WVALID">
                    <HDLName>xDrpAxiWvalid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.WREADY">
                    <HDLName>xDrpAxiWready</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.BRESP">
                    <HDLName>xDrpAxiBresp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.BVALID">
                    <HDLName>xDrpAxiBvalid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.BREADY">
                    <HDLName>xDrpAxiBready</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.ARADDR">
                    <HDLName>xDrpAxiAraddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.ARVALID">
                    <HDLName>xDrpAxiArvalid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.ARREADY">
                    <HDLName>xDrpAxiArready</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.RDATA">
                    <HDLName>xDrpAxiRdata</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>32</WordLength>
                            <IntegerWordLength>32</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.RRESP">
                    <HDLName>xDrpAxiRresp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.RVALID">
                    <HDLName>xDrpAxiRvalid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="DrpAxi.RREADY">
                    <HDLName>xDrpAxiRready</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Top Level Clock To Clip</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.CoreReady">
                    <HDLName>xPort0CoreReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0 User Clock">
                    <HDLName>UserClkPort0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>300.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port0.Tx.TData0">
                    <HDLName>uPort0TxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData1">
                    <HDLName>uPort0TxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData2">
                    <HDLName>uPort0TxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData3">
                    <HDLName>uPort0TxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData4">
                    <HDLName>uPort0TxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData5">
                    <HDLName>uPort0TxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData6">
                    <HDLName>uPort0TxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TData7">
                    <HDLName>uPort0TxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TKeep">
                    <HDLName>uPort0TxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TLast">
                    <HDLName>uPort0TxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TUser">
                    <HDLName>uPort0TxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TValid">
                    <HDLName>uPort0TxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx.TReady">
                    <HDLName>uPort0TxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData0">
                    <HDLName>uPort0RxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData1">
                    <HDLName>uPort0RxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData2">
                    <HDLName>uPort0RxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData3">
                    <HDLName>uPort0RxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData4">
                    <HDLName>uPort0RxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData5">
                    <HDLName>uPort0RxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData6">
                    <HDLName>uPort0RxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TData7">
                    <HDLName>uPort0RxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TKeep">
                    <HDLName>uPort0RxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TUser">
                    <HDLName>uPort0RxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TLast">
                    <HDLName>uPort0RxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx.TValid">
                    <HDLName>uPort0RxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxPauseEnable">
                    <HDLName>uPort0CtlRxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxEnableGcp">
                    <HDLName>uPort0CtlRxEnableGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckMcastGcp">
                    <HDLName>uPort0CtlRxCheckMcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckUcastGcp">
                    <HDLName>uPort0CtlRxCheckUcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckSaGcp">
                    <HDLName>uPort0CtlRxCheckSaGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckEtypeGcp">
                    <HDLName>uPort0CtlRxCheckEtypeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckOpcodeGcp">
                    <HDLName>uPort0CtlRxCheckOpcodeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxEnablePcp">
                    <HDLName>uPort0CtlRxEnablePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckMcastPcp">
                    <HDLName>uPort0CtlRxCheckMcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckUcastPcp">
                    <HDLName>uPort0CtlRxCheckUcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckSaPcp">
                    <HDLName>uPort0CtlRxCheckSaPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckEtypePcp">
                    <HDLName>uPort0CtlRxCheckEtypePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckOpcodePcp">
                    <HDLName>uPort0CtlRxCheckOpcodePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxEnableGpp">
                    <HDLName>uPort0CtlRxEnableGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckMcastGpp">
                    <HDLName>uPort0CtlRxCheckMcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckUcastGpp">
                    <HDLName>uPort0CtlRxCheckUcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckSaGpp">
                    <HDLName>uPort0CtlRxCheckSaGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckEtypeGpp">
                    <HDLName>uPort0CtlRxCheckEtypeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckOpcodeGpp">
                    <HDLName>uPort0CtlRxCheckOpcodeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxEnablePpp">
                    <HDLName>uPort0CtlRxEnablePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckMcastPpp">
                    <HDLName>uPort0CtlRxCheckMcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckUcastPpp">
                    <HDLName>uPort0CtlRxCheckUcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckSaPpp">
                    <HDLName>uPort0CtlRxCheckSaPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckEtypePpp">
                    <HDLName>uPort0CtlRxCheckEtypePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxCheckOpcodePpp">
                    <HDLName>uPort0CtlRxCheckOpcodePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseReq">
                    <HDLName>uPort0StatRxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.CtlRxPauseAck">
                    <HDLName>uPort0CtlRxPauseAck</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseValid">
                    <HDLName>uPort0StatRxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta0">
                    <HDLName>uPort0StatRxPauseQanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta1">
                    <HDLName>uPort0StatRxPauseQanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta2">
                    <HDLName>uPort0StatRxPauseQanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta3">
                    <HDLName>uPort0StatRxPauseQanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta4">
                    <HDLName>uPort0StatRxPauseQanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta5">
                    <HDLName>uPort0StatRxPauseQanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta6">
                    <HDLName>uPort0StatRxPauseQanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta7">
                    <HDLName>uPort0StatRxPauseQanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Rx Flow Control.StatRxPauseQanta8">
                    <HDLName>uPort0StatRxPauseQanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseEnable">
                    <HDLName>uPort0CtlTxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseReq">
                    <HDLName>uPort0CtlTxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta0">
                    <HDLName>uPort0CtlTxPauseQuanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta1">
                    <HDLName>uPort0CtlTxPauseQuanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta2">
                    <HDLName>uPort0CtlTxPauseQuanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta3">
                    <HDLName>uPort0CtlTxPauseQuanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta4">
                    <HDLName>uPort0CtlTxPauseQuanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta5">
                    <HDLName>uPort0CtlTxPauseQuanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta6">
                    <HDLName>uPort0CtlTxPauseQuanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta7">
                    <HDLName>uPort0CtlTxPauseQuanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseQuanta8">
                    <HDLName>uPort0CtlTxPauseQuanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer0">
                    <HDLName>uPort0CtlTxPauseRefreshTimer0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer1">
                    <HDLName>uPort0CtlTxPauseRefreshTimer1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer2">
                    <HDLName>uPort0CtlTxPauseRefreshTimer2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer3">
                    <HDLName>uPort0CtlTxPauseRefreshTimer3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer4">
                    <HDLName>uPort0CtlTxPauseRefreshTimer4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer5">
                    <HDLName>uPort0CtlTxPauseRefreshTimer5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer6">
                    <HDLName>uPort0CtlTxPauseRefreshTimer6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer7">
                    <HDLName>uPort0CtlTxPauseRefreshTimer7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxPauseRefreshTimer8">
                    <HDLName>uPort0CtlTxPauseRefreshTimer8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.CtlTxResendPause">
                    <HDLName>uPort0CtlTxResendPause</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Tx Flow Control.StatTxPauseValid">
                    <HDLName>uPort0StatTxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.CtlRxSystemtimerinHigh">
                    <HDLName>uPort0CtlRxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.CtlRxSystemtimerinLow">
                    <HDLName>uPort0CtlRxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.CtlTxSystemtimerinHigh">
                    <HDLName>uPort0CtlTxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.CtlTxSystemtimerinLow">
                    <HDLName>uPort0CtlTxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill0">
                    <HDLName>uPort0RxLaneAlignerFill0</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill1">
                    <HDLName>uPort0RxLaneAlignerFill1</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill2">
                    <HDLName>uPort0RxLaneAlignerFill2</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill3">
                    <HDLName>uPort0RxLaneAlignerFill3</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill4">
                    <HDLName>uPort0RxLaneAlignerFill4</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill5">
                    <HDLName>uPort0RxLaneAlignerFill5</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill6">
                    <HDLName>uPort0RxLaneAlignerFill6</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill7">
                    <HDLName>uPort0RxLaneAlignerFill7</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill8">
                    <HDLName>uPort0RxLaneAlignerFill8</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill9">
                    <HDLName>uPort0RxLaneAlignerFill9</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill10">
                    <HDLName>uPort0RxLaneAlignerFill10</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill11">
                    <HDLName>uPort0RxLaneAlignerFill11</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill12">
                    <HDLName>uPort0RxLaneAlignerFill12</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill13">
                    <HDLName>uPort0RxLaneAlignerFill13</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill14">
                    <HDLName>uPort0RxLaneAlignerFill14</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill15">
                    <HDLName>uPort0RxLaneAlignerFill15</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill16">
                    <HDLName>uPort0RxLaneAlignerFill16</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill17">
                    <HDLName>uPort0RxLaneAlignerFill17</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill18">
                    <HDLName>uPort0RxLaneAlignerFill18</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxLaneAlignerFill19">
                    <HDLName>uPort0RxLaneAlignerFill19</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxPtpPcslaneOut">
                    <HDLName>uPort0RxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxPtpTstampOutHigh">
                    <HDLName>uPort0RxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.RxPtpTstampOutLow">
                    <HDLName>uPort0RxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.StatTxPtpFifoReadError">
                    <HDLName>uPort0StatTxPtpFifoReadError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.StatTxPtpFifoWriteError">
                    <HDLName>uPort0StatTxPtpFifoWriteError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.TxPtp1588opIn">
                    <HDLName>uPort0TxPtp1588opIn</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.TxPtpPcslaneOut">
                    <HDLName>uPort0TxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.TxPtpTagFieldIn">
                    <HDLName>uPort0TxPtpTagFieldIn</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.TxPtpTstampOutHigh">
                    <HDLName>uPort0TxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.TxPtpTstampOutLow">
                    <HDLName>uPort0TxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.TxPtpTstampTagOut">
                    <HDLName>uPort0TxPtpTstampTagOut</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.IEEE 1588.TxPtpTstampValidOut">
                    <HDLName>uPort0TxPtpTstampValidOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecAmLock0">
                    <HDLName>uPort0StatRxRsfecAmLock0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecAmLock1">
                    <HDLName>uPort0StatRxRsfecAmLock1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecAmLock2">
                    <HDLName>uPort0StatRxRsfecAmLock2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecAmLock3">
                    <HDLName>uPort0StatRxRsfecAmLock3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecCorrectedCwInc">
                    <HDLName>uPort0StatRxRsfecCorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecCwInc">
                    <HDLName>uPort0StatRxRsfecCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecErrCount0Inc">
                    <HDLName>uPort0StatRxRsfecErrCount0Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecErrCount1Inc">
                    <HDLName>uPort0StatRxRsfecErrCount1Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecErrCount2Inc">
                    <HDLName>uPort0StatRxRsfecErrCount2Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecErrCount3Inc">
                    <HDLName>uPort0StatRxRsfecErrCount3Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecHiSer">
                    <HDLName>uPort0StatRxRsfecHiSer</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecLaneAlignmentStatus">
                    <HDLName>uPort0StatRxRsfecLaneAlignmentStatus</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecLaneFill0">
                    <HDLName>uPort0StatRxRsfecLaneFill0</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecLaneFill1">
                    <HDLName>uPort0StatRxRsfecLaneFill1</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecLaneFill2">
                    <HDLName>uPort0StatRxRsfecLaneFill2</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecLaneFill3">
                    <HDLName>uPort0StatRxRsfecLaneFill3</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecLaneMapping">
                    <HDLName>uPort0StatRxRsfecLaneMapping</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U8/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.Stat.RxRsfecUncorrectedCwInc">
                    <HDLName>uPort0StatRxRsfecUncorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port0 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port0.UserClkResetOut">
                    <HDLName>uPort0UserClkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.CoreReady">
                    <HDLName>xPort2CoreReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2 User Clock">
                    <HDLName>UserClkPort2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>300.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port2.Tx.TData0">
                    <HDLName>uPort2TxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData1">
                    <HDLName>uPort2TxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData2">
                    <HDLName>uPort2TxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData3">
                    <HDLName>uPort2TxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData4">
                    <HDLName>uPort2TxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData5">
                    <HDLName>uPort2TxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData6">
                    <HDLName>uPort2TxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TData7">
                    <HDLName>uPort2TxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TKeep">
                    <HDLName>uPort2TxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TLast">
                    <HDLName>uPort2TxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TUser">
                    <HDLName>uPort2TxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TValid">
                    <HDLName>uPort2TxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx.TReady">
                    <HDLName>uPort2TxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData0">
                    <HDLName>uPort2RxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData1">
                    <HDLName>uPort2RxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData2">
                    <HDLName>uPort2RxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData3">
                    <HDLName>uPort2RxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData4">
                    <HDLName>uPort2RxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData5">
                    <HDLName>uPort2RxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData6">
                    <HDLName>uPort2RxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TData7">
                    <HDLName>uPort2RxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TKeep">
                    <HDLName>uPort2RxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TUser">
                    <HDLName>uPort2RxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TLast">
                    <HDLName>uPort2RxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx.TValid">
                    <HDLName>uPort2RxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxPauseEnable">
                    <HDLName>uPort2CtlRxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxEnableGcp">
                    <HDLName>uPort2CtlRxEnableGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckMcastGcp">
                    <HDLName>uPort2CtlRxCheckMcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckUcastGcp">
                    <HDLName>uPort2CtlRxCheckUcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckSaGcp">
                    <HDLName>uPort2CtlRxCheckSaGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckEtypeGcp">
                    <HDLName>uPort2CtlRxCheckEtypeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckOpcodeGcp">
                    <HDLName>uPort2CtlRxCheckOpcodeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxEnablePcp">
                    <HDLName>uPort2CtlRxEnablePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckMcastPcp">
                    <HDLName>uPort2CtlRxCheckMcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckUcastPcp">
                    <HDLName>uPort2CtlRxCheckUcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckSaPcp">
                    <HDLName>uPort2CtlRxCheckSaPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckEtypePcp">
                    <HDLName>uPort2CtlRxCheckEtypePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckOpcodePcp">
                    <HDLName>uPort2CtlRxCheckOpcodePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxEnableGpp">
                    <HDLName>uPort2CtlRxEnableGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckMcastGpp">
                    <HDLName>uPort2CtlRxCheckMcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckUcastGpp">
                    <HDLName>uPort2CtlRxCheckUcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckSaGpp">
                    <HDLName>uPort2CtlRxCheckSaGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckEtypeGpp">
                    <HDLName>uPort2CtlRxCheckEtypeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckOpcodeGpp">
                    <HDLName>uPort2CtlRxCheckOpcodeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxEnablePpp">
                    <HDLName>uPort2CtlRxEnablePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckMcastPpp">
                    <HDLName>uPort2CtlRxCheckMcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckUcastPpp">
                    <HDLName>uPort2CtlRxCheckUcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckSaPpp">
                    <HDLName>uPort2CtlRxCheckSaPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckEtypePpp">
                    <HDLName>uPort2CtlRxCheckEtypePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxCheckOpcodePpp">
                    <HDLName>uPort2CtlRxCheckOpcodePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseReq">
                    <HDLName>uPort2StatRxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.CtlRxPauseAck">
                    <HDLName>uPort2CtlRxPauseAck</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseValid">
                    <HDLName>uPort2StatRxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta0">
                    <HDLName>uPort2StatRxPauseQanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta1">
                    <HDLName>uPort2StatRxPauseQanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta2">
                    <HDLName>uPort2StatRxPauseQanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta3">
                    <HDLName>uPort2StatRxPauseQanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta4">
                    <HDLName>uPort2StatRxPauseQanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta5">
                    <HDLName>uPort2StatRxPauseQanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta6">
                    <HDLName>uPort2StatRxPauseQanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta7">
                    <HDLName>uPort2StatRxPauseQanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Rx Flow Control.StatRxPauseQanta8">
                    <HDLName>uPort2StatRxPauseQanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseEnable">
                    <HDLName>uPort2CtlTxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseReq">
                    <HDLName>uPort2CtlTxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta0">
                    <HDLName>uPort2CtlTxPauseQuanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta1">
                    <HDLName>uPort2CtlTxPauseQuanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta2">
                    <HDLName>uPort2CtlTxPauseQuanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta3">
                    <HDLName>uPort2CtlTxPauseQuanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta4">
                    <HDLName>uPort2CtlTxPauseQuanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta5">
                    <HDLName>uPort2CtlTxPauseQuanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta6">
                    <HDLName>uPort2CtlTxPauseQuanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta7">
                    <HDLName>uPort2CtlTxPauseQuanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseQuanta8">
                    <HDLName>uPort2CtlTxPauseQuanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer0">
                    <HDLName>uPort2CtlTxPauseRefreshTimer0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer1">
                    <HDLName>uPort2CtlTxPauseRefreshTimer1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer2">
                    <HDLName>uPort2CtlTxPauseRefreshTimer2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer3">
                    <HDLName>uPort2CtlTxPauseRefreshTimer3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer4">
                    <HDLName>uPort2CtlTxPauseRefreshTimer4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer5">
                    <HDLName>uPort2CtlTxPauseRefreshTimer5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer6">
                    <HDLName>uPort2CtlTxPauseRefreshTimer6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer7">
                    <HDLName>uPort2CtlTxPauseRefreshTimer7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxPauseRefreshTimer8">
                    <HDLName>uPort2CtlTxPauseRefreshTimer8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.CtlTxResendPause">
                    <HDLName>uPort2CtlTxResendPause</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Tx Flow Control.StatTxPauseValid">
                    <HDLName>uPort2StatTxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.CtlRxSystemtimerinHigh">
                    <HDLName>uPort2CtlRxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.CtlRxSystemtimerinLow">
                    <HDLName>uPort2CtlRxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.CtlTxSystemtimerinHigh">
                    <HDLName>uPort2CtlTxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.CtlTxSystemtimerinLow">
                    <HDLName>uPort2CtlTxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill0">
                    <HDLName>uPort2RxLaneAlignerFill0</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill1">
                    <HDLName>uPort2RxLaneAlignerFill1</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill2">
                    <HDLName>uPort2RxLaneAlignerFill2</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill3">
                    <HDLName>uPort2RxLaneAlignerFill3</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill4">
                    <HDLName>uPort2RxLaneAlignerFill4</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill5">
                    <HDLName>uPort2RxLaneAlignerFill5</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill6">
                    <HDLName>uPort2RxLaneAlignerFill6</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill7">
                    <HDLName>uPort2RxLaneAlignerFill7</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill8">
                    <HDLName>uPort2RxLaneAlignerFill8</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill9">
                    <HDLName>uPort2RxLaneAlignerFill9</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill10">
                    <HDLName>uPort2RxLaneAlignerFill10</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill11">
                    <HDLName>uPort2RxLaneAlignerFill11</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill12">
                    <HDLName>uPort2RxLaneAlignerFill12</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill13">
                    <HDLName>uPort2RxLaneAlignerFill13</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill14">
                    <HDLName>uPort2RxLaneAlignerFill14</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill15">
                    <HDLName>uPort2RxLaneAlignerFill15</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill16">
                    <HDLName>uPort2RxLaneAlignerFill16</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill17">
                    <HDLName>uPort2RxLaneAlignerFill17</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill18">
                    <HDLName>uPort2RxLaneAlignerFill18</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxLaneAlignerFill19">
                    <HDLName>uPort2RxLaneAlignerFill19</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxPtpPcslaneOut">
                    <HDLName>uPort2RxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxPtpTstampOutHigh">
                    <HDLName>uPort2RxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.RxPtpTstampOutLow">
                    <HDLName>uPort2RxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.StatTxPtpFifoReadError">
                    <HDLName>uPort2StatTxPtpFifoReadError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.StatTxPtpFifoWriteError">
                    <HDLName>uPort2StatTxPtpFifoWriteError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.TxPtp1588opIn">
                    <HDLName>uPort2TxPtp1588opIn</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.TxPtpPcslaneOut">
                    <HDLName>uPort2TxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.TxPtpTagFieldIn">
                    <HDLName>uPort2TxPtpTagFieldIn</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.TxPtpTstampOutHigh">
                    <HDLName>uPort2TxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.TxPtpTstampOutLow">
                    <HDLName>uPort2TxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.TxPtpTstampTagOut">
                    <HDLName>uPort2TxPtpTstampTagOut</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.IEEE 1588.TxPtpTstampValidOut">
                    <HDLName>uPort2TxPtpTstampValidOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecAmLock0">
                    <HDLName>uPort2StatRxRsfecAmLock0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecAmLock1">
                    <HDLName>uPort2StatRxRsfecAmLock1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecAmLock2">
                    <HDLName>uPort2StatRxRsfecAmLock2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecAmLock3">
                    <HDLName>uPort2StatRxRsfecAmLock3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecCorrectedCwInc">
                    <HDLName>uPort2StatRxRsfecCorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecCwInc">
                    <HDLName>uPort2StatRxRsfecCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecErrCount0Inc">
                    <HDLName>uPort2StatRxRsfecErrCount0Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecErrCount1Inc">
                    <HDLName>uPort2StatRxRsfecErrCount1Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecErrCount2Inc">
                    <HDLName>uPort2StatRxRsfecErrCount2Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecErrCount3Inc">
                    <HDLName>uPort2StatRxRsfecErrCount3Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecHiSer">
                    <HDLName>uPort2StatRxRsfecHiSer</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecLaneAlignmentStatus">
                    <HDLName>uPort2StatRxRsfecLaneAlignmentStatus</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecLaneFill0">
                    <HDLName>uPort2StatRxRsfecLaneFill0</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecLaneFill1">
                    <HDLName>uPort2StatRxRsfecLaneFill1</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecLaneFill2">
                    <HDLName>uPort2StatRxRsfecLaneFill2</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecLaneFill3">
                    <HDLName>uPort2StatRxRsfecLaneFill3</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecLaneMapping">
                    <HDLName>uPort2StatRxRsfecLaneMapping</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U8/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.Stat.RxRsfecUncorrectedCwInc">
                    <HDLName>uPort2StatRxRsfecUncorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port2 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port2.UserClkResetOut">
                    <HDLName>uPort2UserClkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.CoreReady">
                    <HDLName>xPort3CoreReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3 User Clock">
                    <HDLName>UserClkPort3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>300.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port3.Tx.TData0">
                    <HDLName>uPort3TxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData1">
                    <HDLName>uPort3TxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData2">
                    <HDLName>uPort3TxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData3">
                    <HDLName>uPort3TxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData4">
                    <HDLName>uPort3TxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData5">
                    <HDLName>uPort3TxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData6">
                    <HDLName>uPort3TxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TData7">
                    <HDLName>uPort3TxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TKeep">
                    <HDLName>uPort3TxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TLast">
                    <HDLName>uPort3TxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TUser">
                    <HDLName>uPort3TxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TValid">
                    <HDLName>uPort3TxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx.TReady">
                    <HDLName>uPort3TxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData0">
                    <HDLName>uPort3RxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData1">
                    <HDLName>uPort3RxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData2">
                    <HDLName>uPort3RxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData3">
                    <HDLName>uPort3RxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData4">
                    <HDLName>uPort3RxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData5">
                    <HDLName>uPort3RxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData6">
                    <HDLName>uPort3RxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TData7">
                    <HDLName>uPort3RxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TKeep">
                    <HDLName>uPort3RxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TUser">
                    <HDLName>uPort3RxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TLast">
                    <HDLName>uPort3RxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx.TValid">
                    <HDLName>uPort3RxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxPauseEnable">
                    <HDLName>uPort3CtlRxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxEnableGcp">
                    <HDLName>uPort3CtlRxEnableGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckMcastGcp">
                    <HDLName>uPort3CtlRxCheckMcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckUcastGcp">
                    <HDLName>uPort3CtlRxCheckUcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckSaGcp">
                    <HDLName>uPort3CtlRxCheckSaGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckEtypeGcp">
                    <HDLName>uPort3CtlRxCheckEtypeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckOpcodeGcp">
                    <HDLName>uPort3CtlRxCheckOpcodeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxEnablePcp">
                    <HDLName>uPort3CtlRxEnablePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckMcastPcp">
                    <HDLName>uPort3CtlRxCheckMcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckUcastPcp">
                    <HDLName>uPort3CtlRxCheckUcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckSaPcp">
                    <HDLName>uPort3CtlRxCheckSaPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckEtypePcp">
                    <HDLName>uPort3CtlRxCheckEtypePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckOpcodePcp">
                    <HDLName>uPort3CtlRxCheckOpcodePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxEnableGpp">
                    <HDLName>uPort3CtlRxEnableGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckMcastGpp">
                    <HDLName>uPort3CtlRxCheckMcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckUcastGpp">
                    <HDLName>uPort3CtlRxCheckUcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckSaGpp">
                    <HDLName>uPort3CtlRxCheckSaGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckEtypeGpp">
                    <HDLName>uPort3CtlRxCheckEtypeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckOpcodeGpp">
                    <HDLName>uPort3CtlRxCheckOpcodeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxEnablePpp">
                    <HDLName>uPort3CtlRxEnablePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckMcastPpp">
                    <HDLName>uPort3CtlRxCheckMcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckUcastPpp">
                    <HDLName>uPort3CtlRxCheckUcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckSaPpp">
                    <HDLName>uPort3CtlRxCheckSaPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckEtypePpp">
                    <HDLName>uPort3CtlRxCheckEtypePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxCheckOpcodePpp">
                    <HDLName>uPort3CtlRxCheckOpcodePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseReq">
                    <HDLName>uPort3StatRxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.CtlRxPauseAck">
                    <HDLName>uPort3CtlRxPauseAck</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseValid">
                    <HDLName>uPort3StatRxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta0">
                    <HDLName>uPort3StatRxPauseQanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta1">
                    <HDLName>uPort3StatRxPauseQanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta2">
                    <HDLName>uPort3StatRxPauseQanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta3">
                    <HDLName>uPort3StatRxPauseQanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta4">
                    <HDLName>uPort3StatRxPauseQanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta5">
                    <HDLName>uPort3StatRxPauseQanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta6">
                    <HDLName>uPort3StatRxPauseQanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta7">
                    <HDLName>uPort3StatRxPauseQanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Rx Flow Control.StatRxPauseQanta8">
                    <HDLName>uPort3StatRxPauseQanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseEnable">
                    <HDLName>uPort3CtlTxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseReq">
                    <HDLName>uPort3CtlTxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta0">
                    <HDLName>uPort3CtlTxPauseQuanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta1">
                    <HDLName>uPort3CtlTxPauseQuanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta2">
                    <HDLName>uPort3CtlTxPauseQuanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta3">
                    <HDLName>uPort3CtlTxPauseQuanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta4">
                    <HDLName>uPort3CtlTxPauseQuanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta5">
                    <HDLName>uPort3CtlTxPauseQuanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta6">
                    <HDLName>uPort3CtlTxPauseQuanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta7">
                    <HDLName>uPort3CtlTxPauseQuanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseQuanta8">
                    <HDLName>uPort3CtlTxPauseQuanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer0">
                    <HDLName>uPort3CtlTxPauseRefreshTimer0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer1">
                    <HDLName>uPort3CtlTxPauseRefreshTimer1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer2">
                    <HDLName>uPort3CtlTxPauseRefreshTimer2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer3">
                    <HDLName>uPort3CtlTxPauseRefreshTimer3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer4">
                    <HDLName>uPort3CtlTxPauseRefreshTimer4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer5">
                    <HDLName>uPort3CtlTxPauseRefreshTimer5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer6">
                    <HDLName>uPort3CtlTxPauseRefreshTimer6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer7">
                    <HDLName>uPort3CtlTxPauseRefreshTimer7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxPauseRefreshTimer8">
                    <HDLName>uPort3CtlTxPauseRefreshTimer8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.CtlTxResendPause">
                    <HDLName>uPort3CtlTxResendPause</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Tx Flow Control.StatTxPauseValid">
                    <HDLName>uPort3StatTxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.CtlRxSystemtimerinHigh">
                    <HDLName>uPort3CtlRxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.CtlRxSystemtimerinLow">
                    <HDLName>uPort3CtlRxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.CtlTxSystemtimerinHigh">
                    <HDLName>uPort3CtlTxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.CtlTxSystemtimerinLow">
                    <HDLName>uPort3CtlTxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill0">
                    <HDLName>uPort3RxLaneAlignerFill0</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill1">
                    <HDLName>uPort3RxLaneAlignerFill1</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill2">
                    <HDLName>uPort3RxLaneAlignerFill2</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill3">
                    <HDLName>uPort3RxLaneAlignerFill3</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill4">
                    <HDLName>uPort3RxLaneAlignerFill4</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill5">
                    <HDLName>uPort3RxLaneAlignerFill5</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill6">
                    <HDLName>uPort3RxLaneAlignerFill6</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill7">
                    <HDLName>uPort3RxLaneAlignerFill7</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill8">
                    <HDLName>uPort3RxLaneAlignerFill8</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill9">
                    <HDLName>uPort3RxLaneAlignerFill9</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill10">
                    <HDLName>uPort3RxLaneAlignerFill10</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill11">
                    <HDLName>uPort3RxLaneAlignerFill11</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill12">
                    <HDLName>uPort3RxLaneAlignerFill12</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill13">
                    <HDLName>uPort3RxLaneAlignerFill13</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill14">
                    <HDLName>uPort3RxLaneAlignerFill14</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill15">
                    <HDLName>uPort3RxLaneAlignerFill15</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill16">
                    <HDLName>uPort3RxLaneAlignerFill16</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill17">
                    <HDLName>uPort3RxLaneAlignerFill17</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill18">
                    <HDLName>uPort3RxLaneAlignerFill18</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxLaneAlignerFill19">
                    <HDLName>uPort3RxLaneAlignerFill19</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxPtpPcslaneOut">
                    <HDLName>uPort3RxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxPtpTstampOutHigh">
                    <HDLName>uPort3RxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.RxPtpTstampOutLow">
                    <HDLName>uPort3RxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.StatTxPtpFifoReadError">
                    <HDLName>uPort3StatTxPtpFifoReadError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.StatTxPtpFifoWriteError">
                    <HDLName>uPort3StatTxPtpFifoWriteError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.TxPtp1588opIn">
                    <HDLName>uPort3TxPtp1588opIn</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.TxPtpPcslaneOut">
                    <HDLName>uPort3TxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.TxPtpTagFieldIn">
                    <HDLName>uPort3TxPtpTagFieldIn</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.TxPtpTstampOutHigh">
                    <HDLName>uPort3TxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.TxPtpTstampOutLow">
                    <HDLName>uPort3TxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.TxPtpTstampTagOut">
                    <HDLName>uPort3TxPtpTstampTagOut</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.IEEE 1588.TxPtpTstampValidOut">
                    <HDLName>uPort3TxPtpTstampValidOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecAmLock0">
                    <HDLName>uPort3StatRxRsfecAmLock0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecAmLock1">
                    <HDLName>uPort3StatRxRsfecAmLock1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecAmLock2">
                    <HDLName>uPort3StatRxRsfecAmLock2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecAmLock3">
                    <HDLName>uPort3StatRxRsfecAmLock3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecCorrectedCwInc">
                    <HDLName>uPort3StatRxRsfecCorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecCwInc">
                    <HDLName>uPort3StatRxRsfecCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecErrCount0Inc">
                    <HDLName>uPort3StatRxRsfecErrCount0Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecErrCount1Inc">
                    <HDLName>uPort3StatRxRsfecErrCount1Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecErrCount2Inc">
                    <HDLName>uPort3StatRxRsfecErrCount2Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecErrCount3Inc">
                    <HDLName>uPort3StatRxRsfecErrCount3Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecHiSer">
                    <HDLName>uPort3StatRxRsfecHiSer</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecLaneAlignmentStatus">
                    <HDLName>uPort3StatRxRsfecLaneAlignmentStatus</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecLaneFill0">
                    <HDLName>uPort3StatRxRsfecLaneFill0</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecLaneFill1">
                    <HDLName>uPort3StatRxRsfecLaneFill1</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecLaneFill2">
                    <HDLName>uPort3StatRxRsfecLaneFill2</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecLaneFill3">
                    <HDLName>uPort3StatRxRsfecLaneFill3</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecLaneMapping">
                    <HDLName>uPort3StatRxRsfecLaneMapping</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U8/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.Stat.RxRsfecUncorrectedCwInc">
                    <HDLName>uPort3StatRxRsfecUncorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port3 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port3.UserClkResetOut">
                    <HDLName>uPort3UserClkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.CoreReady">
                    <HDLName>xPort8CoreReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8 User Clock">
                    <HDLName>UserClkPort8</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>300.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port8.Tx.TData0">
                    <HDLName>uPort8TxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData1">
                    <HDLName>uPort8TxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData2">
                    <HDLName>uPort8TxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData3">
                    <HDLName>uPort8TxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData4">
                    <HDLName>uPort8TxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData5">
                    <HDLName>uPort8TxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData6">
                    <HDLName>uPort8TxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TData7">
                    <HDLName>uPort8TxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TKeep">
                    <HDLName>uPort8TxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TLast">
                    <HDLName>uPort8TxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TUser">
                    <HDLName>uPort8TxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TValid">
                    <HDLName>uPort8TxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx.TReady">
                    <HDLName>uPort8TxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData0">
                    <HDLName>uPort8RxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData1">
                    <HDLName>uPort8RxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData2">
                    <HDLName>uPort8RxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData3">
                    <HDLName>uPort8RxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData4">
                    <HDLName>uPort8RxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData5">
                    <HDLName>uPort8RxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData6">
                    <HDLName>uPort8RxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TData7">
                    <HDLName>uPort8RxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TKeep">
                    <HDLName>uPort8RxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TUser">
                    <HDLName>uPort8RxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TLast">
                    <HDLName>uPort8RxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx.TValid">
                    <HDLName>uPort8RxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxPauseEnable">
                    <HDLName>uPort8CtlRxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxEnableGcp">
                    <HDLName>uPort8CtlRxEnableGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckMcastGcp">
                    <HDLName>uPort8CtlRxCheckMcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckUcastGcp">
                    <HDLName>uPort8CtlRxCheckUcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckSaGcp">
                    <HDLName>uPort8CtlRxCheckSaGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckEtypeGcp">
                    <HDLName>uPort8CtlRxCheckEtypeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckOpcodeGcp">
                    <HDLName>uPort8CtlRxCheckOpcodeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxEnablePcp">
                    <HDLName>uPort8CtlRxEnablePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckMcastPcp">
                    <HDLName>uPort8CtlRxCheckMcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckUcastPcp">
                    <HDLName>uPort8CtlRxCheckUcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckSaPcp">
                    <HDLName>uPort8CtlRxCheckSaPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckEtypePcp">
                    <HDLName>uPort8CtlRxCheckEtypePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckOpcodePcp">
                    <HDLName>uPort8CtlRxCheckOpcodePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxEnableGpp">
                    <HDLName>uPort8CtlRxEnableGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckMcastGpp">
                    <HDLName>uPort8CtlRxCheckMcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckUcastGpp">
                    <HDLName>uPort8CtlRxCheckUcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckSaGpp">
                    <HDLName>uPort8CtlRxCheckSaGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckEtypeGpp">
                    <HDLName>uPort8CtlRxCheckEtypeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckOpcodeGpp">
                    <HDLName>uPort8CtlRxCheckOpcodeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxEnablePpp">
                    <HDLName>uPort8CtlRxEnablePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckMcastPpp">
                    <HDLName>uPort8CtlRxCheckMcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckUcastPpp">
                    <HDLName>uPort8CtlRxCheckUcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckSaPpp">
                    <HDLName>uPort8CtlRxCheckSaPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckEtypePpp">
                    <HDLName>uPort8CtlRxCheckEtypePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxCheckOpcodePpp">
                    <HDLName>uPort8CtlRxCheckOpcodePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseReq">
                    <HDLName>uPort8StatRxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.CtlRxPauseAck">
                    <HDLName>uPort8CtlRxPauseAck</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseValid">
                    <HDLName>uPort8StatRxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta0">
                    <HDLName>uPort8StatRxPauseQanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta1">
                    <HDLName>uPort8StatRxPauseQanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta2">
                    <HDLName>uPort8StatRxPauseQanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta3">
                    <HDLName>uPort8StatRxPauseQanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta4">
                    <HDLName>uPort8StatRxPauseQanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta5">
                    <HDLName>uPort8StatRxPauseQanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta6">
                    <HDLName>uPort8StatRxPauseQanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta7">
                    <HDLName>uPort8StatRxPauseQanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Rx Flow Control.StatRxPauseQanta8">
                    <HDLName>uPort8StatRxPauseQanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseEnable">
                    <HDLName>uPort8CtlTxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseReq">
                    <HDLName>uPort8CtlTxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta0">
                    <HDLName>uPort8CtlTxPauseQuanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta1">
                    <HDLName>uPort8CtlTxPauseQuanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta2">
                    <HDLName>uPort8CtlTxPauseQuanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta3">
                    <HDLName>uPort8CtlTxPauseQuanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta4">
                    <HDLName>uPort8CtlTxPauseQuanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta5">
                    <HDLName>uPort8CtlTxPauseQuanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta6">
                    <HDLName>uPort8CtlTxPauseQuanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta7">
                    <HDLName>uPort8CtlTxPauseQuanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseQuanta8">
                    <HDLName>uPort8CtlTxPauseQuanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer0">
                    <HDLName>uPort8CtlTxPauseRefreshTimer0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer1">
                    <HDLName>uPort8CtlTxPauseRefreshTimer1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer2">
                    <HDLName>uPort8CtlTxPauseRefreshTimer2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer3">
                    <HDLName>uPort8CtlTxPauseRefreshTimer3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer4">
                    <HDLName>uPort8CtlTxPauseRefreshTimer4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer5">
                    <HDLName>uPort8CtlTxPauseRefreshTimer5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer6">
                    <HDLName>uPort8CtlTxPauseRefreshTimer6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer7">
                    <HDLName>uPort8CtlTxPauseRefreshTimer7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxPauseRefreshTimer8">
                    <HDLName>uPort8CtlTxPauseRefreshTimer8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.CtlTxResendPause">
                    <HDLName>uPort8CtlTxResendPause</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Tx Flow Control.StatTxPauseValid">
                    <HDLName>uPort8StatTxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.CtlRxSystemtimerinHigh">
                    <HDLName>uPort8CtlRxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.CtlRxSystemtimerinLow">
                    <HDLName>uPort8CtlRxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.CtlTxSystemtimerinHigh">
                    <HDLName>uPort8CtlTxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.CtlTxSystemtimerinLow">
                    <HDLName>uPort8CtlTxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill0">
                    <HDLName>uPort8RxLaneAlignerFill0</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill1">
                    <HDLName>uPort8RxLaneAlignerFill1</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill2">
                    <HDLName>uPort8RxLaneAlignerFill2</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill3">
                    <HDLName>uPort8RxLaneAlignerFill3</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill4">
                    <HDLName>uPort8RxLaneAlignerFill4</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill5">
                    <HDLName>uPort8RxLaneAlignerFill5</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill6">
                    <HDLName>uPort8RxLaneAlignerFill6</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill7">
                    <HDLName>uPort8RxLaneAlignerFill7</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill8">
                    <HDLName>uPort8RxLaneAlignerFill8</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill9">
                    <HDLName>uPort8RxLaneAlignerFill9</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill10">
                    <HDLName>uPort8RxLaneAlignerFill10</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill11">
                    <HDLName>uPort8RxLaneAlignerFill11</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill12">
                    <HDLName>uPort8RxLaneAlignerFill12</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill13">
                    <HDLName>uPort8RxLaneAlignerFill13</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill14">
                    <HDLName>uPort8RxLaneAlignerFill14</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill15">
                    <HDLName>uPort8RxLaneAlignerFill15</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill16">
                    <HDLName>uPort8RxLaneAlignerFill16</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill17">
                    <HDLName>uPort8RxLaneAlignerFill17</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill18">
                    <HDLName>uPort8RxLaneAlignerFill18</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxLaneAlignerFill19">
                    <HDLName>uPort8RxLaneAlignerFill19</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxPtpPcslaneOut">
                    <HDLName>uPort8RxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxPtpTstampOutHigh">
                    <HDLName>uPort8RxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.RxPtpTstampOutLow">
                    <HDLName>uPort8RxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.StatTxPtpFifoReadError">
                    <HDLName>uPort8StatTxPtpFifoReadError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.StatTxPtpFifoWriteError">
                    <HDLName>uPort8StatTxPtpFifoWriteError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.TxPtp1588opIn">
                    <HDLName>uPort8TxPtp1588opIn</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.TxPtpPcslaneOut">
                    <HDLName>uPort8TxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.TxPtpTagFieldIn">
                    <HDLName>uPort8TxPtpTagFieldIn</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.TxPtpTstampOutHigh">
                    <HDLName>uPort8TxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.TxPtpTstampOutLow">
                    <HDLName>uPort8TxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.TxPtpTstampTagOut">
                    <HDLName>uPort8TxPtpTstampTagOut</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.IEEE 1588.TxPtpTstampValidOut">
                    <HDLName>uPort8TxPtpTstampValidOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecAmLock0">
                    <HDLName>uPort8StatRxRsfecAmLock0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecAmLock1">
                    <HDLName>uPort8StatRxRsfecAmLock1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecAmLock2">
                    <HDLName>uPort8StatRxRsfecAmLock2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecAmLock3">
                    <HDLName>uPort8StatRxRsfecAmLock3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecCorrectedCwInc">
                    <HDLName>uPort8StatRxRsfecCorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecCwInc">
                    <HDLName>uPort8StatRxRsfecCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecErrCount0Inc">
                    <HDLName>uPort8StatRxRsfecErrCount0Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecErrCount1Inc">
                    <HDLName>uPort8StatRxRsfecErrCount1Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecErrCount2Inc">
                    <HDLName>uPort8StatRxRsfecErrCount2Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecErrCount3Inc">
                    <HDLName>uPort8StatRxRsfecErrCount3Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecHiSer">
                    <HDLName>uPort8StatRxRsfecHiSer</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecLaneAlignmentStatus">
                    <HDLName>uPort8StatRxRsfecLaneAlignmentStatus</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecLaneFill0">
                    <HDLName>uPort8StatRxRsfecLaneFill0</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecLaneFill1">
                    <HDLName>uPort8StatRxRsfecLaneFill1</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecLaneFill2">
                    <HDLName>uPort8StatRxRsfecLaneFill2</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecLaneFill3">
                    <HDLName>uPort8StatRxRsfecLaneFill3</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecLaneMapping">
                    <HDLName>uPort8StatRxRsfecLaneMapping</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U8/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.Stat.RxRsfecUncorrectedCwInc">
                    <HDLName>uPort8StatRxRsfecUncorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port8 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port8.UserClkResetOut">
                    <HDLName>uPort8UserClkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.CoreReady">
                    <HDLName>xPort10CoreReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10 User Clock">
                    <HDLName>UserClkPort10</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>300.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port10.Tx.TData0">
                    <HDLName>uPort10TxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData1">
                    <HDLName>uPort10TxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData2">
                    <HDLName>uPort10TxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData3">
                    <HDLName>uPort10TxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData4">
                    <HDLName>uPort10TxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData5">
                    <HDLName>uPort10TxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData6">
                    <HDLName>uPort10TxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TData7">
                    <HDLName>uPort10TxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TKeep">
                    <HDLName>uPort10TxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TLast">
                    <HDLName>uPort10TxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TUser">
                    <HDLName>uPort10TxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TValid">
                    <HDLName>uPort10TxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx.TReady">
                    <HDLName>uPort10TxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData0">
                    <HDLName>uPort10RxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData1">
                    <HDLName>uPort10RxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData2">
                    <HDLName>uPort10RxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData3">
                    <HDLName>uPort10RxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData4">
                    <HDLName>uPort10RxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData5">
                    <HDLName>uPort10RxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData6">
                    <HDLName>uPort10RxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TData7">
                    <HDLName>uPort10RxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TKeep">
                    <HDLName>uPort10RxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TUser">
                    <HDLName>uPort10RxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TLast">
                    <HDLName>uPort10RxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx.TValid">
                    <HDLName>uPort10RxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxPauseEnable">
                    <HDLName>uPort10CtlRxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxEnableGcp">
                    <HDLName>uPort10CtlRxEnableGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckMcastGcp">
                    <HDLName>uPort10CtlRxCheckMcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckUcastGcp">
                    <HDLName>uPort10CtlRxCheckUcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckSaGcp">
                    <HDLName>uPort10CtlRxCheckSaGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckEtypeGcp">
                    <HDLName>uPort10CtlRxCheckEtypeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckOpcodeGcp">
                    <HDLName>uPort10CtlRxCheckOpcodeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxEnablePcp">
                    <HDLName>uPort10CtlRxEnablePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckMcastPcp">
                    <HDLName>uPort10CtlRxCheckMcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckUcastPcp">
                    <HDLName>uPort10CtlRxCheckUcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckSaPcp">
                    <HDLName>uPort10CtlRxCheckSaPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckEtypePcp">
                    <HDLName>uPort10CtlRxCheckEtypePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckOpcodePcp">
                    <HDLName>uPort10CtlRxCheckOpcodePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxEnableGpp">
                    <HDLName>uPort10CtlRxEnableGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckMcastGpp">
                    <HDLName>uPort10CtlRxCheckMcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckUcastGpp">
                    <HDLName>uPort10CtlRxCheckUcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckSaGpp">
                    <HDLName>uPort10CtlRxCheckSaGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckEtypeGpp">
                    <HDLName>uPort10CtlRxCheckEtypeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckOpcodeGpp">
                    <HDLName>uPort10CtlRxCheckOpcodeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxEnablePpp">
                    <HDLName>uPort10CtlRxEnablePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckMcastPpp">
                    <HDLName>uPort10CtlRxCheckMcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckUcastPpp">
                    <HDLName>uPort10CtlRxCheckUcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckSaPpp">
                    <HDLName>uPort10CtlRxCheckSaPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckEtypePpp">
                    <HDLName>uPort10CtlRxCheckEtypePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxCheckOpcodePpp">
                    <HDLName>uPort10CtlRxCheckOpcodePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseReq">
                    <HDLName>uPort10StatRxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.CtlRxPauseAck">
                    <HDLName>uPort10CtlRxPauseAck</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseValid">
                    <HDLName>uPort10StatRxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta0">
                    <HDLName>uPort10StatRxPauseQanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta1">
                    <HDLName>uPort10StatRxPauseQanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta2">
                    <HDLName>uPort10StatRxPauseQanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta3">
                    <HDLName>uPort10StatRxPauseQanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta4">
                    <HDLName>uPort10StatRxPauseQanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta5">
                    <HDLName>uPort10StatRxPauseQanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta6">
                    <HDLName>uPort10StatRxPauseQanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta7">
                    <HDLName>uPort10StatRxPauseQanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Rx Flow Control.StatRxPauseQanta8">
                    <HDLName>uPort10StatRxPauseQanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseEnable">
                    <HDLName>uPort10CtlTxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseReq">
                    <HDLName>uPort10CtlTxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta0">
                    <HDLName>uPort10CtlTxPauseQuanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta1">
                    <HDLName>uPort10CtlTxPauseQuanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta2">
                    <HDLName>uPort10CtlTxPauseQuanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta3">
                    <HDLName>uPort10CtlTxPauseQuanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta4">
                    <HDLName>uPort10CtlTxPauseQuanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta5">
                    <HDLName>uPort10CtlTxPauseQuanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta6">
                    <HDLName>uPort10CtlTxPauseQuanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta7">
                    <HDLName>uPort10CtlTxPauseQuanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseQuanta8">
                    <HDLName>uPort10CtlTxPauseQuanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer0">
                    <HDLName>uPort10CtlTxPauseRefreshTimer0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer1">
                    <HDLName>uPort10CtlTxPauseRefreshTimer1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer2">
                    <HDLName>uPort10CtlTxPauseRefreshTimer2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer3">
                    <HDLName>uPort10CtlTxPauseRefreshTimer3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer4">
                    <HDLName>uPort10CtlTxPauseRefreshTimer4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer5">
                    <HDLName>uPort10CtlTxPauseRefreshTimer5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer6">
                    <HDLName>uPort10CtlTxPauseRefreshTimer6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer7">
                    <HDLName>uPort10CtlTxPauseRefreshTimer7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxPauseRefreshTimer8">
                    <HDLName>uPort10CtlTxPauseRefreshTimer8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.CtlTxResendPause">
                    <HDLName>uPort10CtlTxResendPause</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Tx Flow Control.StatTxPauseValid">
                    <HDLName>uPort10StatTxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.CtlRxSystemtimerinHigh">
                    <HDLName>uPort10CtlRxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.CtlRxSystemtimerinLow">
                    <HDLName>uPort10CtlRxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.CtlTxSystemtimerinHigh">
                    <HDLName>uPort10CtlTxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.CtlTxSystemtimerinLow">
                    <HDLName>uPort10CtlTxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill0">
                    <HDLName>uPort10RxLaneAlignerFill0</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill1">
                    <HDLName>uPort10RxLaneAlignerFill1</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill2">
                    <HDLName>uPort10RxLaneAlignerFill2</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill3">
                    <HDLName>uPort10RxLaneAlignerFill3</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill4">
                    <HDLName>uPort10RxLaneAlignerFill4</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill5">
                    <HDLName>uPort10RxLaneAlignerFill5</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill6">
                    <HDLName>uPort10RxLaneAlignerFill6</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill7">
                    <HDLName>uPort10RxLaneAlignerFill7</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill8">
                    <HDLName>uPort10RxLaneAlignerFill8</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill9">
                    <HDLName>uPort10RxLaneAlignerFill9</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill10">
                    <HDLName>uPort10RxLaneAlignerFill10</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill11">
                    <HDLName>uPort10RxLaneAlignerFill11</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill12">
                    <HDLName>uPort10RxLaneAlignerFill12</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill13">
                    <HDLName>uPort10RxLaneAlignerFill13</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill14">
                    <HDLName>uPort10RxLaneAlignerFill14</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill15">
                    <HDLName>uPort10RxLaneAlignerFill15</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill16">
                    <HDLName>uPort10RxLaneAlignerFill16</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill17">
                    <HDLName>uPort10RxLaneAlignerFill17</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill18">
                    <HDLName>uPort10RxLaneAlignerFill18</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxLaneAlignerFill19">
                    <HDLName>uPort10RxLaneAlignerFill19</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxPtpPcslaneOut">
                    <HDLName>uPort10RxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxPtpTstampOutHigh">
                    <HDLName>uPort10RxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.RxPtpTstampOutLow">
                    <HDLName>uPort10RxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.StatTxPtpFifoReadError">
                    <HDLName>uPort10StatTxPtpFifoReadError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.StatTxPtpFifoWriteError">
                    <HDLName>uPort10StatTxPtpFifoWriteError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.TxPtp1588opIn">
                    <HDLName>uPort10TxPtp1588opIn</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.TxPtpPcslaneOut">
                    <HDLName>uPort10TxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.TxPtpTagFieldIn">
                    <HDLName>uPort10TxPtpTagFieldIn</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.TxPtpTstampOutHigh">
                    <HDLName>uPort10TxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.TxPtpTstampOutLow">
                    <HDLName>uPort10TxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.TxPtpTstampTagOut">
                    <HDLName>uPort10TxPtpTstampTagOut</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.IEEE 1588.TxPtpTstampValidOut">
                    <HDLName>uPort10TxPtpTstampValidOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecAmLock0">
                    <HDLName>uPort10StatRxRsfecAmLock0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecAmLock1">
                    <HDLName>uPort10StatRxRsfecAmLock1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecAmLock2">
                    <HDLName>uPort10StatRxRsfecAmLock2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecAmLock3">
                    <HDLName>uPort10StatRxRsfecAmLock3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecCorrectedCwInc">
                    <HDLName>uPort10StatRxRsfecCorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecCwInc">
                    <HDLName>uPort10StatRxRsfecCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecErrCount0Inc">
                    <HDLName>uPort10StatRxRsfecErrCount0Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecErrCount1Inc">
                    <HDLName>uPort10StatRxRsfecErrCount1Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecErrCount2Inc">
                    <HDLName>uPort10StatRxRsfecErrCount2Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecErrCount3Inc">
                    <HDLName>uPort10StatRxRsfecErrCount3Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecHiSer">
                    <HDLName>uPort10StatRxRsfecHiSer</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecLaneAlignmentStatus">
                    <HDLName>uPort10StatRxRsfecLaneAlignmentStatus</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecLaneFill0">
                    <HDLName>uPort10StatRxRsfecLaneFill0</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecLaneFill1">
                    <HDLName>uPort10StatRxRsfecLaneFill1</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecLaneFill2">
                    <HDLName>uPort10StatRxRsfecLaneFill2</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecLaneFill3">
                    <HDLName>uPort10StatRxRsfecLaneFill3</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecLaneMapping">
                    <HDLName>uPort10StatRxRsfecLaneMapping</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U8/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.Stat.RxRsfecUncorrectedCwInc">
                    <HDLName>uPort10StatRxRsfecUncorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port10 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port10.UserClkResetOut">
                    <HDLName>uPort10UserClkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.CoreReady">
                    <HDLName>xPort11CoreReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11 User Clock">
                    <HDLName>UserClkPort11</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>clock</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <DutyCycleRange>
                        <PercentInHighMax>50.000000</PercentInHighMax>
                        <PercentInHighMin>50.000000</PercentInHighMin>
                    </DutyCycleRange>
                    <AccuracyInPPM>100.000000</AccuracyInPPM>
                    <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>
                    <FreqInHertz>
                        <Max>300.000000M</Max>
                        <Min>1.000000M</Min>
                    </FreqInHertz>
                </Signal>
                <Signal Name="Port11.Tx.TData0">
                    <HDLName>uPort11TxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData1">
                    <HDLName>uPort11TxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData2">
                    <HDLName>uPort11TxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData3">
                    <HDLName>uPort11TxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData4">
                    <HDLName>uPort11TxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData5">
                    <HDLName>uPort11TxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData6">
                    <HDLName>uPort11TxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TData7">
                    <HDLName>uPort11TxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TKeep">
                    <HDLName>uPort11TxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TLast">
                    <HDLName>uPort11TxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TUser">
                    <HDLName>uPort11TxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TValid">
                    <HDLName>uPort11TxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx.TReady">
                    <HDLName>uPort11TxTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData0">
                    <HDLName>uPort11RxTData0</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData1">
                    <HDLName>uPort11RxTData1</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData2">
                    <HDLName>uPort11RxTData2</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData3">
                    <HDLName>uPort11RxTData3</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData4">
                    <HDLName>uPort11RxTData4</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData5">
                    <HDLName>uPort11RxTData5</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData6">
                    <HDLName>uPort11RxTData6</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TData7">
                    <HDLName>uPort11RxTData7</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TKeep">
                    <HDLName>uPort11RxTKeep</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>64</WordLength>
                            <IntegerWordLength>64</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TUser">
                    <HDLName>uPort11RxTUser</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TLast">
                    <HDLName>uPort11RxTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx.TValid">
                    <HDLName>uPort11RxTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxPauseEnable">
                    <HDLName>uPort11CtlRxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxEnableGcp">
                    <HDLName>uPort11CtlRxEnableGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckMcastGcp">
                    <HDLName>uPort11CtlRxCheckMcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckUcastGcp">
                    <HDLName>uPort11CtlRxCheckUcastGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckSaGcp">
                    <HDLName>uPort11CtlRxCheckSaGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckEtypeGcp">
                    <HDLName>uPort11CtlRxCheckEtypeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckOpcodeGcp">
                    <HDLName>uPort11CtlRxCheckOpcodeGcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxEnablePcp">
                    <HDLName>uPort11CtlRxEnablePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckMcastPcp">
                    <HDLName>uPort11CtlRxCheckMcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckUcastPcp">
                    <HDLName>uPort11CtlRxCheckUcastPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckSaPcp">
                    <HDLName>uPort11CtlRxCheckSaPcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckEtypePcp">
                    <HDLName>uPort11CtlRxCheckEtypePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckOpcodePcp">
                    <HDLName>uPort11CtlRxCheckOpcodePcp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxEnableGpp">
                    <HDLName>uPort11CtlRxEnableGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckMcastGpp">
                    <HDLName>uPort11CtlRxCheckMcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckUcastGpp">
                    <HDLName>uPort11CtlRxCheckUcastGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckSaGpp">
                    <HDLName>uPort11CtlRxCheckSaGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckEtypeGpp">
                    <HDLName>uPort11CtlRxCheckEtypeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckOpcodeGpp">
                    <HDLName>uPort11CtlRxCheckOpcodeGpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxEnablePpp">
                    <HDLName>uPort11CtlRxEnablePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckMcastPpp">
                    <HDLName>uPort11CtlRxCheckMcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckUcastPpp">
                    <HDLName>uPort11CtlRxCheckUcastPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckSaPpp">
                    <HDLName>uPort11CtlRxCheckSaPpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckEtypePpp">
                    <HDLName>uPort11CtlRxCheckEtypePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxCheckOpcodePpp">
                    <HDLName>uPort11CtlRxCheckOpcodePpp</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseReq">
                    <HDLName>uPort11StatRxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.CtlRxPauseAck">
                    <HDLName>uPort11CtlRxPauseAck</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseValid">
                    <HDLName>uPort11StatRxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta0">
                    <HDLName>uPort11StatRxPauseQanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta1">
                    <HDLName>uPort11StatRxPauseQanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta2">
                    <HDLName>uPort11StatRxPauseQanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta3">
                    <HDLName>uPort11StatRxPauseQanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta4">
                    <HDLName>uPort11StatRxPauseQanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta5">
                    <HDLName>uPort11StatRxPauseQanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta6">
                    <HDLName>uPort11StatRxPauseQanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta7">
                    <HDLName>uPort11StatRxPauseQanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Rx Flow Control.StatRxPauseQanta8">
                    <HDLName>uPort11StatRxPauseQanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseEnable">
                    <HDLName>uPort11CtlTxPauseEnable</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseReq">
                    <HDLName>uPort11CtlTxPauseReq</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta0">
                    <HDLName>uPort11CtlTxPauseQuanta0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta1">
                    <HDLName>uPort11CtlTxPauseQuanta1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta2">
                    <HDLName>uPort11CtlTxPauseQuanta2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta3">
                    <HDLName>uPort11CtlTxPauseQuanta3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta4">
                    <HDLName>uPort11CtlTxPauseQuanta4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta5">
                    <HDLName>uPort11CtlTxPauseQuanta5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta6">
                    <HDLName>uPort11CtlTxPauseQuanta6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta7">
                    <HDLName>uPort11CtlTxPauseQuanta7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseQuanta8">
                    <HDLName>uPort11CtlTxPauseQuanta8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer0">
                    <HDLName>uPort11CtlTxPauseRefreshTimer0</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer1">
                    <HDLName>uPort11CtlTxPauseRefreshTimer1</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer2">
                    <HDLName>uPort11CtlTxPauseRefreshTimer2</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer3">
                    <HDLName>uPort11CtlTxPauseRefreshTimer3</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer4">
                    <HDLName>uPort11CtlTxPauseRefreshTimer4</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer5">
                    <HDLName>uPort11CtlTxPauseRefreshTimer5</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer6">
                    <HDLName>uPort11CtlTxPauseRefreshTimer6</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer7">
                    <HDLName>uPort11CtlTxPauseRefreshTimer7</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxPauseRefreshTimer8">
                    <HDLName>uPort11CtlTxPauseRefreshTimer8</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.CtlTxResendPause">
                    <HDLName>uPort11CtlTxResendPause</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Tx Flow Control.StatTxPauseValid">
                    <HDLName>uPort11StatTxPauseValid</HDLName>
                    <HDLType>std_logic_vector(8 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>9</WordLength>
                            <IntegerWordLength>9</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.CtlRxSystemtimerinHigh">
                    <HDLName>uPort11CtlRxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.CtlRxSystemtimerinLow">
                    <HDLName>uPort11CtlRxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.CtlTxSystemtimerinHigh">
                    <HDLName>uPort11CtlTxSystemtimerinHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.CtlTxSystemtimerinLow">
                    <HDLName>uPort11CtlTxSystemtimerinLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill0">
                    <HDLName>uPort11RxLaneAlignerFill0</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill1">
                    <HDLName>uPort11RxLaneAlignerFill1</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill2">
                    <HDLName>uPort11RxLaneAlignerFill2</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill3">
                    <HDLName>uPort11RxLaneAlignerFill3</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill4">
                    <HDLName>uPort11RxLaneAlignerFill4</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill5">
                    <HDLName>uPort11RxLaneAlignerFill5</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill6">
                    <HDLName>uPort11RxLaneAlignerFill6</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill7">
                    <HDLName>uPort11RxLaneAlignerFill7</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill8">
                    <HDLName>uPort11RxLaneAlignerFill8</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill9">
                    <HDLName>uPort11RxLaneAlignerFill9</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill10">
                    <HDLName>uPort11RxLaneAlignerFill10</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill11">
                    <HDLName>uPort11RxLaneAlignerFill11</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill12">
                    <HDLName>uPort11RxLaneAlignerFill12</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill13">
                    <HDLName>uPort11RxLaneAlignerFill13</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill14">
                    <HDLName>uPort11RxLaneAlignerFill14</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill15">
                    <HDLName>uPort11RxLaneAlignerFill15</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill16">
                    <HDLName>uPort11RxLaneAlignerFill16</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill17">
                    <HDLName>uPort11RxLaneAlignerFill17</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill18">
                    <HDLName>uPort11RxLaneAlignerFill18</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxLaneAlignerFill19">
                    <HDLName>uPort11RxLaneAlignerFill19</HDLName>
                    <HDLType>std_logic_vector(6 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>7</WordLength>
                            <IntegerWordLength>7</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxPtpPcslaneOut">
                    <HDLName>uPort11RxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxPtpTstampOutHigh">
                    <HDLName>uPort11RxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.RxPtpTstampOutLow">
                    <HDLName>uPort11RxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.StatTxPtpFifoReadError">
                    <HDLName>uPort11StatTxPtpFifoReadError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.StatTxPtpFifoWriteError">
                    <HDLName>uPort11StatTxPtpFifoWriteError</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.TxPtp1588opIn">
                    <HDLName>uPort11TxPtp1588opIn</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>2</WordLength>
                            <IntegerWordLength>2</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.TxPtpPcslaneOut">
                    <HDLName>uPort11TxPtpPcslaneOut</HDLName>
                    <HDLType>std_logic_vector(4 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>5</WordLength>
                            <IntegerWordLength>5</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.TxPtpTagFieldIn">
                    <HDLName>uPort11TxPtpTagFieldIn</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.TxPtpTstampOutHigh">
                    <HDLName>uPort11TxPtpTstampOutHigh</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.TxPtpTstampOutLow">
                    <HDLName>uPort11TxPtpTstampOutLow</HDLName>
                    <HDLType>std_logic_vector(63 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U64/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.TxPtpTstampTagOut">
                    <HDLName>uPort11TxPtpTstampTagOut</HDLName>
                    <HDLType>std_logic_vector(15 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U16/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.IEEE 1588.TxPtpTstampValidOut">
                    <HDLName>uPort11TxPtpTstampValidOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecAmLock0">
                    <HDLName>uPort11StatRxRsfecAmLock0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecAmLock1">
                    <HDLName>uPort11StatRxRsfecAmLock1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecAmLock2">
                    <HDLName>uPort11StatRxRsfecAmLock2</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecAmLock3">
                    <HDLName>uPort11StatRxRsfecAmLock3</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecCorrectedCwInc">
                    <HDLName>uPort11StatRxRsfecCorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecCwInc">
                    <HDLName>uPort11StatRxRsfecCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecErrCount0Inc">
                    <HDLName>uPort11StatRxRsfecErrCount0Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecErrCount1Inc">
                    <HDLName>uPort11StatRxRsfecErrCount1Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecErrCount2Inc">
                    <HDLName>uPort11StatRxRsfecErrCount2Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecErrCount3Inc">
                    <HDLName>uPort11StatRxRsfecErrCount3Inc</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>3</WordLength>
                            <IntegerWordLength>3</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecHiSer">
                    <HDLName>uPort11StatRxRsfecHiSer</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecLaneAlignmentStatus">
                    <HDLName>uPort11StatRxRsfecLaneAlignmentStatus</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecLaneFill0">
                    <HDLName>uPort11StatRxRsfecLaneFill0</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecLaneFill1">
                    <HDLName>uPort11StatRxRsfecLaneFill1</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecLaneFill2">
                    <HDLName>uPort11StatRxRsfecLaneFill2</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecLaneFill3">
                    <HDLName>uPort11StatRxRsfecLaneFill3</HDLName>
                    <HDLType>std_logic_vector(13 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <FXP>
                            <WordLength>14</WordLength>
                            <IntegerWordLength>14</IntegerWordLength>
                            <Unsigned/>
                        </FXP>
                    </DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecLaneMapping">
                    <HDLName>uPort11StatRxRsfecLaneMapping</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><U8/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.Stat.RxRsfecUncorrectedCwInc">
                    <HDLName>uPort11StatRxRsfecUncorrectedCwInc</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType><Boolean/></DataType>
                    <RequiredClockDomain>Port11 User Clock</RequiredClockDomain>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="Port11.UserClkResetOut">
                    <HDLName>uPort11UserClkResetOut</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
            </SignalList>
        </Interface>
        <Interface Name="Socket">
            <InterfaceType>Socket</InterfaceType>
            <SignalList>
                <Signal Name="aLmkI2cSda">
                    <HDLName>aLmkI2cSda</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmkI2cScl">
                    <HDLName>aLmkI2cScl</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Pdn_n">
                    <HDLName>aLmk1Pdn_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Pdn_n">
                    <HDLName>aLmk2Pdn_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Gpio0">
                    <HDLName>aLmk1Gpio0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Gpio0">
                    <HDLName>aLmk2Gpio0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Status0">
                    <HDLName>aLmk1Status0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk1Status1">
                    <HDLName>aLmk1Status1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Status0">
                    <HDLName>aLmk2Status0</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aLmk2Status1">
                    <HDLName>aLmk2Status1</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassPrsnt_n">
                    <HDLName>aIPassPrsnt_n</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>8</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassIntr_n">
                    <HDLName>aIPassIntr_n</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>8</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassVccPowerFault_n">
                    <HDLName>aIPassVccPowerFault_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassSCL">
                    <HDLName>aIPassSCL</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aIPassSDA">
                    <HDLName>aIPassSDA</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpReset_n">
                    <HDLName>aPortExpReset_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpIntr_n">
                    <HDLName>aPortExpIntr_n</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpSda">
                    <HDLName>aPortExpSda</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aPortExpScl">
                    <HDLName>aPortExpScl</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="stIoModuleSupportsFRAGLs">
                    <HDLName>stIoModuleSupportsFRAGLs</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtRefClk_p">
                    <HDLName>MgtRefClk_p</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtRefClk_n">
                    <HDLName>MgtRefClk_n</HDLName>
                    <HDLType>std_logic_vector(11 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>12</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortRx_p">
                    <HDLName>MgtPortRx_p</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortRx_n">
                    <HDLName>MgtPortRx_n</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortTx_p">
                    <HDLName>MgtPortTx_p</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="MgtPortTx_n">
                    <HDLName>MgtPortTx_n</HDLName>
                    <HDLType>std_logic_vector(47 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>48</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="AxiClk">
                    <HDLName>AxiClk</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTData">
                    <HDLName>xHostAxiStreamToClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTLast">
                    <HDLName>xHostAxiStreamToClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTReady">
                    <HDLName>xHostAxiStreamFromClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTValid">
                    <HDLName>xHostAxiStreamToClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTData">
                    <HDLName>xHostAxiStreamFromClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTLast">
                    <HDLName>xHostAxiStreamFromClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamToClipTReady">
                    <HDLName>xHostAxiStreamToClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xHostAxiStreamFromClipTValid">
                    <HDLName>xHostAxiStreamFromClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTData">
                    <HDLName>xDiagramAxiStreamToClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTLast">
                    <HDLName>xDiagramAxiStreamToClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTReady">
                    <HDLName>xDiagramAxiStreamFromClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTValid">
                    <HDLName>xDiagramAxiStreamToClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTData">
                    <HDLName>xDiagramAxiStreamFromClipTData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTLast">
                    <HDLName>xDiagramAxiStreamFromClipTLast</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamToClipTReady">
                    <HDLName>xDiagramAxiStreamToClipTReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xDiagramAxiStreamFromClipTValid">
                    <HDLName>xDiagramAxiStreamFromClipTValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARAddr">
                    <HDLName>xClipAxi4LiteMasterARAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARProt">
                    <HDLName>xClipAxi4LiteMasterARProt</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>3</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARReady">
                    <HDLName>xClipAxi4LiteMasterARReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterARValid">
                    <HDLName>xClipAxi4LiteMasterARValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWAddr">
                    <HDLName>xClipAxi4LiteMasterAWAddr</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWProt">
                    <HDLName>xClipAxi4LiteMasterAWProt</HDLName>
                    <HDLType>std_logic_vector(2 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>3</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWReady">
                    <HDLName>xClipAxi4LiteMasterAWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterAWValid">
                    <HDLName>xClipAxi4LiteMasterAWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterBReady">
                    <HDLName>xClipAxi4LiteMasterBReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterBResp">
                    <HDLName>xClipAxi4LiteMasterBResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>2</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterBValid">
                    <HDLName>xClipAxi4LiteMasterBValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRData">
                    <HDLName>xClipAxi4LiteMasterRData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRReady">
                    <HDLName>xClipAxi4LiteMasterRReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRResp">
                    <HDLName>xClipAxi4LiteMasterRResp</HDLName>
                    <HDLType>std_logic_vector(1 downto 0)</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>2</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterRValid">
                    <HDLName>xClipAxi4LiteMasterRValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWData">
                    <HDLName>xClipAxi4LiteMasterWData</HDLName>
                    <HDLType>std_logic_vector(31 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>32</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWReady">
                    <HDLName>xClipAxi4LiteMasterWReady</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWStrb">
                    <HDLName>xClipAxi4LiteMasterWStrb</HDLName>
                    <HDLType>std_logic_vector(3 downto 0)</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>4</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteMasterWValid">
                    <HDLName>xClipAxi4LiteMasterWValid</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>FromCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="xClipAxi4LiteInterrupt">
                    <HDLName>xClipAxi4LiteInterrupt</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
                <Signal Name="aDio">
                    <HDLName>aDio</HDLName>
                    <HDLType>std_logic_vector(7 downto 0)</HDLType>
                    <Direction>Bidirectional</Direction>
                    <SignalType>data</SignalType>
                    <Description/>
                    <DataType>
                        <Array>
                            <Boolean/>
                            <Size>8</Size>
                        </Array>
                    </DataType>
                    <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop>
                </Signal>
            </SignalList>
        </Interface>
        <Interface Name="Fabric">
            <InterfaceType>Fabric</InterfaceType>
            <SignalList>
                <Signal Name="aResetSl">
                    <HDLName>aResetSl</HDLName>
                    <HDLType>std_logic</HDLType>
                    <Direction>ToCLIP</Direction>
                    <SignalType>reset</SignalType>
                    <Description/>
                    <DataType>
                        <Boolean/>
                    </DataType>
                </Signal>
            </SignalList>
        </Interface>
    </InterfaceList>
    <ImplementationList>
        <Path Name="..\vhdl\PXIe7903_100GbE.vhd">
            <TopLevel/>
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\CmacWrapper.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\CmacCore.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\MgtTest_DRP_bridge.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\AXI4_Lite_to_DRP.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\vhdl\PXIe659XR_AXI4_Lite_Address_Map.vhd">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\..\Target\SasquatchClipFixedLogic.dcp">
            <SimulationFileList>
                <SimulationModelType>Exclude from simulation model</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\..\Target\cmac_ip.dcp">
            <SimulationFileList>
                <SimulationModelType>Exclude from simulation model</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\xdc\PXIe7903_100GbE.xdc">
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
        <Path Name="..\xdc\PXIe7903_100GbE_place.xdc">
            <VivadoProcessToReadBefore>Place</VivadoProcessToReadBefore>
            <SimulationFileList>
                <SimulationModelType>Same as synthesis</SimulationModelType>
            </SimulationFileList>
        </Path>
    </ImplementationList>
    <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
    <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
    <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
    <CLIPVersion>1.0.0</CLIPVersion>

    <CompatibleIOModuleList>
        <IOModule>IOModuleID:0x10937AEC</IOModule>
    </CompatibleIOModuleList>

</CLIPDeclaration>