{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686198063651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686198063651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 13:21:03 2023 " "Processing started: Thu Jun 08 13:21:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686198063651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686198063651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_uart -c top_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_uart -c top_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686198063651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686198063986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../src/rtl/tx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart " "Found entity 1: top_uart" {  } { { "../src/rtl/top_uart.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "../src/rtl/sw.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_price " "Found entity 1: rx_price" {  } { { "../src/rtl/rx_price.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx_price.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../src/rtl/rx.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_ex " "Found entity 1: gen_ex" {  } { { "../src/rtl/gen_ex.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/gen_ex.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd_encorder " "Found entity 1: fnd_encorder" {  } { { "../src/rtl/fnd_encorder.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/fnd_encorder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detecte " "Found entity 1: edge_detecte" {  } { { "../src/rtl/edge_detecte.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/edge_detecte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/rtl/debounce.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686198064059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686198064059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_uart " "Elaborating entity \"top_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686198064078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:ps_load " "Elaborating entity \"debounce\" for hierarchy \"debounce:ps_load\"" {  } { { "../src/rtl/top_uart.v" "ps_load" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detecte edge_detecte:edge_load " "Elaborating entity \"edge_detecte\" for hierarchy \"edge_detecte:edge_load\"" {  } { { "../src/rtl/top_uart.v" "edge_load" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw sw:bit8_en " "Elaborating entity \"sw\" for hierarchy \"sw:bit8_en\"" {  } { { "../src/rtl/top_uart.v" "bit8_en" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064115 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sw.v(17) " "Verilog HDL Case Statement information at sw.v(17): all case item expressions in this case statement are onehot" {  } { { "../src/rtl/sw.v" "" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/sw.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1686198064117 "|top_uart|sw:bit8_en"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ex gen_ex:gen_enable " "Elaborating entity \"gen_ex\" for hierarchy \"gen_ex:gen_enable\"" {  } { { "../src/rtl/top_uart.v" "gen_enable" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:TTL_tx " "Elaborating entity \"tx\" for hierarchy \"tx:TTL_tx\"" {  } { { "../src/rtl/top_uart.v" "TTL_tx" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:TTL_rx " "Elaborating entity \"rx\" for hierarchy \"rx:TTL_rx\"" {  } { { "../src/rtl/top_uart.v" "TTL_rx" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_price rx_price:u_rx_price " "Elaborating entity \"rx_price\" for hierarchy \"rx_price:u_rx_price\"" {  } { { "../src/rtl/top_uart.v" "u_rx_price" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_encorder fnd_encorder:fnd_of_rxd1 " "Elaborating entity \"fnd_encorder\" for hierarchy \"fnd_encorder:fnd_of_rxd1\"" {  } { { "../src/rtl/top_uart.v" "fnd_of_rxd1" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064126 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_led1 led " "Node instance \"u_led1\" instantiates undefined entity \"led\"" {  } { { "../src/rtl/top_uart.v" "u_led1" { Text "C:/verilog/git_basic2023/lab02_tlqkf/src/rtl/top_uart.v" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686198064142 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686198064221 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 08 13:21:04 2023 " "Processing ended: Thu Jun 08 13:21:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686198064221 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686198064221 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686198064221 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686198064221 ""}
