m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/GitLocalRep/FPGAuartCamera/source/test12UARTup_PingPong_LoadedRAM/simulation/qsim
vtest12
!s110 1470576408
!i10b 1
!s100 EA5K16h=SRahj5kVA>V?>0
If@N_0<n7a4G]IcNW1D>aC0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1470576404
8test12.vo
Ftest12.vo
L0 32
Z2 OV;L;10.4d;61
r1
!s85 0
31
Z3 !s108 1470576408.000000
!s107 test12.vo|
!s90 -work|work|test12.vo|
!i113 1
Z4 o-work work
vtest12_vlg_vec_tst
!s110 1470576409
!i10b 1
!s100 Ci04YNe]AeL;_mT@7Wk<R3
Il8;7Fa_PkaeXalhg?_iSA2
R1
R0
w1470576396
8WaveformTestingShiftReg.vwf.vt
FWaveformTestingShiftReg.vwf.vt
L0 30
R2
r1
!s85 0
31
R3
!s107 WaveformTestingShiftReg.vwf.vt|
!s90 -work|work|WaveformTestingShiftReg.vwf.vt|
!i113 1
R4
