XILINX = /tank/work/dev/ISE/14.7/ISE_DS/ISE/

PROJECT = fpga

TARGET_PART = xc6slx16-3csg324

VSOURCE = fpga.v ../rtl/soc.v

MAP_OPTS =  -logic_opt on -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt on -mt on -ir off -pr off -lc off -power off

PAR_OPTS = -ol high -mt on

BITGEN_OPTS = -g DebugBitstream:No -g Binary:no -g CRC:Enable -g Reset_on_err:No -g ConfigRate:2 -g ProgPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ExtMasterCclk_en:No -g SPI_buswidth:1 -g TIMER_CFG:0xFFFF -g multipin_wakeup:No -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:Yes -g DriveDone:No -g en_sw_gsr:No -g drive_awake:No -g sw_clk:Startupclk -g sw_gwe_cycle:5 -g sw_gts_cycle:4 
