

================================================================
== Vivado HLS Report for 'packetMaker'
================================================================
* Date:           Fri Jun 30 19:10:42 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        packetMaker
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.39|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1               |    ?|    ?|        29|          -|          -|  inf |    no    |
        | + packetMaker_label3  |   26|   26|         3|          1|          1|    25|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_7 (6)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_packet_V), !map !36

ST_1: StgValue_8 (7)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !40

ST_1: StgValue_9 (8)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_dest_V), !map !44

ST_1: StgValue_10 (9)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %id_V), !map !48

ST_1: StgValue_11 (10)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @packetMaker_str) nounwind

ST_1: StgValue_12 (11)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:27
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %id_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_13 (12)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:27
:6  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_14 (13)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:27
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_15 (14)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:44
:8  br label %.loopexit


 <State 2>: 0.89ns
ST_2: loop_begin (16)  [1/1] 0.00ns
.loopexit:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_2: StgValue_17 (17)  [1/1] 0.89ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
.loopexit:1  br label %1


 <State 3>: 2.39ns
ST_3: i (19)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %.loopexit ], [ %i_1, %2 ]

ST_3: exitcond (20)  [1/1] 1.17ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:1  %exitcond = icmp eq i5 %i, -7

ST_3: i_1 (21)  [1/1] 1.24ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:2  %i_1 = add i5 %i, 1

ST_3: StgValue_21 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:3  br i1 %exitcond, label %.loopexit.loopexit, label %2

ST_3: tmp (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:4  %tmp = zext i5 %i to i64

ST_3: packet1_addr (29)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:5  %packet1_addr = getelementptr inbounds [25 x i32]* @packet1, i64 0, i64 %tmp

ST_3: packet1_load (30)  [2/2] 2.39ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:6  %packet1_load = load i32* %packet1_addr, align 4

ST_3: tmp_last_V (32)  [1/1] 1.17ns  loc: ../hlsSources/srcs/packetMaker.cpp:49
:8  %tmp_last_V = icmp eq i5 %i, -8


 <State 4>: 2.39ns
ST_4: packet1_load (30)  [1/2] 2.39ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:6  %packet1_load = load i32* %packet1_addr, align 4

ST_4: tmp_packet_V (31)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:7  %tmp_packet_V = sext i32 %packet1_load to i64

ST_4: StgValue_28 (33)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:55
:9  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 0)


 <State 5>: 0.00ns
ST_5: empty (24)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_5: StgValue_30 (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:1  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind

ST_5: tmp_2 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5)

ST_5: StgValue_32 (27)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:46
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_33 (33)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:55
:9  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 0)

ST_5: empty_3 (34)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:56
:10  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp_2)

ST_5: StgValue_35 (35)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMaker.cpp:45
:11  br label %1


 <State 6>: 0.00ns
ST_6: StgValue_36 (37)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.892ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../hlsSources/srcs/packetMaker.cpp:45) [19]  (0.892 ns)

 <State 3>: 2.39ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../hlsSources/srcs/packetMaker.cpp:45) [19]  (0 ns)
	'getelementptr' operation ('packet1_addr', ../hlsSources/srcs/packetMaker.cpp:46) [29]  (0 ns)
	'load' operation ('val', ../hlsSources/srcs/packetMaker.cpp:46) on array 'packet1' [30]  (2.39 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	'load' operation ('val', ../hlsSources/srcs/packetMaker.cpp:46) on array 'packet1' [30]  (2.39 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
