$date
	Thu Nov 20 12:06:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module apb_slave_tb $end
$var wire 1 ! pready $end
$var wire 8 " prdata [7:0] $end
$var reg 32 # paddr [31:0] $end
$var reg 1 $ pclk $end
$var reg 1 % penable $end
$var reg 1 & presetn $end
$var reg 1 ' psel $end
$var reg 8 ( pwdata [7:0] $end
$var reg 1 ) pwrite $end
$var reg 8 * rdata [7:0] $end
$scope module dut $end
$var wire 32 + paddr [31:0] $end
$var wire 1 $ pclk $end
$var wire 1 % penable $end
$var wire 1 & presetn $end
$var wire 1 ' psel $end
$var wire 8 , pwdata [7:0] $end
$var wire 1 ) pwrite $end
$var reg 8 - prdata [7:0] $end
$var reg 1 ! pready $end
$upscope $end
$scope task apb_read $end
$var reg 32 . addr [31:0] $end
$upscope $end
$scope task apb_write $end
$var reg 32 / addr [31:0] $end
$var reg 8 0 data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
bx /
bx .
b0 -
b0 ,
b0 +
bx *
0)
b0 (
0'
0&
0%
0$
b0 #
b0 "
0!
$end
#5000
1$
#10000
0$
#15000
1$
#20000
1'
1)
b10101010 (
b10101010 ,
b10 #
b10 +
b10101010 0
b10 /
0$
1&
#25000
1!
1%
1$
#30000
0$
#35000
0!
0)
0'
0%
1$
#40000
0$
#45000
1$
#50000
0$
#55000
1'
1)
b1010101 (
b1010101 ,
b101 #
b101 +
b1010101 0
b101 /
1$
#60000
0$
#65000
1!
1%
1$
#70000
0$
#75000
0!
0)
0'
0%
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1'
b101 .
1$
#100000
0$
#105000
b1010101 "
b1010101 -
1!
1%
1$
#110000
0$
#115000
0!
0'
0%
b1010101 *
1$
#120000
0$
#125000
1'
b10 #
b10 +
b10 .
1$
#130000
0$
#135000
b10101010 "
b10101010 -
1!
1%
1$
#140000
0$
#145000
0!
0'
0%
b10101010 *
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
