Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: test1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test1"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Top Module Name                    : test1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/vga_timing.vhd" in Library work.
Entity <vga_timing_synch> compiled.
Entity <vga_timing_synch> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/vga_imagegenerator.vhd" in Library work.
Architecture behavioral of Entity vga_imagegenerator is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/ipcore_dir/tb_data_calculateTo.vhd" in Library work.
Architecture tb_data_calculateto_a of Entity tb_data_calculateto is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/ipcore_dir/float2fixed.vhd" in Library work.
Architecture float2fixed_a of Entity float2fixed is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/ipcore_dir/dualmem.vhd" in Library work.
Architecture dualmem_a of Entity dualmem is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/test1.vhd" in Library work.
Entity <test1> compiled.
Entity <test1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 10
	PIXELS = 768

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>) with generics.
	BITS = 24


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test1> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/user/workspace/melexis_mlx90641/test1.vhd" line 421: Instantiating black box module <tb_data_calculateTo>.
WARNING:Xst:2211 - "/home/user/workspace/melexis_mlx90641/test1.vhd" line 429: Instantiating black box module <float2fixed>.
WARNING:Xst:2211 - "/home/user/workspace/melexis_mlx90641/test1.vhd" line 442: Instantiating black box module <dualmem>.
Entity <test1> analyzed. Unit <test1> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 10
	PIXELS = 768
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing generic Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
	BITS = 24
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/melexis_mlx90641/address_generator.vhd".
WARNING:Xst:647 - Input <activeh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 73                                             |
    | Inputs             | 2                                              |
    | Outputs            | 24                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit register for signal <addr>.
    Found 10-bit adder for signal <addr$share0000>.
    Found 5-bit register for signal <count1>.
    Found 5-bit adder for signal <count1$addsub0000> created at line 100.
    Found 10-bit register for signal <va>.
    Found 10-bit subtractor for signal <va$sub0000> created at line 61.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/melexis_mlx90641/vga_timing.vhd".
WARNING:Xst:1780 - Signal <vcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v120> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tvsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tvPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <thsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <thPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <display_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100 is never reached in FSM <state>.
INFO:Xst:1799 - State 011 is never reached in FSM <state>.
INFO:Xst:1799 - State 101 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <stateh>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <statev>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <activeh>.
    Found 10-bit comparator greatequal for signal <blank$cmp_ge0000> created at line 560.
    Found 10-bit comparator greatequal for signal <blank$cmp_ge0001> created at line 560.
    Found 6-bit up counter for signal <bph>.
    Found 15-bit up counter for signal <bpv>.
    Found 10-bit register for signal <count1>.
    Found 10-bit adder for signal <count1$share0000> created at line 135.
    Found 6-bit register for signal <counter2>.
    Found 6-bit adder for signal <counter2$addsub0000> created at line 156.
    Found 10-bit up counter for signal <disph>.
    Found 19-bit up counter for signal <dispv>.
    Found 4-bit up counter for signal <fph>.
    Found 13-bit up counter for signal <fpv>.
    Found 1-bit register for signal <h>.
    Found 10-bit register for signal <hPos>.
    Found 10-bit adder for signal <hPos$addsub0000>.
    Found 1-bit register for signal <ph>.
    Found 7-bit up counter for signal <pwh>.
    Found 11-bit up counter for signal <pwv>.
    Found 1-bit register for signal <tactiveArea1>.
    Found 1-bit register for signal <v>.
    Found 1-bit register for signal <videoOn>.
    Found 10-bit comparator greatequal for signal <videoOn$cmp_ge0000> created at line 530.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0000> created at line 530.
    Found 10-bit up counter for signal <vPos>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   9 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/melexis_mlx90641/vga_imagegenerator.vhd".
WARNING:Xst:647 - Input <vgaclk25> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <test1>.
    Related source file is "/home/user/workspace/melexis_mlx90641/test1.vhd".
WARNING:Xst:646 - Signal <float2fixedr<63:35>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <float2fixedr<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dualmem_doutb<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <float2fixedond> equivalent to <float2fixedce> has been removed
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | i_clock                   (rising_edge)        |
    | Reset              | i_reset                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <agclk>.
    Found 10-bit register for signal <dualmem_addra>.
    Found 32-bit register for signal <dualmem_dina>.
    Found 1-bit register for signal <dualmem_ena>.
    Found 1-bit register for signal <dualmem_enb>.
    Found 1-bit register for signal <dualmem_wea<0>>.
    Found 32-bit register for signal <float2fixeda>.
    Found 1-bit register for signal <float2fixedce>.
    Found 1-bit register for signal <float2fixedsclr>.
    Found 10-bit register for signal <i>.
    Found 10-bit adder for signal <i$addsub0000> created at line 255.
    Found 10-bit register for signal <tb_data_calculateTo_addra>.
    Found 32-bit register for signal <tout>.
    Found 1-bit register for signal <vgaclk25>.
    Found 1-bit register for signal <vmax<0>>.
    Found 6-bit up counter for signal <vmax0>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 134 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <test1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 26
 1-bit register                                        : 14
 10-bit register                                       : 7
 32-bit register                                       : 3
 5-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 4
 10-bit comparator greatequal                          : 3
 10-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <vts_inst/statev/FSM> on signal <statev[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
 11    | 01
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <vts_inst/stateh/FSM> on signal <stateh[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 110
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <vts_inst/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | unreached
 100   | unreached
 101   | unreached
 110   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ag_inst/state/FSM> on signal <state[1:5]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 00000
 000010 | 00001
 000100 | 00010
 000110 | 00011
 001000 | 00100
 001010 | 00101
 001100 | 00110
 001110 | 00111
 010000 | 01000
 010010 | 01001
 010100 | 01010
 010110 | 01011
 011000 | 01100
 011010 | 01101
 011100 | 01110
 011110 | 01111
 100000 | 10000
 100010 | 10001
 100100 | 10010
 100110 | 10011
 101000 | 10100
 101010 | 10101
 101100 | 10110
 101110 | 10111
 110000 | 11000
--------------------
Reading core <ipcore_dir/tb_data_calculateTo.ngc>.
Reading core <ipcore_dir/float2fixed.ngc>.
Reading core <ipcore_dir/dualmem.ngc>.
Loading core <tb_data_calculateTo> for timing and area information for instance <tb_data_calculateTo_inst>.
Loading core <float2fixed> for timing and area information for instance <inst_float2fixed>.
Loading core <dualmem> for timing and area information for instance <dualmem_inst>.
WARNING:Xst:1710 - FF/Latch <tout_22> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_23> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_24> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_25> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_26> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_27> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_28> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_29> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_30> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_31> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_31> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_30> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_29> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_28> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_27> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_26> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_25> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_24> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_23> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_22> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
# Registers                                            : 191
 Flip-Flops                                            : 191
# Comparators                                          : 4
 10-bit comparator greatequal                          : 3
 10-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <tout_22> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_23> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_24> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_25> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_26> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_27> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_28> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_29> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_30> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tout_31> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_31> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_30> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_29> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_28> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_27> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_26> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_25> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_24> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_23> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dualmem_dina_22> (without init value) has a constant value of 0 in block <test1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <test1> ...

Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test1, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 293
 Flip-Flops                                            : 293

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test1.ngr
Top Level Output File Name         : test1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 1363
#      GND                         : 4
#      INV                         : 15
#      LUT1                        : 64
#      LUT2                        : 203
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 353
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 290
#      LUT4_D                      : 13
#      LUT4_L                      : 11
#      MULT_AND                    : 4
#      MUXCY                       : 167
#      MUXF5                       : 72
#      MUXF6                       : 2
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 154
# FlipFlops/Latches                : 690
#      FDC                         : 37
#      FDCE                        : 88
#      FDE                         : 474
#      FDR                         : 61
#      FDRE                        : 17
#      FDRS                        : 6
#      FDRSE                       : 2
#      FDS                         : 2
#      FDSE                        : 3
# RAMS                             : 4
#      RAMB16                      : 4
# Shift Registers                  : 7
#      SRL16E                      : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 1
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                      546  out of  15360     3%  
 Number of Slice Flip Flops:            690  out of  30720     2%  
 Number of 4 input LUTs:                964  out of  30720     3%  
    Number used as logic:               957
    Number used as Shift registers:       7
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    448     7%  
 Number of FIFO16/RAMB16s:                4  out of    192     2%  
    Number used as RAMB16s:               4
 Number of GCLKs:                         3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_clock                            | BUFGP                                                                                                                                          | 537   |
tb_data_calculateTo_inst/N1        | NONE(tb_data_calculateTo_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)| 2     |
agclk1                             | BUFG                                                                                                                                           | 32    |
vgaclk251                          | BUFG                                                                                                                                           | 134   |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                 | Buffer(FF name)                                                                                                                                | Load  |
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_reset                                                        | IBUF                                                                                                                                           | 125   |
dualmem_inst/N1(dualmem_inst/XST_GND:G)                        | NONE(dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP)        | 8     |
tb_data_calculateTo_inst/N1(tb_data_calculateTo_inst/XST_GND:G)| NONE(tb_data_calculateTo_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP)| 8     |
---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 5.330ns (Maximum Frequency: 187.608MHz)
   Minimum input arrival time before clock: 4.438ns
   Maximum output required time after clock: 7.135ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 5.330ns (frequency: 187.608MHz)
  Total number of paths / destination ports: 7656 / 1100
-------------------------------------------------------------------------
Delay:               5.330ns (Levels of Logic = 66)
  Source:            inst_float2fixed/blk00000455 (FF)
  Destination:       inst_float2fixed/blk000000ac (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: inst_float2fixed/blk00000455 to inst_float2fixed/blk000000ac
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             66   0.360   1.224  blk00000455 (sig000003ad)
     LUT4:I3->O            1   0.195   0.000  blk000003bc (sig00000401)
     MUXCY:S->O            1   0.366   0.000  blk00000029 (sig00000335)
     MUXCY:CI->O           1   0.045   0.000  blk0000002b (sig00000340)
     MUXCY:CI->O           1   0.045   0.000  blk0000002d (sig0000034b)
     MUXCY:CI->O           1   0.045   0.000  blk0000002f (sig00000356)
     MUXCY:CI->O           1   0.045   0.000  blk00000031 (sig00000361)
     MUXCY:CI->O           1   0.045   0.000  blk00000033 (sig00000368)
     MUXCY:CI->O           1   0.045   0.000  blk00000035 (sig00000369)
     MUXCY:CI->O           1   0.045   0.000  blk00000037 (sig0000036a)
     MUXCY:CI->O           1   0.045   0.000  blk00000039 (sig0000036b)
     MUXCY:CI->O           1   0.045   0.000  blk0000003b (sig0000032b)
     MUXCY:CI->O           1   0.045   0.000  blk0000003d (sig0000032c)
     MUXCY:CI->O           1   0.045   0.000  blk0000003f (sig0000032d)
     MUXCY:CI->O           1   0.045   0.000  blk00000041 (sig0000032e)
     MUXCY:CI->O           1   0.045   0.000  blk00000043 (sig0000032f)
     MUXCY:CI->O           1   0.045   0.000  blk00000045 (sig00000330)
     MUXCY:CI->O           1   0.045   0.000  blk00000047 (sig00000331)
     MUXCY:CI->O           1   0.045   0.000  blk00000049 (sig00000332)
     MUXCY:CI->O           1   0.045   0.000  blk0000004b (sig00000333)
     MUXCY:CI->O           1   0.045   0.000  blk0000004d (sig00000334)
     MUXCY:CI->O           1   0.045   0.000  blk0000004f (sig00000336)
     MUXCY:CI->O           1   0.045   0.000  blk00000051 (sig00000337)
     MUXCY:CI->O           1   0.045   0.000  blk00000053 (sig00000338)
     MUXCY:CI->O           1   0.045   0.000  blk00000055 (sig00000339)
     MUXCY:CI->O           1   0.045   0.000  blk00000057 (sig0000033a)
     MUXCY:CI->O           1   0.045   0.000  blk00000059 (sig0000033b)
     MUXCY:CI->O           1   0.045   0.000  blk0000005b (sig0000033c)
     MUXCY:CI->O           1   0.045   0.000  blk0000005d (sig0000033d)
     MUXCY:CI->O           1   0.044   0.000  blk0000005f (sig0000033e)
     MUXCY:CI->O           1   0.044   0.000  blk00000061 (sig0000033f)
     MUXCY:CI->O           1   0.044   0.000  blk00000063 (sig00000341)
     MUXCY:CI->O           1   0.044   0.000  blk00000065 (sig00000342)
     MUXCY:CI->O           1   0.044   0.000  blk00000067 (sig00000343)
     MUXCY:CI->O           1   0.044   0.000  blk00000069 (sig00000344)
     MUXCY:CI->O           1   0.044   0.000  blk0000006b (sig00000345)
     MUXCY:CI->O           1   0.044   0.000  blk0000006d (sig00000346)
     MUXCY:CI->O           1   0.044   0.000  blk0000006f (sig00000347)
     MUXCY:CI->O           1   0.044   0.000  blk00000071 (sig00000348)
     MUXCY:CI->O           1   0.044   0.000  blk00000073 (sig00000349)
     MUXCY:CI->O           1   0.044   0.000  blk00000075 (sig0000034a)
     MUXCY:CI->O           1   0.044   0.000  blk00000077 (sig0000034c)
     MUXCY:CI->O           1   0.044   0.000  blk00000079 (sig0000034d)
     MUXCY:CI->O           1   0.044   0.000  blk0000007b (sig0000034e)
     MUXCY:CI->O           1   0.044   0.000  blk0000007d (sig0000034f)
     MUXCY:CI->O           1   0.044   0.000  blk0000007f (sig00000350)
     MUXCY:CI->O           1   0.044   0.000  blk00000081 (sig00000351)
     MUXCY:CI->O           1   0.044   0.000  blk00000083 (sig00000352)
     MUXCY:CI->O           1   0.044   0.000  blk00000085 (sig00000353)
     MUXCY:CI->O           1   0.044   0.000  blk00000087 (sig00000354)
     MUXCY:CI->O           1   0.044   0.000  blk00000089 (sig00000355)
     MUXCY:CI->O           1   0.044   0.000  blk0000008b (sig00000357)
     MUXCY:CI->O           1   0.045   0.000  blk0000008d (sig00000358)
     MUXCY:CI->O           1   0.044   0.000  blk0000008f (sig00000359)
     MUXCY:CI->O           1   0.044   0.000  blk00000091 (sig0000035a)
     MUXCY:CI->O           1   0.044   0.000  blk00000093 (sig0000035b)
     MUXCY:CI->O           1   0.044   0.000  blk00000095 (sig0000035c)
     MUXCY:CI->O           1   0.044   0.000  blk00000097 (sig0000035d)
     MUXCY:CI->O           1   0.044   0.000  blk00000099 (sig0000035e)
     MUXCY:CI->O           1   0.044   0.000  blk0000009b (sig0000035f)
     MUXCY:CI->O           1   0.044   0.000  blk0000009d (sig00000360)
     MUXCY:CI->O           1   0.044   0.000  blk0000009f (sig00000362)
     MUXCY:CI->O           1   0.044   0.000  blk000000a1 (sig00000363)
     MUXCY:CI->O           1   0.044   0.000  blk000000a3 (sig00000364)
     MUXCY:CI->O           1   0.044   0.000  blk000000a5 (sig00000365)
     MUXCY:CI->O           1   0.044   0.000  blk000000a7 (sig00000366)
     XORCY:CI->O           1   0.360   0.000  blk000000aa (sig000003a7)
     FDE:D                     0.022          blk000000ac
    ----------------------------------------
    Total                      5.330ns (4.107ns logic, 1.224ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'agclk1'
  Clock period: 4.091ns (frequency: 244.460MHz)
  Total number of paths / destination ports: 541 / 51
-------------------------------------------------------------------------
Delay:               4.091ns (Levels of Logic = 13)
  Source:            ag_inst/count1_0 (FF)
  Destination:       ag_inst/addr_9 (FF)
  Source Clock:      agclk1 rising
  Destination Clock: agclk1 rising

  Data Path: ag_inst/count1_0 to ag_inst/addr_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.360   0.560  ag_inst/count1_0 (ag_inst/count1_0)
     LUT2:I1->O            1   0.195   0.741  ag_inst/addr_mux0002<4>1 (ag_inst/addr_mux0002<4>)
     LUT4:I0->O            1   0.195   0.000  ag_inst/Madd_addr_share0000_lut<0> (ag_inst/Madd_addr_share0000_lut<0>)
     MUXCY:S->O            1   0.366   0.000  ag_inst/Madd_addr_share0000_cy<0> (ag_inst/Madd_addr_share0000_cy<0>)
     MUXCY:CI->O           1   0.044   0.000  ag_inst/Madd_addr_share0000_cy<1> (ag_inst/Madd_addr_share0000_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  ag_inst/Madd_addr_share0000_cy<2> (ag_inst/Madd_addr_share0000_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  ag_inst/Madd_addr_share0000_cy<3> (ag_inst/Madd_addr_share0000_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  ag_inst/Madd_addr_share0000_cy<4> (ag_inst/Madd_addr_share0000_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  ag_inst/Madd_addr_share0000_cy<5> (ag_inst/Madd_addr_share0000_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  ag_inst/Madd_addr_share0000_cy<6> (ag_inst/Madd_addr_share0000_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  ag_inst/Madd_addr_share0000_cy<7> (ag_inst/Madd_addr_share0000_cy<7>)
     MUXCY:CI->O           0   0.044   0.000  ag_inst/Madd_addr_share0000_cy<8> (ag_inst/Madd_addr_share0000_cy<8>)
     XORCY:CI->O           1   0.360   0.741  ag_inst/Madd_addr_share0000_xor<9> (ag_inst/addr_share0000<9>)
     LUT4:I0->O            1   0.195   0.000  ag_inst/addr_mux0001<0>1 (ag_inst/addr_mux0001<0>)
     FDR:D                     0.022          ag_inst/addr_9
    ----------------------------------------
    Total                      4.091ns (2.049ns logic, 2.042ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vgaclk251'
  Clock period: 4.954ns (frequency: 201.857MHz)
  Total number of paths / destination ports: 2703 / 229
-------------------------------------------------------------------------
Delay:               4.954ns (Levels of Logic = 6)
  Source:            vts_inst/hPos_5 (FF)
  Destination:       vts_inst/videoOn (FF)
  Source Clock:      vgaclk251 rising
  Destination Clock: vgaclk251 rising

  Data Path: vts_inst/hPos_5 to vts_inst/videoOn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.360   0.608  vts_inst/hPos_5 (vts_inst/hPos_5)
     LUT2:I0->O            1   0.195   0.585  vts_inst/videoOn_and0000146 (vts_inst/videoOn_and0000146)
     LUT4:I2->O            1   0.195   0.741  vts_inst/videoOn_and0000164 (vts_inst/videoOn_and0000164)
     LUT4:I0->O            1   0.195   0.523  vts_inst/videoOn_and0000268_SW0 (N99)
     LUT4:I3->O            2   0.195   0.758  vts_inst/videoOn_and0000268 (vts_inst/videoOn_and0000268)
     LUT4:I0->O            1   0.195   0.000  vts_inst/videoOn_and0000279_F (N123)
     MUXF5:I0->O           1   0.382   0.000  vts_inst/videoOn_and0000279 (vts_inst/videoOn_and0000)
     FDC:D                     0.022          vts_inst/videoOn
    ----------------------------------------
    Total                      4.954ns (1.739ns logic, 3.215ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 129 / 129
-------------------------------------------------------------------------
Offset:              4.418ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       float2fixeda_0 (FF)
  Destination Clock: i_clock rising

  Data Path: i_reset to float2fixeda_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           195   0.965   1.790  i_reset_IBUF (i_reset_IBUF)
     LUT2:I0->O           32   0.195   0.928  float2fixeda_not00011 (float2fixeda_not0001)
     FDE:CE                    0.540          float2fixeda_0
    ----------------------------------------
    Total                      4.418ns (1.700ns logic, 2.718ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'agclk1'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              4.438ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       ag_inst/addr_9 (FF)
  Destination Clock: agclk1 rising

  Data Path: i_reset to ag_inst/addr_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           195   0.965   1.728  i_reset_IBUF (i_reset_IBUF)
     LUT2:I1->O           10   0.195   0.488  ag_inst/addr_or00011 (ag_inst/addr_or0001)
     FDR:R                     1.062          ag_inst/addr_0
    ----------------------------------------
    Total                      4.438ns (2.222ns logic, 2.216ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'vgaclk251'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.844ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       vts_inst/pwh_6 (FF)
  Destination Clock: vgaclk251 rising

  Data Path: i_reset to vts_inst/pwh_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           195   0.965   1.728  i_reset_IBUF (i_reset_IBUF)
     LUT3:I2->O            7   0.195   0.416  vts_inst/pwh_and00001 (vts_inst/pwh_and0000)
     FDE:CE                    0.540          vts_inst/pwh_0
    ----------------------------------------
    Total                      3.844ns (1.700ns logic, 2.144ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.694ns (Levels of Logic = 1)
  Source:            vgaclk25 (FF)
  Destination:       vga_clock (PAD)
  Source Clock:      i_clock rising

  Data Path: vgaclk25 to vga_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.360   0.377  vgaclk25 (vgaclk251)
     OBUF:I->O                 3.957          vga_clock_OBUF (vga_clock)
    ----------------------------------------
    Total                      4.694ns (4.317ns logic, 0.377ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vgaclk251'
  Total number of paths / destination ports: 34 / 27
-------------------------------------------------------------------------
Offset:              6.831ns (Levels of Logic = 4)
  Source:            vts_inst/vPos_5 (FF)
  Destination:       vga_blankn (PAD)
  Source Clock:      vgaclk251 rising

  Data Path: vts_inst/vPos_5 to vga_blankn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.360   0.797  vts_inst/vPos_5 (vts_inst/vPos_5)
     LUT4:I0->O            1   0.195   0.000  vga_blankn_SW11 (vga_blankn_SW1)
     MUXF5:I0->O           1   0.382   0.585  vga_blankn_SW1_f5 (N113)
     LUT4:I2->O            1   0.195   0.360  vga_blankn (vga_blankn_OBUF)
     OBUF:I->O                 3.957          vga_blankn_OBUF (vga_blankn)
    ----------------------------------------
    Total                      6.831ns (5.089ns logic, 1.742ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'agclk1'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              7.135ns (Levels of Logic = 3)
  Source:            dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Destination:       vga_b<7> (PAD)
  Source Clock:      agclk1 rising

  Data Path: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP to vga_b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKB->DOB5     1   2.100   0.523  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (doutb<23>)
     end scope: 'dualmem_inst'
     LUT2:I1->O            1   0.195   0.360  vig_inst/RGB_out<23>1 (vga_b_7_OBUF)
     OBUF:I->O                 3.957          vga_b_7_OBUF (vga_b<7>)
    ----------------------------------------
    Total                      7.135ns (6.252ns logic, 0.883ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 16.76 secs
 
--> 


Total memory usage is 563392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    5 (   0 filtered)

