
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    41733000                       # Number of ticks simulated
final_tick                                   41733000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165274                       # Simulator instruction rate (inst/s)
host_op_rate                                   174067                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46043637                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659988                       # Number of bytes of host memory used
host_seconds                                     0.91                       # Real time elapsed on the host
sim_insts                                      149794                       # Number of instructions simulated
sim_ops                                        157767                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          25664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            13                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 13                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         915534469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         614956988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          79745046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27604054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          85879280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          29137613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          81278604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          27604054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1861740110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    915534469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     79745046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     85879280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     81278604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1162437400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19936261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19936261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19936261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        915534469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        614956988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         79745046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27604054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         85879280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         29137613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         81278604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         27604054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1881676371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1215                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         13                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       13                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  76928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      41725500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1215                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   13                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.857143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.839996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.974776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           76     33.93%     33.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     23.66%     57.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      8.48%     66.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      7.59%     73.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      5.36%     79.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      4.91%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.12%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.89%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27     12.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          224                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14611500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                37149000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12155.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30905.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1843.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1863.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33978.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1391040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   759000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7612800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26622990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               161250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               39089880                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            997.413453                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        89500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37815500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   219240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   119625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1170000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23629635                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2787000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30468300                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            777.426084                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      4511750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33399500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  11469                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             9273                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1031                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8477                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5334                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            62.923204                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    844                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  94                       # Number of system calls
system.cpu0.numCycles                           83467                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             20890                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         71172                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      11469                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6178                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        27793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2191                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     8122                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  653                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             49780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.609622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.954549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   36603     73.53%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     849      1.71%     75.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1157      2.32%     77.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     663      1.33%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     908      1.82%     80.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     525      1.05%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     923      1.85%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2036      4.09%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6116     12.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               49780                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.137408                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.852696                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   17672                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                19961                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     9802                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1553                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   792                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 926                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  312                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 72452                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1147                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   792                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   18596                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2628                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7101                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    10383                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                10280                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 70257                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   90                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   724                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   205                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  8944                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              85041                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               337204                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           96657                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                63368                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   21673                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               134                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           133                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     6108                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               11525                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8200                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              708                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             539                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     66547                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    58470                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              618                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          15402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        46533                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            75                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        49780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.174568                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.653622                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              30454     61.18%     61.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3778      7.59%     68.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2375      4.77%     73.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2750      5.52%     79.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              10423     20.94%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          49780                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                36989     63.26%     63.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3664      6.27%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               10623     18.17%     87.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7191     12.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 58470                       # Type of FU issued
system.cpu0.iq.rate                          0.700516                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          3                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000051                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            167285                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            82253                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        56433                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 58445                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             106                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3206                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1534                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           96                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   792                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2036                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  505                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              66833                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              221                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                11525                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8200                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               128                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  481                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           228                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          551                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 779                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                57520                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                10171                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              950                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       17196                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    7518                       # Number of branches executed
system.cpu0.iew.exec_stores                      7025                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.689135                       # Inst execution rate
system.cpu0.iew.wb_sent                         56787                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        56461                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    36331                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    73656                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.676447                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.493252                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          15413                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              728                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        47418                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.084462                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.087115                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        31897     67.27%     67.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         5660     11.94%     79.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2199      4.64%     83.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1164      2.45%     86.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1775      3.74%     90.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1759      3.71%     93.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          662      1.40%     95.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          410      0.86%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1892      3.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        47418                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               45776                       # Number of instructions committed
system.cpu0.commit.committedOps                 51423                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         14985                       # Number of memory references committed
system.cpu0.commit.loads                         8319                       # Number of loads committed
system.cpu0.commit.membars                        120                       # Number of memory barriers committed
system.cpu0.commit.branches                      6611                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    45352                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 312                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           32825     63.83%     63.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      7.02%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     70.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           8319     16.18%     87.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6666     12.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            51423                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1892                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      112010                       # The number of ROB reads
system.cpu0.rob.rob_writes                     136045                       # The number of ROB writes
system.cpu0.timesIdled                            399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      45776                       # Number of Instructions Simulated
system.cpu0.committedOps                        51423                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.823379                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.823379                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.548432                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548432                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   77350                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  37026                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   200880                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   32375                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  18195                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               28                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          207.379319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              13159                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            35.469003                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   207.379319                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.202519                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.202519                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.334961                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            33232                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           33232                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         9517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           9517                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3541                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3541                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        13058                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           13058                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        13063                       # number of overall hits
system.cpu0.dcache.overall_hits::total          13063                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          270                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          270                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2973                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2973                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3243                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3243                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3243                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3243                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15659270                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15659270                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    161802723                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    161802723                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    177461993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    177461993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    177461993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    177461993                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         9787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         9787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        16301                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        16301                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        16306                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        16306                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.027588                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027588                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.456402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.456402                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.198945                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.198945                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.198884                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.198884                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57997.296296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57997.296296                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54424.057518                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54424.057518                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54721.551958                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54721.551958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54721.551958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54721.551958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          477                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu0.dcache.writebacks::total               13                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2729                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2729                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2835                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2835                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          164                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          408                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          408                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10182499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10182499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     13351501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13351501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     23534000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     23534000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     23534000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     23534000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.016757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016757                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.025029                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025029                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.025021                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025021                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 62088.408537                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62088.408537                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54719.266393                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54719.266393                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57681.372549                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57681.372549                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57681.372549                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57681.372549                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              218                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.282124                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               7313                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              597                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.249581                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.282124                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.498598                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.498598                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16841                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16841                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         7313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           7313                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         7313                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            7313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         7313                       # number of overall hits
system.cpu0.icache.overall_hits::total           7313                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          809                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          809                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          809                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           809                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          809                       # number of overall misses
system.cpu0.icache.overall_misses::total          809                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44760500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44760500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44760500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44760500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44760500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44760500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         8122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         8122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         8122                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         8122                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         8122                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         8122                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.099606                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.099606                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.099606                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.099606                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.099606                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.099606                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55328.182942                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55328.182942                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55328.182942                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55328.182942                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55328.182942                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55328.182942                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          211                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          211                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          211                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          211                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          211                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          211                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          598                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          598                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33280750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33280750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33280750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33280750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33280750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33280750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.073627                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.073627                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.073627                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.073627                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.073627                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.073627                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55653.428094                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55653.428094                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55653.428094                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55653.428094                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55653.428094                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55653.428094                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7422                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7057                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              209                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4701                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4258                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.576473                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    173                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           17556                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         44852                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7422                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4431                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    481                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3218                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   78                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             14569                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.182579                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.738761                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8074     55.42%     55.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     276      1.89%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      53      0.36%     57.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     140      0.96%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     200      1.37%     60.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     137      0.94%     60.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     107      0.73%     61.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1218      8.36%     70.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4364     29.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               14569                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.422761                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.554796                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4968                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3418                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     3769                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2202                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   212                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 163                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 44098                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   212                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    5256                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    480                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1470                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5631                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1520                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 43095                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1313                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                    26                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              66557                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               210542                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           63447                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                58557                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    8000                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            32                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     4106                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                8341                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                983                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              420                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             101                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     41693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    39120                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              268                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        15913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        14569                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.685153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.733176                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3621     24.85%     24.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                863      5.92%     30.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                581      3.99%     34.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                921      6.32%     41.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               8583     58.91%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          14569                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    28    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                27233     69.61%     69.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076      7.86%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                8044     20.56%     98.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                767      1.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 39120                       # Type of FU issued
system.cpu1.iq.rate                          2.228298                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         28                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000716                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             93105                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            46281                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        38435                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 39148                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1058                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          286                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          104                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   212                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    450                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    4                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              41767                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               19                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 8341                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 983                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            99                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 185                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                38880                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 7903                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              240                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        8645                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6226                       # Number of branches executed
system.cpu1.iew.exec_stores                       742                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.214627                       # Inst execution rate
system.cpu1.iew.wb_sent                         38555                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        38435                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    29626                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    53593                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.189280                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.552796                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4439                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              181                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        13919                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.676773                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.729649                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4310     30.96%     30.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2771     19.91%     50.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          467      3.36%     54.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1773     12.74%     66.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          128      0.92%     67.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2493     17.91%     85.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          161      1.16%     86.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          237      1.70%     88.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1579     11.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        13919                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               36443                       # Number of instructions committed
system.cpu1.commit.committedOps                 37258                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          7980                       # Number of memory references committed
system.cpu1.commit.loads                         7283                       # Number of loads committed
system.cpu1.commit.membars                         32                       # Number of memory barriers committed
system.cpu1.commit.branches                      6068                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    31322                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  82                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           26203     70.33%     70.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075      8.25%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.58% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           7283     19.55%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           697      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            37258                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1579                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       53738                       # The number of ROB reads
system.cpu1.rob.rob_writes                      84115                       # The number of ROB writes
system.cpu1.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       65910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      36443                       # Number of Instructions Simulated
system.cpu1.committedOps                        37258                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.481739                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.481739                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.075815                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.075815                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   56984                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  24571                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   139377                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   35869                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   8960                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    20                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           12.506250                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               8199                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           103.784810                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    12.506250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.012213                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.012213                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.077148                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            16998                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           16998                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         7540                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           7540                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          652                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           652                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         8192                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8192                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         8194                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8194                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          209                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          209                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          246                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          249                       # number of overall misses
system.cpu1.dcache.overall_misses::total          249                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4429242                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4429242                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1488246                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1488246                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        62000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        62000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5917488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5917488                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5917488                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5917488                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         7749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         7749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         8438                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         8438                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         8443                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         8443                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026971                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.053701                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.053701                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.029154                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029154                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.029492                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029492                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 21192.545455                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21192.545455                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 40222.864865                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40222.864865                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12400                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12400                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24054.829268                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24054.829268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 23765.012048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23765.012048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.545455                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          137                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          158                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          158                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          158                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           72                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           72                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           88                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           90                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1436754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1436754                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       457002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       457002                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1893756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1893756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1912256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1912256                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.023222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.023222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.010429                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010429                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.010660                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010660                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19954.916667                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19954.916667                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28562.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28562.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 21519.954545                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21519.954545                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 21247.288889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21247.288889                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.496065                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3138                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            60.346154                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.496065                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016594                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016594                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             6488                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            6488                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3138                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3138                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3138                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3138                       # number of overall hits
system.cpu1.icache.overall_hits::total           3138                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           80                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           80                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           80                       # number of overall misses
system.cpu1.icache.overall_misses::total           80                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4524492                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4524492                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4524492                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4524492                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4524492                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4524492                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3218                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3218                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3218                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3218                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3218                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3218                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.024860                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.024860                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.024860                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.024860                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.024860                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.024860                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56556.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56556.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56556.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56556.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56556.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56556.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          110                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3335251                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3335251                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3335251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3335251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3335251                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3335251                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.016159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016159                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.016159                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016159                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.016159                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016159                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64139.442308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64139.442308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64139.442308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64139.442308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64139.442308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64139.442308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7216                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             6827                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              215                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4337                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4144                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.549919                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    164                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           17048                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         44111                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7216                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4308                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         9046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    491                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3243                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   90                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             14244                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.208088                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.740074                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    7834     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     274      1.92%     56.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      51      0.36%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     142      1.00%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     206      1.45%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     129      0.91%     60.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     113      0.79%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1213      8.52%     69.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4282     30.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               14244                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.423275                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.587459                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    4898                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 3226                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     3733                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2170                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   217                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 175                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 43497                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   217                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    5143                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    459                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1442                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     5605                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1378                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 42446                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  1211                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    32                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              65106                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               207381                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           62568                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                57057                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    8045                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     3587                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                8270                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1010                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              454                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             138                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     41000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    38291                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              262                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        16434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        14244                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.688220                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.730781                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3528     24.77%     24.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                836      5.87%     30.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                570      4.00%     34.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                925      6.49%     41.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               8385     58.87%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          14244                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    26    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                26518     69.25%     69.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076      8.03%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                7913     20.67%     97.95% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                784      2.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 38291                       # Type of FU issued
system.cpu2.iq.rate                          2.246070                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                         26                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000679                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             91110                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            45668                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        37629                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 38317                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1078                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          310                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   217                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    452                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              41070                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               30                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 8270                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1010                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            98                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 191                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                38040                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 7769                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              247                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        8528                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    6018                       # Number of branches executed
system.cpu2.iew.exec_stores                       759                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.231347                       # Inst execution rate
system.cpu2.iew.wb_sent                         37750                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        37629                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    29007                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    52368                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.207238                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.553907                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4535                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              187                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        13576                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.686579                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.719433                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4160     30.64%     30.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2661     19.60%     50.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          486      3.58%     53.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1772     13.05%     66.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          160      1.18%     68.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2431     17.91%     85.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          146      1.08%     87.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          227      1.67%     88.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1533     11.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        13576                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               35649                       # Number of instructions committed
system.cpu2.commit.committedOps                 36473                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          7892                       # Number of memory references committed
system.cpu2.commit.loads                         7192                       # Number of loads committed
system.cpu2.commit.membars                         33                       # Number of memory barriers committed
system.cpu2.commit.branches                      5869                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    30737                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  83                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           25506     69.93%     69.93% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075      8.43%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7192     19.72%     98.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           700      1.92%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            36473                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1533                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       52752                       # The number of ROB reads
system.cpu2.rob.rob_writes                      82754                       # The number of ROB writes
system.cpu2.timesIdled                             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       66418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      35649                       # Number of Instructions Simulated
system.cpu2.committedOps                        36473                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.478218                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.478218                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.091096                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.091096                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   55788                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  24293                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   136557                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   34537                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   8883                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           12.129803                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8132                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           104.256410                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    12.129803                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.011846                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.011846                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.076172                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            16817                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           16817                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         7471                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           7471                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          657                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           657                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         8128                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8128                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         8130                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8130                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          187                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          187                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           37                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          224                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           224                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          227                       # number of overall misses
system.cpu2.dcache.overall_misses::total          227                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3962993                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3962993                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1466498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1466498                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        40500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5429491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5429491                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5429491                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5429491                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         7658                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         7658                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          694                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          694                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         8352                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         8352                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         8357                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         8357                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.024419                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024419                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.053314                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053314                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.026820                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.026820                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.027163                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.027163                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 21192.475936                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21192.475936                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 39635.081081                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39635.081081                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        13500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        13500                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24238.799107                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24238.799107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23918.462555                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23918.462555                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          116                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          137                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          137                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           71                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           87                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           89                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1390754                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1390754                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       451251                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       451251                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        31500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        31500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1842005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1842005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1860005                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1860005                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009271                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009271                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.023055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.010417                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010417                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.010650                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010650                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19588.084507                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19588.084507                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 28203.187500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28203.187500                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data        10500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 21172.471264                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21172.471264                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 20898.932584                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20898.932584                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            8.569766                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3158                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            56.392857                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.569766                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.016738                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.016738                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             6542                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            6542                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3158                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3158                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3158                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3158                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3158                       # number of overall hits
system.cpu2.icache.overall_hits::total           3158                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           85                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           85                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           85                       # number of overall misses
system.cpu2.icache.overall_misses::total           85                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5255000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5255000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5255000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5255000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5255000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5255000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3243                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3243                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3243                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3243                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3243                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3243                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.026210                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.026210                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.026210                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.026210                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.026210                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.026210                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 61823.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61823.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 61823.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61823.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 61823.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61823.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           29                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           29                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3754500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3754500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3754500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3754500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3754500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3754500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.017268                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.017268                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.017268                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.017268                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.017268                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.017268                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 67044.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67044.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 67044.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67044.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 67044.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67044.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   6055                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             5682                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              192                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                5813                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   3514                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            60.450714                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    142                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           16749                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              5400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         38644                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       6055                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3656                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8074                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    443                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3110                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   77                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             13702                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.922639                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.684337                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    8100     59.12%     59.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     215      1.57%     60.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      83      0.61%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                      94      0.69%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     149      1.09%     63.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     105      0.77%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     113      0.82%     64.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1160      8.47%     73.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3683     26.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               13702                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.361514                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.307242                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    4804                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3481                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     3448                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1777                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   192                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 163                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 38124                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   192                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    5034                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    337                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2054                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     4977                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1108                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 37234                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   984                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    30                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands              56401                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               182089                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           55441                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                50170                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    6231                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            28                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2745                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                7502                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                838                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              315                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              86                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     36159                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 61                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    34090                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              180                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        13086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        13702                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.487958                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.800289                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4123     30.09%     30.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                746      5.44%     35.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                531      3.88%     39.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                926      6.76%     46.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               7376     53.83%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          13702                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    28    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                23041     67.59%     67.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3077      9.03%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7317     21.46%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                655      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 34090                       # Type of FU issued
system.cpu3.iq.rate                          2.035345                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                         28                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000821                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             82090                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            39839                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        33456                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 34118                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          852                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          217                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   192                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    335                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              36223                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               44                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 7502                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 838                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            89                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 171                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                33826                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 7143                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              264                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        7791                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    5034                       # Number of branches executed
system.cpu3.iew.exec_stores                       648                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.019583                       # Inst execution rate
system.cpu3.iew.wb_sent                         33577                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        33456                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    25998                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    46187                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.997492                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.562886                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3540                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              163                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        13174                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.475558                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.688426                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4724     35.86%     35.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2381     18.07%     53.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          406      3.08%     57.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1630     12.37%     69.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           91      0.69%     70.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2304     17.49%     87.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          126      0.96%     88.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          206      1.56%     90.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1306      9.91%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        13174                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               31926                       # Number of instructions committed
system.cpu3.commit.committedOps                 32613                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          7271                       # Number of memory references committed
system.cpu3.commit.loads                         6650                       # Number of loads committed
system.cpu3.commit.membars                         28                       # Number of memory barriers committed
system.cpu3.commit.branches                      4946                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    27775                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  68                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           22267     68.28%     68.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075      9.43%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.71% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6650     20.39%     98.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           621      1.90%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            32613                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1306                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       47761                       # The number of ROB reads
system.cpu3.rob.rob_writes                      72904                       # The number of ROB writes
system.cpu3.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       66717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      31926                       # Number of Instructions Simulated
system.cpu3.committedOps                        32613                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.524619                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.524619                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.906144                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.906144                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   50259                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  22518                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   122160                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   28961                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   8139                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    15                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           12.143425                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               7459                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               81                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            92.086420                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    12.143425                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.011859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.011859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.079102                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15434                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15434                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         6877                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           6877                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          576                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           576                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         7453                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7453                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         7455                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7455                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          168                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           38                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          206                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           206                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          209                       # number of overall misses
system.cpu3.dcache.overall_misses::total          209                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3727497                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3727497                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1600250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1600250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        37000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      5327747                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      5327747                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      5327747                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      5327747                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         7045                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         7045                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          614                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          614                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         7659                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7659                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         7664                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7664                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.023847                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023847                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.061889                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.061889                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026896                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026896                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.027270                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027270                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 22187.482143                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22187.482143                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 42111.842105                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42111.842105                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 25862.849515                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25862.849515                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 25491.612440                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25491.612440                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.444444                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           98                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          118                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          118                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           70                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           88                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           90                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1728002                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1728002                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       512500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       512500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2240502                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2240502                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2258502                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2258502                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.029316                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029316                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011490                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011490                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011743                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011743                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 24685.742857                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24685.742857                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 28472.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28472.222222                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 25460.250000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25460.250000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 25094.466667                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25094.466667                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.963022                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3035                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            57.264151                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.963022                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015553                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.015553                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             6273                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            6273                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3035                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3035                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3035                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3035                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3035                       # number of overall hits
system.cpu3.icache.overall_hits::total           3035                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           75                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           75                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           75                       # number of overall misses
system.cpu3.icache.overall_misses::total           75                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4903750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4903750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4903750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4903750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4903750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4903750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3110                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3110                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3110                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3110                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.024116                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.024116                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.024116                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.024116                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.024116                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.024116                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 65383.333333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65383.333333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 65383.333333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65383.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 65383.333333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65383.333333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3893750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3893750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3893750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3893750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3893750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3893750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.017042                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.017042                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.017042                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.017042                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.017042                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.017042                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 73466.981132                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73466.981132                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 73466.981132                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73466.981132                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 73466.981132                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73466.981132                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1155                       # Transaction distribution
system.membus.trans_dist::ReadResp               1154                       # Transaction distribution
system.membus.trans_dist::Writeback                13                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              237                       # Total snoops (count)
system.membus.snoop_fanout::samples              1472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1472                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1854999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3173750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2172744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy             278249                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             486744                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer9.occupancy             297000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            470995                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy            281750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            464998                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
