// Seed: 2657063369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_5 = 0;
  output wire id_1;
endmodule
module module_1 (
    output tri1  id_0,
    output wire  id_1,
    input  wand  id_2,
    input  tri0  id_3
    , id_16, id_17,
    output wire  id_4,
    output tri   id_5,
    output tri0  id_6,
    output tri   id_7,
    output tri   id_8,
    input  tri   id_9,
    input  wire  id_10,
    input  uwire id_11,
    output wor   id_12,
    input  wor   id_13,
    input  tri   id_14
);
  logic [1 : 1] id_18 = id_10;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18
  );
endmodule
