Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: cordic_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cordic_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cordic_test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cordic_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/main/git/FPGA-CORDIC/CORDIC/ipcore_dir/cordic2.vhd" into library work
Parsing entity <cordic2>.
Parsing architecture <cordic2_a> of entity <cordic2>.
Parsing VHDL file "/home/main/git/FPGA-CORDIC/CORDIC/cordic_test.vhd" into library work
Parsing entity <cordic_test>.
Parsing architecture <Behavioral> of entity <cordic_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cordic_test> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/main/git/FPGA-CORDIC/CORDIC/cordic_test.vhd" Line 91: Assignment to nd ignored, since the identifier is never used

Elaborating entity <cordic2> (architecture <cordic2_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cordic_test>.
    Related source file is "/home/main/git/FPGA-CORDIC/CORDIC/cordic_test.vhd".
INFO:Xst:3210 - "/home/main/git/FPGA-CORDIC/CORDIC/cordic_test.vhd" line 110: Output port <x_out> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/main/git/FPGA-CORDIC/CORDIC/cordic_test.vhd" line 110: Output port <phase_out> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/main/git/FPGA-CORDIC/CORDIC/cordic_test.vhd" line 110: Output port <rdy> of the instance <uut> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <counter>.
    Found 32-bit register for signal <_v2>.
    Found 1-bit register for signal <slow_clk>.
    Found 8-bit register for signal <phase_in>.
    Found 8-bit register for signal <leds>.
    Found 32-bit adder for signal <counter[31]_GND_5_o_add_1_OUT> created at line 86.
    Found 8-bit adder for signal <counter[7]_GND_5_o_add_5_OUT> created at line 100.
    Found 8-bit adder for signal <y_out[7]_GND_5_o_add_8_OUT> created at line 104.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_8_OUT<7:0>> created at line 102.
    Found 256x8-bit Read Only RAM for signal <counter[7]_PWR_5_o_wide_mux_4_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cordic_test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 5
 1-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/cordic2.ngc>.
Reading Secure Unit <blk0000000d>.
Loading core <cordic2> for timing and area information for instance <uut>.

Synthesizing (advanced) Unit <cordic_test>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <_i000012>: 1 register on signal <_i000012>.
INFO:Xst:3226 - The RAM <Mram_counter[7]_PWR_5_o_wide_mux_4_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <phase_in>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <slow_clk>      | rise     |
    |     enA            | connected to signal <rst>           | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <phase_in>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cordic_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port block Read Only RAM             : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cordic_test> ...
WARNING:Xst:1293 - FF/Latch <_i000012_23> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_24> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_25> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_26> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_27> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_28> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_29> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_30> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_i000012_31> has a constant value of 0 in block <cordic_test>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cordic_test, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <blk00000005> in Unit <uut> is equivalent to the following FF/Latch : <blk000003bc> 
INFO:Xst:2260 - The FF/Latch <blk00000005> in Unit <uut> is equivalent to the following FF/Latch : <blk000003bc> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cordic_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1037
#      GND                         : 2
#      INV                         : 55
#      LUT1                        : 35
#      LUT2                        : 144
#      LUT3                        : 125
#      LUT4                        : 2
#      LUT5                        : 46
#      LUT6                        : 14
#      MUXCY                       : 293
#      VCC                         : 2
#      XORCY                       : 319
# FlipFlops/Latches                : 76
#      FD                          : 1
#      FDC                         : 31
#      FDCE                        : 1
#      FDE                         : 8
#      FDR                         : 11
#      FDRE                        : 24
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              68  out of  18224     0%  
 Number of Slice LUTs:                  421  out of   9112     4%  
    Number used as Logic:               421  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    442
   Number with an unused Flip Flop:     374  out of    442    84%  
   Number with an unused LUT:            21  out of    442     4%  
   Number of fully used LUT-FF pairs:    47  out of    442    10%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 60    |
slow_clk                           | NONE(leds_0)           | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.870ns (Maximum Frequency: 43.725MHz)
   Minimum input arrival time before clock: 3.871ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 22.870ns (frequency: 43.725MHz)
  Total number of paths / destination ports: 2747068441063 / 74
-------------------------------------------------------------------------
Delay:               22.870ns (Levels of Logic = 98)
  Source:            uut/blk000003bc (FF)
  Destination:       uut/blk00000386 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uut/blk000003bc to uut/blk00000386
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  blk000003bc (sig0000011c)
     INV:I->O             39   0.206   1.391  blk000003c2 (sig000000db)
     begin scope: 'uut/blk0000007c:ADD'
     SEC:in->out           1   0.206   0.579  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          30   0.180   1.264  sec_inst (sec_net)
     end scope: 'uut/blk0000007c:S<10>'
     LUT5:I4->O           28   0.205   1.234  blk000003aa (sig000000d5)
     begin scope: 'uut/blk000002cc:ADD'
     SEC:in->out           1   0.206   0.579  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          29   0.180   1.249  sec_inst (sec_net)
     end scope: 'uut/blk000002cc:S<10>'
     begin scope: 'uut/blk000002a7:ADD'
     SEC:in->out           1   0.206   0.579  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          29   0.180   1.249  sec_inst (sec_net)
     end scope: 'uut/blk000002a7:S<10>'
     begin scope: 'uut/blk00000238:ADD'
     SEC:in->out           1   0.206   0.579  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          29   0.180   1.249  sec_inst (sec_net)
     end scope: 'uut/blk00000238:S<10>'
     begin scope: 'uut/blk000001c9:ADD'
     SEC:in->out           1   0.206   0.579  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          29   0.180   1.249  sec_inst (sec_net)
     end scope: 'uut/blk000001c9:S<10>'
     begin scope: 'uut/blk0000015a:ADD'
     SEC:in->out           1   0.206   0.579  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          29   0.180   1.249  sec_inst (sec_net)
     end scope: 'uut/blk0000015a:S<10>'
     INV:I->O             13   0.206   0.932  blk000003c1 (sig000000da)
     begin scope: 'uut/blk000000c6:ADD'
     SEC:in->out           1   0.206   0.579  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.180   0.580  sec_inst (sec_net)
     end scope: 'uut/blk000000c6:S<9>'
     begin scope: 'uut/blk0000033b:B<9>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           2   0.180   0.617  sec_inst (sec_net)
     end scope: 'uut/blk0000033b:S<10>'
     LUT5:I4->O            1   0.205   0.000  blk000003ad (sig0000010b)
     FDRE:D                    0.102          blk00000386
    ----------------------------------------
    Total                     22.870ns (5.941ns logic, 16.929ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk'
  Clock period: 1.837ns (frequency: 544.292MHz)
  Total number of paths / destination ports: 44 / 16
-------------------------------------------------------------------------
Delay:               1.837ns (Levels of Logic = 9)
  Source:            counter_0 (FF)
  Destination:       counter_7 (FF)
  Source Clock:      slow_clk rising
  Destination Clock: slow_clk rising

  Data Path: counter_0 to counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  counter_0 (counter_0)
     INV:I->O              1   0.206   0.000  Mcount_counter_lut<0>_INV_0 (Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_counter_cy<0> (Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     XORCY:CI->O           1   0.180   0.000  Mcount_counter_xor<7> (Result<7>1)
     FDC:D                     0.102          counter_7
    ----------------------------------------
    Total                      1.837ns (1.221ns logic, 0.616ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              2.972ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       slow_clk (FF)
  Destination Clock: clk rising

  Data Path: rst to slow_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.320  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          slow_clk
    ----------------------------------------
    Total                      2.972ns (1.652ns logic, 1.320ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slow_clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.871ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       leds_0 (FF)
  Destination Clock: slow_clk rising

  Data Path: rst to leds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.320  rst_IBUF (rst_IBUF)
     INV:I->O              8   0.206   0.802  rst_inv1_INV_0 (rst_inv)
     FDE:CE                    0.322          leds_0
    ----------------------------------------
    Total                      3.871ns (1.750ns logic, 2.121ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slow_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            leds_7 (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      slow_clk rising

  Data Path: leds_7 to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  leds_7 (leds_7)
     OBUF:I->O                 2.571          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.870|         |         |         |
slow_clk       |    2.368|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.540|         |         |         |
slow_clk       |    1.837|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 


Total memory usage is 491548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    8 (   0 filtered)

