<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Mohammad Farukh Zafar | Academic Portfolio</title>
  <style>
    body {
      font-family: "Helvetica Neue", Helvetica, Arial, sans-serif;
      margin: 0;
      color: #222;
      background: #fff;
    }
    a { color: #1b9e77; text-decoration: none; }
    a:hover { text-decoration: underline; }

    /* Layout */
    .container {
      max-width: 1100px;
      margin: 0 auto;
      padding: 40px 20px;
      display: grid;
      grid-template-columns: 280px 1fr;
      gap: 60px;
    }

    /* Sidebar */
    .sidebar {
      text-align: center;
    }
    .profile-pic {
      width: 180px;
      height: 180px;
      border-radius: 50%;
      object-fit: cover;
      margin-bottom: 20px;
    }
    .name {
      font-size: 1.6em;
      font-weight: 500;
      margin-bottom: 6px;
    }
    .role {
      font-size: 1em;
      color: #555;
      margin-bottom: 16px;
    }
    .affiliation {
      font-size: 0.95em;
      line-height: 1.5;
      color: #333;
      margin-bottom: 18px;
    }
    .links a {
      margin: 0 6px;
      font-size: 0.95em;
    }

    /* Main content */
    h2 {
      font-size: 1.3em;
      font-weight: 500;
      margin-top: 0;
      margin-bottom: 10px;
    }
    section {
      margin-bottom: 36px;
    }
    p {
      line-height: 1.6;
      margin-top: 0;
    }
    ul {
      padding-left: 18px;
      margin: 6px 0 0 0;
    }
    li {
      margin-bottom: 6px;
    }
    .two-col {
      display: grid;
      grid-template-columns: 1fr 1fr;
      gap: 40px;
    }

    /* Responsive */
    @media (max-width: 900px) {
      .container {
        grid-template-columns: 1fr;
      }
      .sidebar {
        margin-bottom: 20px;
      }
    }
  </style>
</head>
<body>

  <div class="container">

    <!-- Sidebar -->
    <aside class="sidebar">
      <img src="profile.jpg" alt="Profile photo" class="profile-pic" />
      <div class="name">Mohammad Farukh Zafar</div>
      <div class="role">M.Tech Student</div>
      <div class="affiliation">
        Electronic Systems Engineering<br />
        Indian Institute of Science, Bangalore
      </div>
      <div class="links">
        <a href="mailto:farukhzafar@iisc.ac.in">Email</a> ·
        <a href="https://github.com/farrukhzaf" target="_blank">GitHub</a> ·
        <a href="https://www.linkedin.com/in/farukhzafar" target="_blank">LinkedIn</a> ·
        <a href="CV.pdf" target="_blank">CV</a>
      </div>
    </aside>

    <!-- Main -->
    <main>

      <section>
        <h2>About me</h2>
        <p>
          I am an M.Tech student in Electronic Systems Engineering at the Indian Institute of Science (IISc), Bangalore. 
          My research interests lie in digital and analog VLSI design, computer architecture, and FPGA-based systems, 
          with a particular focus on timing-critical and secure hardware architectures. Currently, I am working on 
          FPGA-based time-to-digital converters for quantum key distribution systems, where I explore high-resolution 
          timing architectures, system-level design trade-offs, and hardware–software co-design. I am actively seeking 
          PhD opportunities in hardware and systems research.
        </p>
      </section>

      <div class="two-col">
        <section>
          <h2>Research Interests</h2>
          <ul>
            <li>Digital VLSI and RTL microarchitecture design</li>
            <li>Computer architecture and processor systems</li>
            <li>FPGA-based prototyping and hardware accelerators</li>
            <li>Timing-critical and secure digital systems</li>
            <li>Hardware acceleration for machine learning workloads</li>
          </ul>
        </section>

        <section>
          <h2>Education</h2>
          <ul>
            <li>
              <strong>M.Tech, Electronic Systems Engineering</strong><br />
              Indian Institute of Science, Bangalore (2024–2026)<br />
              CGPA: 8.6
            </li>
            <li>
              <strong>B.Tech, Electronics and Communication Engineering</strong><br />
              Jamia Millia Islamia, New Delhi (2020–2024)<br />
              CGPA: 9.8
            </li>
          </ul>
        </section>
      </div>

      <section>
        <h2>Selected Projects</h2>
        <ul>
          <li>
            <strong>FPGA-Based Time-to-Digital Converter for Quantum Key Distribution</strong><br />
            Designing a high-resolution time-to-digital conversion system for quantum key distribution receivers. 
            Implemented SPI-based interfacing and finite state machine control for the TI TDC7200 on FPGA, achieving 
            timing resolution of approximately 55 ps. Ongoing work focuses on a fully FPGA-based tapped delay-line TDC 
            architecture with coarse–fine time combination, targeting sub-100 ps resolution and future ASIC migration.
          </li>
          <li>
            <strong>16-bit Multicycle CISC Processor on FPGA</strong><br />
            Designed and implemented a 16-bit multicycle CISC processor with a custom instruction set supporting 
            arithmetic, memory access, shift/rotate operations, and conditional branching. Implemented a unified 
            memory architecture and validated functionality on the Basys-3 FPGA, achieving a maximum operating 
            frequency of 138 MHz.
          </li>
          <li>
            <strong>FPGA–CPU Co-Processor for HDR Image Tone-Mapping</strong><br />
            Developed a hardware–software co-processing system for HDR image tone-mapping. Implemented Gaussian 
            filtering on FPGA using line-buffer optimization and integrated UART-based communication with a CPU for 
            post-processing, achieving high-quality tone-mapped outputs comparable to software implementations.
          </li>
          <li>
            <strong>16-bit Pipelined Radix-4 Booth Multiplier</strong><br />
            Designed a two-stage pipelined signed/unsigned radix-4 Booth multiplier using Wallace tree reduction and 
            carry-skip adders in GPDK45nm technology. Achieved high throughput with optimized area and power, suitable 
            for integration in high-performance arithmetic units.
          </li>
        </ul>
      </section>

      <section>
        <h2>Skills</h2>
        <ul>
          <li><strong>HDL:</strong> Verilog</li>
          <li><strong>Programming:</strong> C, Python, MATLAB</li>
          <li><strong>Tools:</strong> Xilinx Vivado, Cadence Virtuoso, Code Composer Studio, Keil</li>
        </ul>
      </section>

    </main>
  </div>

</body>
</html>
