 _                  ______  _____  _____  _____  
| |                 | ___ \|_   _|/  ___|/  __ \ 
| |  ___  __      __| |_/ /  | |  \ `--. | /  \/ 
| | / _ \ \ \ /\ / /|    /   | |   `--. \| |     
| || (_) | \ V  V / | |\ \  _| |_ /\__/ /| \__/\ 
|_| \___/   \_/\_/  \_| \_| \___/ \____/  \____/ 
                                                 
                                                 
                            _    _               
                           | |  | |              
         ___  _   _  _ __  | |_ | |__            
        / __|| | | || '_ \ | __|| '_ \           
        \__ \| |_| || | | || |_ | | | |          
        |___/ \__, ||_| |_| \__||_| |_|          
               __/ |                             
              |___/                              

******  o p e n   t o   t h e   c o r e  ******* 

       +---------------------------------+
       |  _   _   ___   ___  _   _  ___  |
       | | | | | / _ \ / __|| | | |/ __| |
       | | |_| || (_) |\__ \| |_| |\__ \ |
       |  \__, | \___/ |___/ \__, ||___/ |
       |   __/ |              __/ |      |
       |  |___/              |___/       |
       +---------------------------------+

=================== Flow Vars ===================
Path to cell library: /home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib
top module: ibex_top (default)
Output directory for synthesis: syn_out/ibex_17_04_2024_20_06_24
Pre-mapping netlist out: ./syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.pre_map.v (default)
netlist out: ./syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top_netlist.v (default)
Synth config file: ibex_top_lr_synth_conf.tcl (default)
Report output directory: ./syn_out/ibex_17_04_2024_20_06_24/reports (default)
flatten: Enabled
timing run: Enabled
Enable branch target ALU in Ibex: Disabled
Enable writeback stage in Ibex: Disabled
Bitmanip extenion setting for Ibex (see ibex_pkg::rv32b_e for permitted values. Enum names are not supported in Yosys.): 0 (default)
Multiplier extension setting for Ibex (see ibex_pkg::rv32m_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Register file implementation selection for Ibex (see ibex_pkg::regfile_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Checkpoint
Name of cell library: nangate
Input SDC file: ibex_top.nangate.sdc (default)
Input SDC file for ABC: ibex_top_abc.nangate.sdc (default)
Output SDC file: ./syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.nangate.out.sdc (default)
STA netlist out: ./syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top_netlist.sta.v (default)
STA paths reported per group: 1000 (default)
STA paths reported in overall report: 1000 (default)
clock period: 4000.0 ps
=================================================

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176, clang 10.0.0-4ubuntu1 -fPIC -Os)

1. Executing Liberty frontend: /home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: ./rtl/prim_clock_gating.v
Parsing SystemVerilog input from `./rtl/prim_clock_gating.v' to AST representation.
Storing AST representation for module `$abstract\prim_clock_gating'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v' to AST representation.
Storing AST representation for module `$abstract\add_block'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v' to AST representation.
Storing AST representation for module `$abstract\adder_32_bits'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v' to AST representation.
Storing AST representation for module `$abstract\ibex_alu'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_branch_predict.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_branch_predict.v' to AST representation.
Storing AST representation for module `$abstract\ibex_branch_predict'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v' to AST representation.
Storing AST representation for module `$abstract\ibex_controller'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v' to AST representation.
Storing AST representation for module `$abstract\ibex_core'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v' to AST representation.
Storing AST representation for module `$abstract\ibex_counter'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v' to AST representation.
Storing AST representation for module `$abstract\ibex_cs_registers'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_csr'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v' to AST representation.
Storing AST representation for module `$abstract\ibex_decoder'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_dummy_instr.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_dummy_instr.v' to AST representation.
Storing AST representation for module `$abstract\ibex_dummy_instr'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v' to AST representation.
Storing AST representation for module `$abstract\ibex_ex_block'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v' to AST representation.
Storing AST representation for module `$abstract\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_icache.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_icache.v' to AST representation.
Storing AST representation for module `$abstract\ibex_icache'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_id_stage'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_if_stage'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v' to AST representation.
Storing AST representation for module `$abstract\ibex_load_store_unit'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_lockstep.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_lockstep.v' to AST representation.
Storing AST representation for module `$abstract\ibex_lockstep'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_slow.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_slow.v' to AST representation.
Storing AST representation for module `$abstract\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_pmp.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_pmp.v' to AST representation.
Storing AST representation for module `$abstract\ibex_pmp'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v' to AST representation.
Storing AST representation for module `$abstract\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v' to AST representation.
Storing AST representation for module `$abstract\ibex_register_file_latch'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top_tracing.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top_tracing.v' to AST representation.
Storing AST representation for module `$abstract\ibex_top_tracing'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/ibex_wb_stage.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/ibex_wb_stage.v' to AST representation.
Storing AST representation for module `$abstract\ibex_wb_stage'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v' to AST representation.
Storing AST representation for module `$abstract\mul_add_block'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v' to AST representation.
Storing AST representation for module `$abstract\mult_16_bits'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v' to AST representation.
Storing AST representation for module `$abstract\mult_block'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/neur_control_unit.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/neur_control_unit.v' to AST representation.
Storing AST representation for module `$abstract\neur_control_unit'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v' to AST representation.
Storing AST representation for module `$abstract\neur_decoder'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v' to AST representation.
Storing AST representation for module `$abstract\neur_out_unit'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v' to AST representation.
Storing AST representation for module `$abstract\neural_unit'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_buf.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_buf.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_buf'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_flop.v
Parsing SystemVerilog input from `syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_flop.v' to AST representation.
Storing AST representation for module `$abstract\prim_generic_flop'.
Successfully finished Verilog frontend.
Parameter \RV32B = 0

39. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_top\RV32B=32'00000000000000000000000000000000'.
Parameter \RV32M = 2

40. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_top\RV32M=32'00000000000000000000000000000010'.
Parameter \RegFile = 2

41. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RegFile = 2
Generating RTLIL representation for module `$paramod\ibex_top\RegFile=32'00000000000000000000000000000010'.

42. Executing SYNTH pass.

42.1. Executing HIERARCHY pass (managing design hierarchy).

42.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Generating RTLIL representation for module `\ibex_top'.

42.2.1. Analyzing design hierarchy..
Top module:  \ibex_top
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \WordZeroVal = 0

42.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_latch'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Parameter \WrenCheck = 1'0
Parameter \WordZeroVal = 0
Generating RTLIL representation for module `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch'.
Warning: Replacing memory \mem with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:145, syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:119
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784

42.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Generating RTLIL representation for module `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core'.
Parameter \Width = 32

42.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 32
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 32
Found cached RTLIL representation for module `$paramod\prim_generic_buf\Width=32'00000000000000000000000000100000'.
Parameter \Width = 4

42.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_generic_buf'.
Parameter \Width = 4
Generating RTLIL representation for module `$paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100'.

42.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_clock_gating'.
Generating RTLIL representation for module `\prim_clock_gating'.

42.2.7. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0

42.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:959
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0

42.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \ResetAll = 1'0
Parameter \WritebackStage = 1'0
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

42.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_load_store_unit'.
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

42.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

42.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32

42.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \ResetAll = 1'0
Parameter \RndCnstLfsrSeed = 32'10101100010100110011101111110100
Parameter \RndCnstLfsrPerm = 160'0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Parameter \MemDataWidth = 32
Generating RTLIL representation for module `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage'.

42.2.14. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \ResetAll = 1'0

42.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\ResetAll=1'0'.

42.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_compressed_decoder'.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0

42.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Parameter \MemECC = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

42.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
Parameter \RV32M = 2

42.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Parameter \RV32B = 0

42.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.

42.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_block'.
Generating RTLIL representation for module `\mult_block'.

42.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\neural_unit'.
Generating RTLIL representation for module `\neural_unit'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

42.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1

42.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Generating RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64

42.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

42.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

42.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

42.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

42.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

42.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0

42.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

42.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Reprocessing module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers because instantiated module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 has become available.
Generating RTLIL representation for module `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:959

42.2.33. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \mult_block
Used module:             \neural_unit
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0

42.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Parameter \ResetAll = 1'0
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0'.
Parameter \Width = 8
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr'.
Parameter \CounterWidth = 64
Parameter \ProvideValUpd = 1
Found cached RTLIL representation for module `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 7
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.

42.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\neur_out_unit'.
Generating RTLIL representation for module `\neur_out_unit'.
Warning: Replacing memory \temp_results_out with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:125
Warning: Replacing memory \sign with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:100
Warning: Replacing memory \quant_mult_results_reg with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:99
Warning: Replacing memory \temp_results_reg with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:98

42.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\mul_add_block'.
Generating RTLIL representation for module `\mul_add_block'.
Warning: Replacing memory \add_res_wire with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:95
Warning: Replacing memory \add_res_reg with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:94
Warning: Replacing memory \prev_enable with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:87
Warning: Replacing memory \valid_out_reg with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:73
Warning: Replacing memory \add_res_out with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:71

42.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\neur_decoder'.
Generating RTLIL representation for module `\neur_decoder'.
Warning: Replacing memory \a_vals with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49
Warning: Replacing memory \w_vals with list of registers. See syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:41

42.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_16_bits'.
Generating RTLIL representation for module `\mult_16_bits'.
Reprocessing module mult_block because instantiated module mult_16_bits has become available.
Generating RTLIL representation for module `\mult_block'.

42.2.39. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \mult_block
Used module:                 \mult_16_bits
Used module:             \neural_unit
Used module:                 \neur_out_unit
Used module:                 \mul_add_block
Used module:                 \neur_decoder
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100

42.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\add_block'.
Generating RTLIL representation for module `\add_block'.

42.2.41. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \mult_block
Used module:                 \mult_16_bits
Used module:             \neural_unit
Used module:                 \neur_out_unit
Used module:                 \mul_add_block
Used module:                     \add_block
Used module:                 \neur_decoder
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100

42.2.42. Executing AST frontend in derive mode using pre-parsed AST for module `\adder_32_bits'.
Generating RTLIL representation for module `\adder_32_bits'.
Reprocessing module add_block because instantiated module adder_32_bits has become available.
Generating RTLIL representation for module `\add_block'.

42.2.43. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \mult_block
Used module:                 \mult_16_bits
Used module:             \neural_unit
Used module:                 \neur_out_unit
Used module:                 \mul_add_block
Used module:                     \add_block
Used module:                         \adder_32_bits
Used module:                 \neur_decoder
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100

42.2.44. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch
Used module:         \prim_clock_gating
Used module:     $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core
Used module:         $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers
Used module:             $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr
Used module:             $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter
Used module:             $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:             $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr
Used module:             $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr
Used module:             $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:             $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:             $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:             $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr
Used module:             $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:         $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0
Used module:         $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000
Used module:         $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:             $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             \mult_block
Used module:                 \mult_16_bits
Used module:             \neural_unit
Used module:                 \neur_out_unit
Used module:                 \mul_add_block
Used module:                     \add_block
Used module:                         \adder_32_bits
Used module:                 \neur_decoder
Used module:         $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0
Used module:             $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:         $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\ResetAll=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0
Used module:             \ibex_compressed_decoder
Used module:     $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000
Used module:     $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100
Removing unused module `$abstract\prim_generic_flop'.
Removing unused module `$abstract\prim_generic_buf'.
Removing unused module `$abstract\neural_unit'.
Removing unused module `$abstract\neur_out_unit'.
Removing unused module `$abstract\neur_decoder'.
Removing unused module `$abstract\neur_control_unit'.
Removing unused module `$abstract\mult_block'.
Removing unused module `$abstract\mult_16_bits'.
Removing unused module `$abstract\mul_add_block'.
Removing unused module `$abstract\ibex_wb_stage'.
Removing unused module `$abstract\ibex_top_tracing'.
Removing unused module `$abstract\ibex_top'.
Removing unused module `$abstract\ibex_register_file_latch'.
Removing unused module `$abstract\ibex_prefetch_buffer'.
Removing unused module `$abstract\ibex_pmp'.
Removing unused module `$abstract\ibex_multdiv_slow'.
Removing unused module `$abstract\ibex_multdiv_fast'.
Removing unused module `$abstract\ibex_lockstep'.
Removing unused module `$abstract\ibex_load_store_unit'.
Removing unused module `$abstract\ibex_if_stage'.
Removing unused module `$abstract\ibex_id_stage'.
Removing unused module `$abstract\ibex_icache'.
Removing unused module `$abstract\ibex_fetch_fifo'.
Removing unused module `$abstract\ibex_ex_block'.
Removing unused module `$abstract\ibex_dummy_instr'.
Removing unused module `$abstract\ibex_decoder'.
Removing unused module `$abstract\ibex_csr'.
Removing unused module `$abstract\ibex_cs_registers'.
Removing unused module `$abstract\ibex_counter'.
Removing unused module `$abstract\ibex_core'.
Removing unused module `$abstract\ibex_controller'.
Removing unused module `$abstract\ibex_compressed_decoder'.
Removing unused module `$abstract\ibex_branch_predict'.
Removing unused module `$abstract\ibex_alu'.
Removing unused module `$abstract\adder_32_bits'.
Removing unused module `$abstract\add_block'.
Removing unused module `$abstract\prim_clock_gating'.
Removed 37 unused modules.

42.3. Executing PROC pass (convert processes to netlists).

42.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 32 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
Found and cleaned up 2 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
Found and cleaned up 3 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
Found and cleaned up 42 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
Found and cleaned up 3 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
Found and cleaned up 2 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
Found and cleaned up 2 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
Cleaned up 87 empty switches.

42.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 5 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783 in module neur_decoder.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783 in module neur_decoder.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714 in module mul_add_block.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711 in module mul_add_block.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1666 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1666 in module neur_out_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1661 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1661 in module neur_out_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1656 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1656 in module neur_out_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1651 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1651 in module neur_out_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1647 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1647 in module neur_out_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1643 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1643 in module neur_out_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1639 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1639 in module neur_out_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1635 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1635 in module neur_out_unit.
Marked 17 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614 in module neur_out_unit.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559 in module neur_out_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:131$1509 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:1051$1431 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:926$1425 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:583$1412 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:583$1412 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:576$1409 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 12 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Removed 3 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314 in module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1284 in module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1282 in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1280 in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1278 in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1276 in module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1274 in module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1272 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1270 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1267 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1265 in module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1262 in module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243 in module neural_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:108$1241 in module neural_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:737$1224 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:209$1223 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:197$1212 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:152$1204 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:146$1198 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:103$1190 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:97$1185 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:90$1183 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:78$1181 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:69$1179 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:298$1176 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:311$1128 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 14 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 29 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:170$1078 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 28 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:314$1015 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Marked 15 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:303$1009 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Removed 6 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:19$946 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:19$946 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926 in module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:402$889 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:211$859 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:198$854 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:198$854 in module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:623$837 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$835 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$833 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:405$831 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 8 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:661$792 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:632$786 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:500$730 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:433$729 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:433$729 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:356$723 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:356$723 in module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692 in module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 8 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:227$630 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:227$630 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:203$625 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:203$625 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:179$620 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:179$620 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:171$619 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:171$619 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:166$617 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:147$612 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:139$611 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:139$611 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Removed 5 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:99$608 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 7 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:99$608 in module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1286 in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Marked 1 switch rules as full_case in process $proc$./rtl/prim_clock_gating.v:16$424 in module prim_clock_gating.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$396 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$396 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Removed 1 dead cases from process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$393 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$393 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$390 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$389 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$388 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$387 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$386 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$385 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$384 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$383 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$382 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$381 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$380 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$379 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$378 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$377 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$376 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$375 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$374 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$373 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$372 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$371 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$370 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$369 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$368 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$367 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$366 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$365 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$364 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$363 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$362 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$361 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$360 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 32 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:65$295 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:55$293 in module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:203$215 in module ibex_top.
Removed a total of 42 dead cases.

42.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 60 redundant assignments.
Promoted 642 assignments to connections.

42.3.4. Executing PROC_INIT pass (extract init attributes).

42.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
Found async reset \rst_ni in `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
Found async reset \rst_ni in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
Found async reset \rst_ni in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:131$1509'.
Found async reset \rst_ni in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:1051$1431'.
Found async reset \rst_ni in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:576$1409'.
Found async reset \rst_ni in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1284'.
Found async reset \rst_ni in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1282'.
Found async reset \rst_ni in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1280'.
Found async reset \rst_ni in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1278'.
Found async reset \rst_ni in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1276'.
Found async reset \rst_ni in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1274'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1272'.
Found async reset \rst_ni in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1267'.
Found async reset \rst_ni in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1262'.
Found async reset \rstn_i in `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
Found async reset \rstn_i in `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:108$1241'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:298$1176'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:314$1015'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926'.
Found async reset \rst_ni in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:402$889'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:623$837'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$835'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$833'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:661$792'.
Found async reset \rst_ni in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:632$786'.
Found async reset \rst_ni in `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:166$617'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
Found async reset \rst_ni in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:147$612'.
Found async reset \rst_ni in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1286'.
Found async reset \rst_ni in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:55$293'.
Found async reset \rst_ni in `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:203$215'.

42.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~331 debug messages>

42.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:0$1864'.
Creating decoders for process `\mult_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v:0$1847'.
Creating decoders for process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
Creating decoders for process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
     1/28: $2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:55$1782_DATA[16:0]$1803
     2/28: $2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:53$1781_DATA[16:0]$1802
     3/28: $2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:51$1780_DATA[16:0]$1801
     4/28: $2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800
     5/28: $1\a_vals[7][16:0]
     6/28: $1\a_vals[6][16:0]
     7/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:55$1782_DATA[16:0]$1799
     8/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:55$1782_ADDR[1:0]$1798
     9/28: $1\a_vals[5][16:0]
    10/28: $1\a_vals[4][16:0]
    11/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:53$1781_DATA[16:0]$1797
    12/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:53$1781_ADDR[1:0]$1796
    13/28: $1\a_vals[3][16:0]
    14/28: $1\a_vals[2][16:0]
    15/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:51$1780_DATA[16:0]$1795
    16/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:51$1780_ADDR[1:0]$1794
    17/28: $1\a_vals[1][16:0]
    18/28: $1\a_vals[0][16:0]
    19/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1793
    20/28: $1$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_ADDR[1:0]$1792
    21/28: $1\w_vals[7][16:0]
    22/28: $1\w_vals[6][16:0]
    23/28: $1\w_vals[5][16:0]
    24/28: $1\w_vals[4][16:0]
    25/28: $1\w_vals[3][16:0]
    26/28: $1\w_vals[2][16:0]
    27/28: $1\w_vals[1][16:0]
    28/28: $1\w_vals[0][16:0]
Creating decoders for process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
Creating decoders for process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
     1/17: $0\iter[0:0]
     2/17: $0\prev_enable[2][0:0]
     3/17: $0\prev_enable[1][0:0]
     4/17: $1$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1705_ADDR[1:0]$1722
     5/17: $1$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1705_DATA[31:0]$1723
     6/17: $1$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:108$1704_ADDR[1:0]$1720
     7/17: $1$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:108$1704_DATA[31:0]$1721
     8/17: $1\sv2v_autoblock_4.i[31:0]
     9/17: $0\add_res_wire[3][31:0]
    10/17: $0\add_res_wire[2][31:0]
    11/17: $0\add_res_wire[1][31:0]
    12/17: $0\add_res_wire[0][31:0]
    13/17: $1\sv2v_autoblock_3.i[31:0]
    14/17: $0\add_res_reg[3][31:0]
    15/17: $0\add_res_reg[2][31:0]
    16/17: $0\add_res_reg[1][31:0]
    17/17: $0\add_res_reg[0][31:0]
Creating decoders for process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:87$1713'.
Creating decoders for process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
     1/8: $0\valid_out_reg[1][0:0]
     2/8: $0\valid_out_reg[0][0:0]
     3/8: $1\sv2v_autoblock_2.i[31:0]
     4/8: $0\add_res_out[3][31:0]
     5/8: $0\add_res_out[2][31:0]
     6/8: $0\add_res_out[1][31:0]
     7/8: $0\add_res_out[0][31:0]
     8/8: $1\sv2v_autoblock_1.i[31:0]
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1666'.
     1/1: $1$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:50$1555_DATA[31:0]$1668
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1661'.
     1/1: $1$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:49$1554_DATA[16:0]$1663
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1656'.
     1/1: $1$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:48$1553_DATA[31:0]$1658
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1651'.
     1/1: $1$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1552_DATA[16:0]$1653
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1647'.
     1/1: $1$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:46$1551_DATA[31:0]$1649
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1643'.
     1/1: $1$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:45$1550_DATA[16:0]$1645
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1639'.
     1/1: $1$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:44$1549_DATA[31:0]$1641
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1635'.
     1/1: $1$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:43$1548_DATA[16:0]$1637
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618'.
     1/22: $5\temp_results_out[3][31:0]
     2/22: $4\temp_results_out[3][31:0]
     3/22: $5\temp_results_out[2][31:0]
     4/22: $4\temp_results_out[2][31:0]
     5/22: $5\temp_results_out[1][31:0]
     6/22: $4\temp_results_out[1][31:0]
     7/22: $5\temp_results_out[0][31:0]
     8/22: $4\temp_results_out[0][31:0]
     9/22: $3\temp_results_out[3][31:0]
    10/22: $2\temp_results_out[3][31:0]
    11/22: $3\temp_results_out[2][31:0]
    12/22: $2\temp_results_out[2][31:0]
    13/22: $3\temp_results_out[1][31:0]
    14/22: $2\temp_results_out[1][31:0]
    15/22: $3\temp_results_out[0][31:0]
    16/22: $2\temp_results_out[0][31:0]
    17/22: $1\sv2v_autoblock_3.j[31:0]
    18/22: $1\temp_results_out[3][31:0]
    19/22: $1\temp_results_out[2][31:0]
    20/22: $1\temp_results_out[1][31:0]
    21/22: $1\temp_results_out[0][31:0]
    22/22: $1\sv2v_autoblock_4.j[31:0]
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
     1/15: $1\sv2v_autoblock_2.j[31:0]
     2/15: $0\quant_mult_results_reg[3][31:0]
     3/15: $0\temp_results_reg[3][31:0]
     4/15: $0\sign[3][0:0]
     5/15: $0\quant_mult_results_reg[2][31:0]
     6/15: $0\temp_results_reg[2][31:0]
     7/15: $0\sign[2][0:0]
     8/15: $0\quant_mult_results_reg[1][31:0]
     9/15: $0\temp_results_reg[1][31:0]
    10/15: $0\sign[1][0:0]
    11/15: $0\quant_mult_results_reg[0][31:0]
    12/15: $0\temp_results_reg[0][31:0]
    13/15: $0\sign[0][0:0]
    14/15: $1\sv2v_autoblock_1.j[31:0]
    15/15: $0\counter[2:0]
Creating decoders for process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
     1/15: $2$lookahead\quant_products_f$1558[127:0]$1581
     2/15: $2$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1546[127:0]$1576
     3/15: $2$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1545[127:0]$1577
     4/15: $2$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1547[31:0]$1575
     5/15: $2$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1543[127:0]$1579
     6/15: $2$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1542[127:0]$1580
     7/15: $2$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1544[31:0]$1578
     8/15: $1$lookahead\quant_products_f$1558[127:0]$1574
     9/15: $1$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1542[127:0]$1573
    10/15: $1$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1543[127:0]$1572
    11/15: $1$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1544[31:0]$1571
    12/15: $1$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1545[127:0]$1570
    13/15: $1$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1546[127:0]$1569
    14/15: $1$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1547[31:0]$1568
    15/15: $0\iter[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1541'.
     1/2: $0\rdata_q[95:64]
     2/2: $0\err_q[2:2]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1540'.
     1/2: $0\rdata_q[63:32]
     2/2: $0\err_q[1:1]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1539'.
     1/2: $0\rdata_q[31:0]
     2/2: $0\err_q[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:98$1511'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:131$1509'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1455'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1454'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1453'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1452'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1451'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1450'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1449'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1448'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1447'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1446'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1445'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1444'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1443'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1442'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1441'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1440'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:1051$1431'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:932$1427'.
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:926$1425'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:583$1412'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:576$1409'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
     1/136: $3\cpuctrlsts_part_d[7:6] [1]
     2/136: $6\mcause_en[0:0]
     3/136: $4\mepc_d[31:0]
     4/136: $6\mepc_en[0:0]
     5/136: $8\mstatus_d[4:2] [1:0]
     6/136: $8\mstatus_d[4:2] [2]
     7/136: $7\mstatus_d[1:1]
     8/136: $4\mstatus_d[5:1] [3:1]
     9/136: $4\mstatus_d[5:1] [0]
    10/136: $4\mstatus_d[5:1] [4]
    11/136: $5\double_fault_seen_o[0:0]
    12/136: $6\cpuctrlsts_part_d[7:6] [0]
    13/136: $4\double_fault_seen_o[0:0]
    14/136: $7\cpuctrlsts_part_d[7:7]
    15/136: $6\cpuctrlsts_part_we[0:0]
    16/136: $5\cpuctrlsts_part_we[0:0]
    17/136: $5\cpuctrlsts_part_d[7:6]
    18/136: $3\double_fault_seen_o[0:0]
    19/136: $3\mstack_en[0:0]
    20/136: $3\mcause_d[6:0]
    21/136: $5\mcause_en[0:0]
    22/136: $3\mepc_d[31:0]
    23/136: $5\mepc_en[0:0]
    24/136: $6\cpuctrlsts_part_d[7:6] [1]
    25/136: $6\mstatus_d[5:2] [1:0]
    26/136: $6\mstatus_d[5:2] [2]
    27/136: $5\mstatus_en[0:0]
    28/136: $3\mtval_d[31:0]
    29/136: $5\mtval_en[0:0]
    30/136: $4\depc_en[0:0]
    31/136: $2\depc_d[31:0]
    32/136: $4\dcsr_en[0:0]
    33/136: $7\dcsr_d[8:6]
    34/136: $6\dcsr_d[1:0]
    35/136: $4\cpuctrlsts_part_we[0:0]
    36/136: $4\cpuctrlsts_part_d[7:6]
    37/136: $2\mstack_en[0:0]
    38/136: $4\mtval_en[0:0]
    39/136: $2\mtval_d[31:0]
    40/136: $4\mcause_en[0:0]
    41/136: $2\mcause_d[6:0]
    42/136: $4\mepc_en[0:0]
    43/136: $2\mepc_d[31:0]
    44/136: $4\mstatus_en[0:0]
    45/136: $5\mstatus_d[5:2]
    46/136: $2\double_fault_seen_o[0:0]
    47/136: $2\exception_pc[31:0]
    48/136: $3\cpuctrlsts_part_we[0:0]
    49/136: $3\cpuctrlsts_part_d[7:6] [0]
    50/136: $1\mstack_en[0:0]
    51/136: $3\depc_en[0:0]
    52/136: $1\depc_d[31:0]
    53/136: $3\dcsr_en[0:0]
    54/136: $5\dcsr_d[8:6]
    55/136: $4\dcsr_d[1:0]
    56/136: $3\mtval_en[0:0]
    57/136: $1\mtval_d[31:0]
    58/136: $3\mcause_en[0:0]
    59/136: $1\mcause_d[6:0]
    60/136: $3\mepc_en[0:0]
    61/136: $1\mepc_d[31:0]
    62/136: $3\mstatus_en[0:0]
    63/136: $4\mcause_d[6:0]
    64/136: $1\double_fault_seen_o[0:0]
    65/136: $1\priv_lvl_d[1:0]
    66/136: $1\exception_pc[31:0]
    67/136: $6\mstatus_d[5:2] [3]
    68/136: $2\dcsr_d[31:0] [31:28]
    69/136: $2\mstatus_d[5:0] [5:4]
    70/136: $2\mstatus_d[5:0] [3:2]
    71/136: $2\dcsr_d[31:0] [15]
    72/136: $2\dcsr_d[31:0] [14]
    73/136: $2\dcsr_d[31:0] [27:16]
    74/136: $2\mstatus_d[5:0] [1:0]
    75/136: $2\dcsr_d[31:0] [1:0]
    76/136: $2\dcsr_d[31:0] [5]
    77/136: $2\dcsr_d[31:0] [4]
    78/136: $2\dcsr_d[31:0] [3]
    79/136: $2\dcsr_d[31:0] [2]
    80/136: $2\dcsr_d[31:0] [8:6]
    81/136: $2\dcsr_d[31:0] [13:12]
    82/136: $2\dcsr_d[31:0] [11]
    83/136: $3\dcsr_d[1:0]
    84/136: $2\dcsr_d[31:0] [9]
    85/136: $3\mstatus_d[3:2]
    86/136: $2\sv2v_cast_2$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:472$1291.$result[1:0]$1373
    87/136: $2\sv2v_cast_2$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:472$1291.inp[1:0]$1374
    88/136: $2\mstatus_en[0:0]
    89/136: $2$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1297[4:0]$1380
    90/136: $2$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1296[31:0]$1379
    91/136: $2$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1295[31:0]$1378
    92/136: $2$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1294[4:0]$1377
    93/136: $2$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1293[31:0]$1376
    94/136: $2$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1292[31:0]$1375
    95/136: $2\cpuctrlsts_part_we[0:0]
    96/136: $2\cpuctrlsts_part_d[7:0]
    97/136: $2\mhpmcounterh_we[31:0]
    98/136: $2\mhpmcounter_we[31:0]
    99/136: $2\mcountinhibit_we[0:0]
   100/136: $2\dscratch1_en[0:0]
   101/136: $2\dscratch0_en[0:0]
   102/136: $2\depc_en[0:0]
   103/136: $2\dcsr_en[0:0]
   104/136: $2\dcsr_d[31:0] [10]
   105/136: $2\mtvec_en[0:0]
   106/136: $2\mtval_en[0:0]
   107/136: $2\mcause_en[0:0]
   108/136: $2\mepc_en[0:0]
   109/136: $2\mscratch_en[0:0]
   110/136: $2\mie_en[0:0]
   111/136: $1$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1297[4:0]$1372
   112/136: $1$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1296[31:0]$1371
   113/136: $1$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1295[31:0]$1370
   114/136: $1$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1294[4:0]$1369
   115/136: $1$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1293[31:0]$1368
   116/136: $1$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1292[31:0]$1367
   117/136: $1\sv2v_cast_2$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:472$1291.inp[1:0]$1366
   118/136: $1\sv2v_cast_2$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:472$1291.$result[1:0]$1365
   119/136: $1\cpuctrlsts_part_we[0:0]
   120/136: $1\cpuctrlsts_part_d[7:0]
   121/136: $1\mhpmcounterh_we[31:0]
   122/136: $1\mhpmcounter_we[31:0]
   123/136: $1\mcountinhibit_we[0:0]
   124/136: $1\dscratch1_en[0:0]
   125/136: $1\dscratch0_en[0:0]
   126/136: $1\depc_en[0:0]
   127/136: $1\dcsr_en[0:0]
   128/136: $1\dcsr_d[31:0]
   129/136: $1\mtvec_en[0:0]
   130/136: $1\mtval_en[0:0]
   131/136: $1\mcause_en[0:0]
   132/136: $1\mepc_en[0:0]
   133/136: $1\mscratch_en[0:0]
   134/136: $1\mie_en[0:0]
   135/136: $1\mstatus_en[0:0]
   136/136: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
     1/29: $5\illegal_csr[0:0]
     2/29: $4\illegal_csr[0:0]
     3/29: $1\csr_rdata_int[31:0] [31]
     4/29: $1\csr_rdata_int[31:0] [7]
     5/29: $1\csr_rdata_int[31:0] [6:4]
     6/29: $1\csr_rdata_int[31:0] [3]
     7/29: $2$mem2reg_rd$\mhpmevent$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:392$1302_DATA[31:0]$1329
     8/29: $1\csr_rdata_int[31:0] [2:0]
     9/29: $1\csr_rdata_int[31:0] [10:8]
    10/29: $2\illegal_csr[0:0]
    11/29: $1\csr_rdata_int[31:0] [20:18]
    12/29: $1\csr_rdata_int[31:0] [12]
    13/29: $1\csr_rdata_int[31:0] [17]
    14/29: $1\csr_rdata_int[31:0] [15:13]
    15/29: $1\csr_rdata_int[31:0] [16]
    16/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:394$1304_DATA[63:0]$1331
    17/29: $1\csr_rdata_int[31:0] [30:22]
    18/29: $1\csr_rdata_int[31:0] [11]
    19/29: $3\illegal_csr[0:0]
    20/29: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:393$1303_DATA[63:0]$1330
    21/29: $1\csr_rdata_int[31:0] [21]
    22/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:394$1304_DATA[63:0]$1326
    23/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:394$1304_ADDR[4:0]$1325
    24/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:393$1303_DATA[63:0]$1324
    25/29: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:393$1303_ADDR[4:0]$1323
    26/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:392$1302_DATA[31:0]$1322
    27/29: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:392$1302_ADDR[4:0]$1321
    28/29: $1\illegal_csr[0:0]
    29/29: $1\dbg_csr[0:0]
Creating decoders for process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1284'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1282'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1280'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1278'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1276'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1274'.
     1/1: $0\rdata_q[6:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1272'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1270'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1267'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1265'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1262'.
     1/1: $0\rdata_q[7:0]
Creating decoders for process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
     1/31: $2\sv2v_autoblock_4.i[31:0]
     2/31: $0\out_reg[127:0] [63:32]
     3/31: $0\out_reg[127:0] [31:0]
     4/31: $0\out_reg[127:0] [95:64]
     5/31: $0\out_reg[127:0] [127:96]
     6/31: $1\sv2v_autoblock_3.i[31:0]
     7/31: $0\activations_reg[135:0] [16:0]
     8/31: $0\weight_vals_reg[135:0] [16:0]
     9/31: $0\activations_reg[135:0] [33:17]
    10/31: $0\weight_vals_reg[135:0] [33:17]
    11/31: $0\activations_reg[135:0] [50:34]
    12/31: $0\weight_vals_reg[135:0] [50:34]
    13/31: $0\activations_reg[135:0] [67:51]
    14/31: $0\weight_vals_reg[135:0] [67:51]
    15/31: $0\activations_reg[135:0] [84:68]
    16/31: $0\weight_vals_reg[135:0] [84:68]
    17/31: $0\activations_reg[135:0] [101:85]
    18/31: $0\weight_vals_reg[135:0] [101:85]
    19/31: $0\activations_reg[135:0] [118:102]
    20/31: $0\weight_vals_reg[135:0] [118:102]
    21/31: $0\activations_reg[135:0] [135:119]
    22/31: $0\weight_vals_reg[135:0] [135:119]
    23/31: $0\occupied_reg[0:0]
    24/31: $0\valid_in_reg[1:0] [0]
    25/31: $0\valid_in_reg[1:0] [1]
    26/31: $1\sv2v_autoblock_2.i[31:0]
    27/31: $0\input_reg[31:0]
    28/31: $0\weight_reg[31:0]
    29/31: $0\mode_reg[2:0]
    30/31: $0\iteration[1:0]
    31/31: $1\sv2v_autoblock_4.i[31:0]
Creating decoders for process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:108$1241'.
     1/5: $1\sv2v_autoblock_1.i[31:0]
     2/5: $0\par_prods_in_reg[127:0] [31:0]
     3/5: $0\par_prods_in_reg[127:0] [63:32]
     4/5: $0\par_prods_in_reg[127:0] [95:64]
     5/5: $0\par_prods_in_reg[127:0] [127:96]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:734$1234'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:731$1233'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:728$1232'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:725$1231'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:722$1230'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:719$1229'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:715$1228'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:712$1227'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:709$1226'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:705$1225'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:737$1224'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:209$1223'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:197$1212'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:152$1204'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:146$1198'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:144$1196'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:103$1190'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:97$1185'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:90$1183'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:78$1181'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:69$1179'.
     1/1: $1\adder_in_a[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:298$1176'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
     1/16: $1\accum[33:0] [33:18]
     2/16: $1\accum[33:0] [17:0]
     3/16: $2\gen_mult_fast.mult_state_d[1:0]
     4/16: $2\mult_valid[0:0]
     5/16: $3\mac_res_d[33:0]
     6/16: $2\accum[33:0]
     7/16: $2\mac_res_d[33:0]
     8/16: $1\gen_mult_fast.mult_state_d[1:0]
     9/16: $1\mac_res_d[33:0]
    10/16: $2\mult_hold[0:0]
    11/16: $1\sign_b[0:0]
    12/16: $1\sign_a[0:0]
    13/16: $1\gen_mult_fast.mult_op_b[15:0]
    14/16: $1\gen_mult_fast.mult_op_a[15:0]
    15/16: $1\mult_hold[0:0]
    16/16: $1\mult_valid[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
     1/16: $4\op_remainder_d[33:0]
     2/16: $3\op_remainder_d[33:0]
     3/16: $2\div_by_zero_d[0:0]
     4/16: $2\md_state_d[2:0]
     5/16: $2\op_remainder_d[33:0]
     6/16: $1\div_counter_d[4:0]
     7/16: $1\alu_operand_b_o[32:0]
     8/16: $1\alu_operand_a_o[32:0]
     9/16: $1\md_state_d[2:0]
    10/16: $1\div_by_zero_d[0:0]
    11/16: $1\op_remainder_d[33:0]
    12/16: $1\div_hold[0:0]
    13/16: $1\div_valid[0:0]
    14/16: $1\op_quotient_d[31:0]
    15/16: $1\op_numerator_d[31:0]
    16/16: $1\op_denominator_d[31:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:311$1128'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
     1/5: $0\md_state_q[2:0]
     2/5: $0\div_by_zero_q[0:0]
     3/5: $0\div_counter_q[4:0]
     4/5: $0\op_quotient_q[31:0]
     5/5: $0\op_numerator_q[31:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:152$1113'.
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
     1/50: $9\alu_op_a_mux_sel_o[1:0]
     2/50: $9\alu_op_b_mux_sel_o[0:0]
     3/50: $8\alu_op_a_mux_sel_o[1:0]
     4/50: $9\imm_b_mux_sel_o[2:0]
     5/50: $2\imm_a_mux_sel_o[0:0]
     6/50: $15\alu_operator_o[6:0]
     7/50: $8\imm_b_mux_sel_o[2:0]
     8/50: $8\alu_op_b_mux_sel_o[0:0]
     9/50: $7\alu_op_a_mux_sel_o[1:0]
    10/50: $7\alu_op_b_mux_sel_o[0:0]
    11/50: $6\alu_op_a_mux_sel_o[1:0]
    12/50: $14\alu_operator_o[6:0]
    13/50: $7\imm_b_mux_sel_o[2:0]
    14/50: $13\alu_operator_o[6:0]
    15/50: $3\div_sel_o[0:0]
    16/50: $3\mult_sel_o[0:0]
    17/50: $2\div_sel_o[0:0]
    18/50: $2\mult_sel_o[0:0]
    19/50: $12\alu_operator_o[6:0]
    20/50: $11\alu_operator_o[6:0]
    21/50: $10\alu_operator_o[6:0]
    22/50: $9\alu_operator_o[6:0]
    23/50: $8\alu_operator_o[6:0]
    24/50: $7\alu_operator_o[6:0]
    25/50: $6\alu_op_b_mux_sel_o[0:0]
    26/50: $6\imm_b_mux_sel_o[2:0]
    27/50: $6\alu_operator_o[6:0]
    28/50: $5\imm_b_mux_sel_o[2:0]
    29/50: $5\alu_op_b_mux_sel_o[0:0]
    30/50: $5\alu_op_a_mux_sel_o[1:0]
    31/50: $4\alu_op_b_mux_sel_o[0:0]
    32/50: $4\alu_op_a_mux_sel_o[1:0]
    33/50: $5\alu_operator_o[6:0]
    34/50: $4\imm_b_mux_sel_o[2:0]
    35/50: $4\alu_operator_o[6:0]
    36/50: $3\alu_operator_o[6:0]
    37/50: $3\imm_b_mux_sel_o[2:0]
    38/50: $3\alu_op_b_mux_sel_o[0:0]
    39/50: $3\alu_op_a_mux_sel_o[1:0]
    40/50: $2\alu_operator_o[6:0]
    41/50: $2\imm_b_mux_sel_o[2:0]
    42/50: $2\alu_op_b_mux_sel_o[0:0]
    43/50: $2\alu_op_a_mux_sel_o[1:0]
    44/50: $1\alu_op_b_mux_sel_o[0:0]
    45/50: $1\alu_op_a_mux_sel_o[1:0]
    46/50: $1\alu_operator_o[6:0]
    47/50: $1\imm_b_mux_sel_o[2:0]
    48/50: $1\div_sel_o[0:0]
    49/50: $1\mult_sel_o[0:0]
    50/50: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
     1/96: $3\csr_access_o[0:0]
     2/96: $2\branch_in_dec_o[0:0]
     3/96: $6\jump_set_o[0:0]
     4/96: $3\jump_in_dec_o[0:0]
     5/96: $2\data_we_o[0:0]
     6/96: $2\data_req_o[0:0]
     7/96: $6\rf_we[0:0]
     8/96: $26\illegal_insn[0:0]
     9/96: $3\csr_op[1:0]
    10/96: $3\csr_illegal[0:0]
    11/96: $3\rf_ren_a_o[0:0]
    12/96: $25\illegal_insn[0:0]
    13/96: $3\ecall_insn_o[0:0]
    14/96: $24\illegal_insn[0:0]
    15/96: $3\wfi_insn_o[0:0]
    16/96: $3\dret_insn_o[0:0]
    17/96: $3\mret_insn_o[0:0]
    18/96: $3\ebrk_insn_o[0:0]
    19/96: $23\illegal_insn[0:0]
    20/96: $2\wfi_insn_o[0:0]
    21/96: $2\ecall_insn_o[0:0]
    22/96: $2\dret_insn_o[0:0]
    23/96: $2\mret_insn_o[0:0]
    24/96: $2\ebrk_insn_o[0:0]
    25/96: $5\rf_we[0:0]
    26/96: $2\csr_illegal[0:0]
    27/96: $2\rf_wdata_sel_o[0:0]
    28/96: $2\rf_ren_a_o[0:0]
    29/96: $2\csr_access_o[0:0]
    30/96: $2\csr_op[1:0]
    31/96: $3\icache_inval_o[0:0]
    32/96: $5\jump_set_o[0:0]
    33/96: $4\rf_we[0:0]
    34/96: $22\illegal_insn[0:0]
    35/96: $2\jump_in_dec_o[0:0]
    36/96: $4\jump_set_o[0:0]
    37/96: $2\icache_inval_o[0:0]
    38/96: $21\illegal_insn[0:0]
    39/96: $3\multdiv_signed_mode_o[1:0]
    40/96: $3\multdiv_operator_o[1:0]
    41/96: $20\illegal_insn[0:0]
    42/96: $2\multdiv_signed_mode_o[1:0]
    43/96: $2\multdiv_operator_o[1:0]
    44/96: $19\illegal_insn[0:0]
    45/96: $18\illegal_insn[0:0]
    46/96: $17\illegal_insn[0:0]
    47/96: $16\illegal_insn[0:0]
    48/96: $15\illegal_insn[0:0]
    49/96: $14\illegal_insn[0:0]
    50/96: $13\illegal_insn[0:0]
    51/96: $12\illegal_insn[0:0]
    52/96: $11\illegal_insn[0:0]
    53/96: $10\illegal_insn[0:0]
    54/96: $9\illegal_insn[0:0]
    55/96: $8\illegal_insn[0:0]
    56/96: $3\data_type_o[1:0]
    57/96: $7\illegal_insn[0:0]
    58/96: $2\data_type_o[1:0]
    59/96: $6\illegal_insn[0:0]
    60/96: $5\illegal_insn[0:0]
    61/96: $4\illegal_insn[0:0]
    62/96: $3\illegal_insn[0:0]
    63/96: $3\jump_set_o[0:0]
    64/96: $3\rf_we[0:0]
    65/96: $2\jump_set_o[0:0]
    66/96: $2\rf_we[0:0]
    67/96: $2\illegal_insn[0:0]
    68/96: $2\neur_bias_in_dec_o[0:0]
    69/96: $2\neur_get_res_dec_o[0:0]
    70/96: $2\neur_valid_in_dec_o[0:0]
    71/96: $1\illegal_insn[0:0]
    72/96: $1\neur_get_res_dec_o[0:0]
    73/96: $1\neur_bias_in_dec_o[0:0]
    74/96: $1\neur_valid_in_dec_o[0:0]
    75/96: $1\rf_we[0:0]
    76/96: $1\rf_ren_b_o[0:0]
    77/96: $1\rf_ren_a_o[0:0]
    78/96: $1\csr_illegal[0:0]
    79/96: $1\branch_in_dec_o[0:0]
    80/96: $1\jump_in_dec_o[0:0]
    81/96: $1\data_sign_extension_o[0:0]
    82/96: $1\data_type_o[1:0]
    83/96: $1\multdiv_signed_mode_o[1:0]
    84/96: $1\multdiv_operator_o[1:0]
    85/96: $1\rf_wdata_sel_o[0:0]
    86/96: $1\jump_set_o[0:0]
    87/96: $1\wfi_insn_o[0:0]
    88/96: $1\ecall_insn_o[0:0]
    89/96: $1\dret_insn_o[0:0]
    90/96: $1\mret_insn_o[0:0]
    91/96: $1\ebrk_insn_o[0:0]
    92/96: $1\csr_access_o[0:0]
    93/96: $1\icache_inval_o[0:0]
    94/96: $1\csr_op[1:0]
    95/96: $1\data_we_o[0:0]
    96/96: $1\data_req_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:170$1078'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
     1/21: $6\load_err_prio[0:0]
     2/21: $5\store_err_prio[0:0]
     3/21: $5\load_err_prio[0:0]
     4/21: $4\ebrk_insn_prio[0:0]
     5/21: $4\load_err_prio[0:0]
     6/21: $4\store_err_prio[0:0]
     7/21: $3\ecall_insn_prio[0:0]
     8/21: $3\load_err_prio[0:0]
     9/21: $3\store_err_prio[0:0]
    10/21: $3\ebrk_insn_prio[0:0]
    11/21: $2\illegal_insn_prio[0:0]
    12/21: $2\load_err_prio[0:0]
    13/21: $2\store_err_prio[0:0]
    14/21: $2\ebrk_insn_prio[0:0]
    15/21: $2\ecall_insn_prio[0:0]
    16/21: $1\instr_fetch_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\store_err_prio[0:0]
    19/21: $1\ebrk_insn_prio[0:0]
    20/21: $1\ecall_insn_prio[0:0]
    21/21: $1\illegal_insn_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
     1/9: $0\illegal_insn_q[0:0]
     2/9: $0\exc_req_q[0:0]
     3/9: $0\store_err_q[0:0]
     4/9: $0\load_err_q[0:0]
     5/9: $0\enter_debug_mode_prio_q[0:0]
     6/9: $0\debug_mode_q[0:0]
     7/9: $0\do_single_step_q[0:0]
     8/9: $0\nmi_mode_q[0:0]
     9/9: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
     1/110: $8\halt_if[0:0]
     2/110: $17\ctrl_fsm_ns[3:0]
     3/110: $16\ctrl_fsm_ns[3:0]
     4/110: $4\csr_restore_dret_id_o[0:0]
     5/110: $4\debug_mode_d[0:0]
     6/110: $8\pc_set_o[0:0]
     7/110: $4\pc_mux_o[2:0]
     8/110: $15\ctrl_fsm_ns[3:0]
     9/110: $6\nmi_mode_d[0:0]
    10/110: $5\nmi_mode_d[0:0]
    11/110: $3\csr_restore_mret_id_o[0:0]
    12/110: $7\pc_set_o[0:0]
    13/110: $3\pc_mux_o[2:0]
    14/110: $3\debug_mode_d[0:0]
    15/110: $14\ctrl_fsm_ns[3:0]
    16/110: $3\csr_restore_dret_id_o[0:0]
    17/110: $4\flush_id[0:0]
    18/110: $13\ctrl_fsm_ns[3:0]
    19/110: $6\csr_save_cause_o[0:0]
    20/110: $6\csr_save_id_o[0:0]
    21/110: $6\pc_set_o[0:0]
    22/110: $9\exc_cause_o[6:0]
    23/110: $6\csr_mtval_o[31:0]
    24/110: $8\exc_cause_o[6:0]
    25/110: $12\ctrl_fsm_ns[3:0]
    26/110: $3\flush_id[0:0]
    27/110: $5\csr_save_cause_o[0:0]
    28/110: $5\csr_save_id_o[0:0]
    29/110: $5\pc_set_o[0:0]
    30/110: $4\csr_save_id_o[0:0]
    31/110: $11\ctrl_fsm_ns[3:0]
    32/110: $2\flush_id[0:0]
    33/110: $5\csr_mtval_o[31:0]
    34/110: $4\csr_save_cause_o[0:0]
    35/110: $3\csr_save_id_o[0:0]
    36/110: $7\exc_cause_o[6:0]
    37/110: $4\pc_set_o[0:0]
    38/110: $2\exc_pc_mux_o[1:0]
    39/110: $2\pc_mux_o[2:0]
    40/110: $2\debug_mode_d[0:0]
    41/110: $4\nmi_mode_d[0:0]
    42/110: $2\csr_restore_dret_id_o[0:0]
    43/110: $2\csr_restore_mret_id_o[0:0]
    44/110: $2\debug_csr_save_o[0:0]
    45/110: $2\csr_save_id_o[0:0]
    46/110: $3\csr_save_cause_o[0:0]
    47/110: $6\exc_cause_o[6:0]
    48/110: $5\exc_cause_o[6:0]
    49/110: $4\exc_cause_o[6:0]
    50/110: $4\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.$result[4:0]$1046
    51/110: $4\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.inp[4:0]$1047
    52/110: $4\csr_mtval_o[31:0]
    53/110: $3\nmi_mode_d[0:0]
    54/110: $3\csr_mtval_o[31:0]
    55/110: $3\exc_cause_o[6:0]
    56/110: $3\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.inp[4:0]$1041
    57/110: $3\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.$result[4:0]$1040
    58/110: $2\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.inp[4:0]$1037
    59/110: $2\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.$result[4:0]$1036
    60/110: $2\nmi_mode_d[0:0]
    61/110: $2\csr_mtval_o[31:0]
    62/110: $2\exc_cause_o[6:0]
    63/110: $2\csr_save_cause_o[0:0]
    64/110: $2\csr_save_if_o[0:0]
    65/110: $3\pc_set_o[0:0]
    66/110: $7\halt_if[0:0]
    67/110: $10\ctrl_fsm_ns[3:0]
    68/110: $6\halt_if[0:0]
    69/110: $9\ctrl_fsm_ns[3:0]
    70/110: $5\halt_if[0:0]
    71/110: $8\ctrl_fsm_ns[3:0]
    72/110: $4\halt_if[0:0]
    73/110: $2\perf_jump_o[0:0]
    74/110: $2\perf_tbranch_o[0:0]
    75/110: $2\pc_set_o[0:0]
    76/110: $7\ctrl_fsm_ns[3:0]
    77/110: $6\ctrl_fsm_ns[3:0]
    78/110: $2\retain_id[0:0]
    79/110: $3\halt_if[0:0]
    80/110: $5\ctrl_fsm_ns[3:0]
    81/110: $2\halt_if[0:0]
    82/110: $4\ctrl_fsm_ns[3:0]
    83/110: $3\ctrl_fsm_ns[3:0]
    84/110: $2\ctrl_fsm_ns[3:0]
    85/110: $2\ctrl_busy_o[0:0]
    86/110: $1\ctrl_fsm_ns[3:0]
    87/110: $1\pc_set_o[0:0]
    88/110: $1\pc_mux_o[2:0]
    89/110: $1\instr_req_o[0:0]
    90/110: $1\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.inp[4:0]$1021
    91/110: $1\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.$result[4:0]$1020
    92/110: $1\retain_id[0:0]
    93/110: $1\halt_if[0:0]
    94/110: $1\debug_mode_d[0:0]
    95/110: $1\nmi_mode_d[0:0]
    96/110: $1\controller_run_o[0:0]
    97/110: $1\flush_id[0:0]
    98/110: $1\perf_tbranch_o[0:0]
    99/110: $1\perf_jump_o[0:0]
   100/110: $1\debug_csr_save_o[0:0]
   101/110: $1\debug_mode_entering_o[0:0]
   102/110: $1\csr_mtval_o[31:0]
   103/110: $1\csr_save_cause_o[0:0]
   104/110: $1\csr_restore_dret_id_o[0:0]
   105/110: $1\csr_restore_mret_id_o[0:0]
   106/110: $1\csr_save_id_o[0:0]
   107/110: $1\csr_save_if_o[0:0]
   108/110: $1\exc_cause_o[6:0]
   109/110: $1\exc_pc_mux_o[1:0]
   110/110: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:314$1015'.
     1/1: $0\debug_cause_q[2:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:303$1009'.
     1/15: $15\mfip_id[3:0]
     2/15: $14\mfip_id[3:0]
     3/15: $13\mfip_id[3:0]
     4/15: $12\mfip_id[3:0]
     5/15: $11\mfip_id[3:0]
     6/15: $10\mfip_id[3:0]
     7/15: $9\mfip_id[3:0]
     8/15: $8\mfip_id[3:0]
     9/15: $7\mfip_id[3:0]
    10/15: $6\mfip_id[3:0]
    11/15: $5\mfip_id[3:0]
    12/15: $4\mfip_id[3:0]
    13/15: $3\mfip_id[3:0]
    14/15: $2\mfip_id[3:0]
    15/15: $1\mfip_id[3:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:19$946'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:126$929'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:110$928'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926'.
     1/4: $0\branch_discard_q[1:0]
     2/4: $0\rdata_outstanding_q[1:0]
     3/4: $0\discard_req_q[0:0]
     4/4: $0\valid_req_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:397$891'.
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:402$889'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:211$859'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:198$854'.
     1/2: $1\exc_pc[31:0]
     2/2: $1\irq_vec[4:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:623$837'.
     1/1: $0\g_branch_set_flop.branch_set_raw_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$835'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$833'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:405$831'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:404$830'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:401$829'.
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
     1/44: $7\id_fsm_d[0:0]
     2/44: $4\stall_jump[0:0]
     3/44: $4\stall_branch[0:0]
     4/44: $5\stall_neur[0:0]
     5/44: $5\stall_multdiv[0:0]
     6/44: $7\rf_we_raw[0:0]
     7/44: $6\rf_we_raw[0:0]
     8/44: $4\stall_neur[0:0]
     9/44: $5\rf_we_raw[0:0]
    10/44: $6\id_fsm_d[0:0]
    11/44: $4\stall_multdiv[0:0]
    12/44: $4\rf_we_raw[0:0]
    13/44: $5\id_fsm_d[0:0]
    14/44: $4\id_fsm_d[0:0]
    15/44: $3\id_fsm_d[0:0]
    16/44: $3\stall_alu[0:0]
    17/44: $3\rf_we_raw[0:0]
    18/44: $3\stall_jump[0:0]
    19/44: $3\stall_branch[0:0]
    20/44: $3\stall_neur[0:0]
    21/44: $3\stall_multdiv[0:0]
    22/44: $3\jump_set_raw[0:0]
    23/44: $3\branch_set_raw_d[0:0]
    24/44: $3\perf_branch_o[0:0]
    25/44: $2\id_fsm_d[0:0]
    26/44: $2\stall_alu[0:0]
    27/44: $2\rf_we_raw[0:0]
    28/44: $2\stall_jump[0:0]
    29/44: $2\stall_branch[0:0]
    30/44: $2\stall_neur[0:0]
    31/44: $2\stall_multdiv[0:0]
    32/44: $2\jump_set_raw[0:0]
    33/44: $2\branch_set_raw_d[0:0]
    34/44: $2\perf_branch_o[0:0]
    35/44: $1\id_fsm_d[0:0]
    36/44: $1\stall_alu[0:0]
    37/44: $1\rf_we_raw[0:0]
    38/44: $1\stall_jump[0:0]
    39/44: $1\stall_branch[0:0]
    40/44: $1\stall_neur[0:0]
    41/44: $1\stall_multdiv[0:0]
    42/44: $1\jump_set_raw[0:0]
    43/44: $1\branch_set_raw_d[0:0]
    44/44: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:661$792'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:632$786'.
     1/1: $0\branch_jump_set_done_q[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:500$730'.
     1/4: $4\csr_pipe_flush[0:0]
     2/4: $3\csr_pipe_flush[0:0]
     3/4: $2\csr_pipe_flush[0:0]
     4/4: $1\csr_pipe_flush[0:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:433$729'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:356$723'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
Creating decoders for process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692'.
     1/10: $1\sv2v_autoblock_2.i[31:0]
     2/10: $0\mul_a_vals[67:0] [16:0]
     3/10: $0\mul_w_vals[67:0] [16:0]
     4/10: $0\mul_a_vals[67:0] [33:17]
     5/10: $0\mul_w_vals[67:0] [33:17]
     6/10: $0\mul_a_vals[67:0] [50:34]
     7/10: $0\mul_w_vals[67:0] [50:34]
     8/10: $0\mul_a_vals[67:0] [67:51]
     9/10: $0\mul_w_vals[67:0] [67:51]
    10/10: $1\sv2v_autoblock_1.i[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:227$630'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:203$625'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:179$620'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:171$619'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:166$617'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:147$612'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:139$611'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:99$608'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_wb_stage.v:0$607'.
Creating decoders for process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1286'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$424'.
     1/1: $1\en_latch[0:0]
Creating decoders for process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:0$415'.
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$396'.
     1/1: $1$mem2reg_rd$\mem$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:48$292_DATA[31:0]$398
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$393'.
     1/1: $1$mem2reg_rd$\mem$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:47$291_DATA[31:0]$395
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:145$392'.
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$390'.
     1/1: $1\mem[31][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$389'.
     1/1: $1\mem[30][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$388'.
     1/1: $1\mem[29][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$387'.
     1/1: $1\mem[28][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$386'.
     1/1: $1\mem[27][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$385'.
     1/1: $1\mem[26][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$384'.
     1/1: $1\mem[25][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$383'.
     1/1: $1\mem[24][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$382'.
     1/1: $1\mem[23][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$381'.
     1/1: $1\mem[22][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$380'.
     1/1: $1\mem[21][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$379'.
     1/1: $1\mem[20][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$378'.
     1/1: $1\mem[19][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$377'.
     1/1: $1\mem[18][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$376'.
     1/1: $1\mem[17][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$375'.
     1/1: $1\mem[16][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$374'.
     1/1: $1\mem[15][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$373'.
     1/1: $1\mem[14][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$372'.
     1/1: $1\mem[13][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$371'.
     1/1: $1\mem[12][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$370'.
     1/1: $1\mem[11][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$369'.
     1/1: $1\mem[10][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$368'.
     1/1: $1\mem[9][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$367'.
     1/1: $1\mem[8][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$366'.
     1/1: $1\mem[7][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$365'.
     1/1: $1\mem[6][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$364'.
     1/1: $1\mem[5][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$363'.
     1/1: $1\mem[4][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$362'.
     1/1: $1\mem[3][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$361'.
     1/1: $1\mem[2][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$360'.
     1/1: $1\mem[1][31:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:65$295'.
     1/32: $32\waddr_onehot_a[31:31]
     2/32: $31\waddr_onehot_a[30:30]
     3/32: $30\waddr_onehot_a[29:29]
     4/32: $29\waddr_onehot_a[28:28]
     5/32: $28\waddr_onehot_a[27:27]
     6/32: $27\waddr_onehot_a[26:26]
     7/32: $26\waddr_onehot_a[25:25]
     8/32: $25\waddr_onehot_a[24:24]
     9/32: $24\waddr_onehot_a[23:23]
    10/32: $23\waddr_onehot_a[22:22]
    11/32: $22\waddr_onehot_a[21:21]
    12/32: $21\waddr_onehot_a[20:20]
    13/32: $20\waddr_onehot_a[19:19]
    14/32: $19\waddr_onehot_a[18:18]
    15/32: $18\waddr_onehot_a[17:17]
    16/32: $17\waddr_onehot_a[16:16]
    17/32: $16\waddr_onehot_a[15:15]
    18/32: $15\waddr_onehot_a[14:14]
    19/32: $14\waddr_onehot_a[13:13]
    20/32: $13\waddr_onehot_a[12:12]
    21/32: $12\waddr_onehot_a[11:11]
    22/32: $11\waddr_onehot_a[10:10]
    23/32: $10\waddr_onehot_a[9:9]
    24/32: $9\waddr_onehot_a[8:8]
    25/32: $8\waddr_onehot_a[7:7]
    26/32: $7\waddr_onehot_a[6:6]
    27/32: $6\waddr_onehot_a[5:5]
    28/32: $5\waddr_onehot_a[4:4]
    29/32: $4\waddr_onehot_a[3:3]
    30/32: $3\waddr_onehot_a[2:2]
    31/32: $2\waddr_onehot_a[1:1]
    32/32: $1\waddr_onehot_a[0:0]
Creating decoders for process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:55$293'.
     1/1: $0\wdata_a_q[31:0]
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:431$248'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:445$225'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:442$224'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:439$223'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:435$222'.
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:203$215'.
     1/1: $0\core_busy_q[3:0]

42.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\add_block.\temp_sum[0]' from process `\add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:0$1864'.
No latch inferred for signal `\add_block.\temp_sum[1]' from process `\add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:0$1864'.
No latch inferred for signal `\add_block.\temp_res[0]' from process `\add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:0$1864'.
No latch inferred for signal `\add_block.\temp_res[1]' from process `\add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:0$1864'.
No latch inferred for signal `\mult_block.\temp_prods[0]' from process `\mult_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v:0$1847'.
No latch inferred for signal `\mult_block.\temp_prods[1]' from process `\mult_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v:0$1847'.
No latch inferred for signal `\mult_block.\temp_prods[2]' from process `\mult_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v:0$1847'.
No latch inferred for signal `\mult_block.\temp_prods[3]' from process `\mult_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v:0$1847'.
No latch inferred for signal `\neur_decoder.\input_values[0]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\input_values[1]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\input_values[2]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\input_values[3]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[0]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[1]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[2]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[3]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[4]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[5]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[6]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[7]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[8]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[9]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[10]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[11]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[12]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[13]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[14]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\weights_temp_mode_3[15]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
No latch inferred for signal `\neur_decoder.\w_vals[0]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\w_vals[1]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\w_vals[2]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\w_vals[3]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[0]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[1]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[2]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[3]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\w_vals[4]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\w_vals[5]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\w_vals[6]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\w_vals[7]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[4]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[5]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[6]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.\a_vals[7]' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_ADDR' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:51$1780_ADDR' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:51$1780_DATA' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:53$1781_ADDR' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:53$1781_DATA' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:55$1782_ADDR' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\neur_decoder.$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:55$1782_DATA' from process `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
No latch inferred for signal `\mul_add_block.\weight_transfered[0]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\weight_transfered[1]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\weight_transfered[2]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\weight_transfered[3]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\act_transfered[0]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\act_transfered[1]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\act_transfered[2]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\act_transfered[3]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\par_prods[0]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\par_prods[1]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\par_prods[2]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\par_prods[3]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
No latch inferred for signal `\mul_add_block.\prev_enable[0]' from process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:87$1713'.
No latch inferred for signal `\neur_out_unit.\rounded_results[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\rounded_results[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\rounded_results[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\rounded_results[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_mult_results[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_mult_results[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_mult_results[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_mult_results[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\rounded_add[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\rounded_add[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\rounded_add[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\rounded_add[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\out_shifts[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\out_shifts[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\out_shifts[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\out_shifts[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\unsigned_out_results[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\unsigned_out_results[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\unsigned_out_results[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\unsigned_out_results[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_multiplier_vals[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_multiplier_vals[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_multiplier_vals[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\quant_multiplier_vals[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\temp_results[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\temp_results[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\temp_results[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.\temp_results[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:50$1555_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1666'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:49$1554_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1661'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:48$1553_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1656'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1552_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1651'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:46$1551_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1647'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:45$1550_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1643'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\unsigned_out_results$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:44$1549_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1639'.
No latch inferred for signal `\neur_out_unit.$mem2reg_rd$\quant_multiplier_vals$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:43$1548_DATA' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1635'.
No latch inferred for signal `\neur_out_unit.\temp_results_out[3]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618'.
No latch inferred for signal `\neur_out_unit.\temp_results_out[2]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618'.
No latch inferred for signal `\neur_out_unit.\temp_results_out[1]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618'.
No latch inferred for signal `\neur_out_unit.\temp_results_out[0]' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618'.
Latch inferred for signal `\neur_out_unit.\sv2v_autoblock_4.j' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618': $auto$proc_dlatch.cc:427:proc_dlatch$9346
Latch inferred for signal `\neur_out_unit.\sv2v_autoblock_3.j' from process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618': $auto$proc_dlatch.cc:427:proc_dlatch$9355
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1455'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1454'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1453'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1452'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1451'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1450'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1449'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1448'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1447'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1446'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1445'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1444'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1443'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1442'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1441'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\pmp_addr_rdata[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1440'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_2.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_3.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:932$1427'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_1.i' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:932$1427'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:926$1425'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\csr_wdata_int' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:583$1412'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\double_fault_seen_o' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\exception_pc' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\priv_lvl_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstatus_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstatus_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mie_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mscratch_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mepc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mepc_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcause_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcause_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtval_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtval_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtvec_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mtvec_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dcsr_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dcsr_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\depc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\depc_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dscratch0_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dscratch1_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_en' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_epc_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mstack_cause_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\cpuctrlsts_part_d' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\cpuctrlsts_part_we' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:472$1291.$result' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\sv2v_cast_2$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:472$1291.inp' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1292' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1293' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:502$1294' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1295' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1296' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:503$1297' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\csr_rdata_int' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\dbg_csr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\illegal_csr' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:392$1302_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:392$1302_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:393$1303_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:393$1303_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:394$1304_ADDR' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:394$1304_DATA' from process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_load' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1270'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\we' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1270'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_d' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1270'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_load' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1265'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\we' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1265'.
No latch inferred for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_d' from process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1265'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:734$1234'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:731$1233'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\multicycle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:728$1232'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\clmul_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:725$1231'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:722$1230'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\butterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:719$1229'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shuffle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:715$1228'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\rev_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:712$1227'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\singlebit_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:709$1226'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\pack_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:705$1225'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\result_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:737$1224'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:209$1223'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:197$1212'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\sv2v_autoblock_1.i' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_operand' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_left' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:152$1204'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:146$1198'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:144$1196'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:103$1190'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:97$1185'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:90$1183'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_b' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:78$1181'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_a' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:69$1179'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift1' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift2' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_a_shift3' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:311$1128'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_q' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:152$1113'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_multicycle_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mult_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\div_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_d' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode_alu' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_req_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_we_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\icache_inval_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_access_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_a_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_b_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ebrk_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\dret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ecall_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\wfi_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_set_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_wdata_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_signed_mode_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\neur_valid_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\neur_bias_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\neur_get_res_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_type_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_sign_extension_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\branch_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\illegal_insn' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_illegal' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_we' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:170$1078'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_entering_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.$result' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\sv2v_cast_5$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:447$960.inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:303$1009'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\gen_mfip_id.sv2v_autoblock_1.i' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:303$1009'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:19$946'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:19$946'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:397$891'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\fetch_addr_n' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:211$859'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\exc_pc' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:198$854'.
No latch inferred for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\irq_vec' from process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:198$854'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imm_b' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:405$831'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_b_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:404$830'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\bt_a_operand_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:401$829'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\perf_branch_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_set_raw_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_not_set' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\jump_set_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_multdiv' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_neur' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_branch' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_jump' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_we_raw' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\stall_alu' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_d' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\csr_pipe_flush' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:500$730'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:433$729'.
No latch inferred for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\alu_operand_a' from process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:356$723'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\w_vals[0]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\w_vals[1]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\w_vals[2]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\w_vals[3]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\a_vals[0]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\a_vals[1]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\a_vals[2]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\a_vals[3]' from process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_incr_req_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_load_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\perf_store_o' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ctrl_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_update' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_d' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_ns' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_rdata_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:227$630'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_b_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:203$625'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_h_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:179$620'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_w_ext' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:171$619'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_wdata' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:139$611'.
No latch inferred for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_be' from process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:99$608'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_wb_stage.v:0$607'.
No latch inferred for signal `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_wb_stage.v:0$607'.
Latch inferred for signal `\prim_clock_gating.\en_latch' from process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$424': $auto$proc_dlatch.cc:427:proc_dlatch$9366
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:755$399.$result' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:0$415'.
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:755$400.$result' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:0$415'.
No latch inferred for signal `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.\sv2v_cast_12$func$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:755$400.inp' from process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:0$415'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$mem2reg_rd$\mem$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:48$292_DATA' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$396'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$mem2reg_rd$\mem$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:47$291_DATA' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$393'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[0]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:145$392'.
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[31]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$390': $auto$proc_dlatch.cc:427:proc_dlatch$9377
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[30]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$389': $auto$proc_dlatch.cc:427:proc_dlatch$9388
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[29]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$388': $auto$proc_dlatch.cc:427:proc_dlatch$9399
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[28]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$387': $auto$proc_dlatch.cc:427:proc_dlatch$9410
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[27]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$386': $auto$proc_dlatch.cc:427:proc_dlatch$9421
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[26]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$385': $auto$proc_dlatch.cc:427:proc_dlatch$9432
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[25]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$384': $auto$proc_dlatch.cc:427:proc_dlatch$9443
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[24]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$383': $auto$proc_dlatch.cc:427:proc_dlatch$9454
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[23]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$382': $auto$proc_dlatch.cc:427:proc_dlatch$9465
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[22]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$381': $auto$proc_dlatch.cc:427:proc_dlatch$9476
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[21]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$380': $auto$proc_dlatch.cc:427:proc_dlatch$9487
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[20]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$379': $auto$proc_dlatch.cc:427:proc_dlatch$9498
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[19]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$378': $auto$proc_dlatch.cc:427:proc_dlatch$9509
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[18]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$377': $auto$proc_dlatch.cc:427:proc_dlatch$9520
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[17]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$376': $auto$proc_dlatch.cc:427:proc_dlatch$9531
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[16]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$375': $auto$proc_dlatch.cc:427:proc_dlatch$9542
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[15]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$374': $auto$proc_dlatch.cc:427:proc_dlatch$9553
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[14]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$373': $auto$proc_dlatch.cc:427:proc_dlatch$9564
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[13]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$372': $auto$proc_dlatch.cc:427:proc_dlatch$9575
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[12]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$371': $auto$proc_dlatch.cc:427:proc_dlatch$9586
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[11]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$370': $auto$proc_dlatch.cc:427:proc_dlatch$9597
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[10]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$369': $auto$proc_dlatch.cc:427:proc_dlatch$9608
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[9]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$368': $auto$proc_dlatch.cc:427:proc_dlatch$9619
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[8]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$367': $auto$proc_dlatch.cc:427:proc_dlatch$9630
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[7]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$366': $auto$proc_dlatch.cc:427:proc_dlatch$9641
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[6]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$365': $auto$proc_dlatch.cc:427:proc_dlatch$9652
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[5]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$364': $auto$proc_dlatch.cc:427:proc_dlatch$9663
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[4]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$363': $auto$proc_dlatch.cc:427:proc_dlatch$9674
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[3]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$362': $auto$proc_dlatch.cc:427:proc_dlatch$9685
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[2]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$361': $auto$proc_dlatch.cc:427:proc_dlatch$9696
Latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\mem[1]' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$360': $auto$proc_dlatch.cc:427:proc_dlatch$9707
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\waddr_onehot_a' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:65$295'.
No latch inferred for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\wad.sv2v_autoblock_1.i' from process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:65$295'.
No latch inferred for signal `\ibex_top.\gen_noscramble.unused_scramble_inputs' from process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:431$248'.
No latch inferred for signal `\ibex_top.\scramble_key_valid_q' from process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:445$225'.
No latch inferred for signal `\ibex_top.\scramble_nonce_q' from process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:442$224'.
No latch inferred for signal `\ibex_top.\scramble_key_q' from process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:439$223'.
No latch inferred for signal `\ibex_top.\scramble_req_q' from process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:435$222'.

42.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mul_add_block.\sv2v_autoblock_3.i' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9718' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\sv2v_autoblock_4.i' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $dff cell `$procdff$9721' with positive edge clock.
Creating register for signal `\mul_add_block.\iter' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9722' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\prev_enable[1]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9723' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\prev_enable[2]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9724' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_reg[0]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9725' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_reg[1]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9726' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_reg[2]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9727' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_reg[3]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9728' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_wire[0]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9729' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_wire[1]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9730' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_wire[2]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9731' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_wire[3]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9732' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:108$1704_ADDR' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9733' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:108$1704_DATA' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9734' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1705_ADDR' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9735' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.$mem2reg_wr$\add_res_reg$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1705_DATA' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
  created $adff cell `$procdff$9736' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\sv2v_autoblock_1.i' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $adff cell `$procdff$9737' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\sv2v_autoblock_2.i' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $dff cell `$procdff$9740' with positive edge clock.
Creating register for signal `\mul_add_block.\add_res_out[0]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $adff cell `$procdff$9741' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_out[1]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $adff cell `$procdff$9742' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_out[2]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $adff cell `$procdff$9743' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\add_res_out[3]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $adff cell `$procdff$9744' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\valid_out_reg[0]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $adff cell `$procdff$9745' with positive edge clock and negative level reset.
Creating register for signal `\mul_add_block.\valid_out_reg[1]' using process `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
  created $adff cell `$procdff$9746' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\temp_results_reg[3]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9747' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\temp_results_reg[2]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9748' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\temp_results_reg[1]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9749' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\temp_results_reg[0]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9750' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\sv2v_autoblock_2.j' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $dff cell `$procdff$9753' with positive edge clock.
Creating register for signal `\neur_out_unit.\sv2v_autoblock_1.j' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9754' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\quant_mult_results_reg[0]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9755' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\sign[3]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9756' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\sign[2]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9757' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\sign[1]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9758' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\sign[0]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9759' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\quant_mult_results_reg[3]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9760' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\quant_mult_results_reg[2]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9761' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\quant_mult_results_reg[1]' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9762' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\counter' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
  created $adff cell `$procdff$9763' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1547' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9764' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1546' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9765' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1545' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9766' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.$bitselwrite$sel$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1544' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9767' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.$bitselwrite$data$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1543' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9768' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.$bitselwrite$mask$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1542' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9769' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\quant_products_f' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9770' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.\iter' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9771' with positive edge clock and negative level reset.
Creating register for signal `\neur_out_unit.$lookahead\quant_products_f$1558' using process `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
  created $adff cell `$procdff$9772' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1541'.
  created $dff cell `$procdff$9773' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1541'.
  created $dff cell `$procdff$9774' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1540'.
  created $dff cell `$procdff$9775' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1540'.
  created $dff cell `$procdff$9776' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1539'.
  created $dff cell `$procdff$9777' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1539'.
  created $dff cell `$procdff$9778' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:98$1511'.
  created $dff cell `$procdff$9779' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:131$1509'.
  created $adff cell `$procdff$9780' with positive edge clock and negative level reset.
Creating register for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:1051$1431'.
  created $adff cell `$procdff$9781' with positive edge clock and negative level reset.
Creating register for signal `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.\priv_lvl_q' using process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:576$1409'.
  created $adff cell `$procdff$9782' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.\rdata_q' using process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1284'.
  created $adff cell `$procdff$9783' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.\rdata_q' using process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1282'.
  created $adff cell `$procdff$9784' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.\rdata_q' using process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1280'.
  created $adff cell `$procdff$9785' with positive edge clock and negative level reset.
Creating register for signal `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.\rdata_q' using process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1278'.
  created $adff cell `$procdff$9786' with positive edge clock and negative level reset.
Creating register for signal `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.\rdata_q' using process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1276'.
  created $adff cell `$procdff$9787' with positive edge clock and negative level reset.
Creating register for signal `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.\rdata_q' using process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1274'.
  created $adff cell `$procdff$9788' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_q' using process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1272'.
  created $adff cell `$procdff$9789' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.\counter_q' using process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1267'.
  created $adff cell `$procdff$9790' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.\rdata_q' using process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1262'.
  created $adff cell `$procdff$9791' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\sv2v_autoblock_2.i' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9792' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\occupied_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9793' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\out_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9794' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\valid_in_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9795' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\iteration' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9796' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\mode_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9797' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\weight_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9798' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\input_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9799' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\weight_vals_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9800' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\activations_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $adff cell `$procdff$9801' with positive edge clock and negative level reset.
Creating register for signal `\neural_unit.\sv2v_autoblock_3.i' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $dff cell `$procdff$9804' with positive edge clock.
Creating register for signal `\neural_unit.\sv2v_autoblock_4.i' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
  created $dff cell `$procdff$9807' with positive edge clock.
Creating register for signal `\neural_unit.\sv2v_autoblock_1.i' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:108$1241'.
  created $dff cell `$procdff$9810' with positive edge clock.
Creating register for signal `\neural_unit.\par_prods_in_reg' using process `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:108$1241'.
  created $adff cell `$procdff$9811' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:298$1176'.
  created $adff cell `$procdff$9812' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
  created $adff cell `$procdff$9813' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
  created $adff cell `$procdff$9814' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
  created $adff cell `$procdff$9815' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
  created $adff cell `$procdff$9816' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
  created $adff cell `$procdff$9817' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9818' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9819' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9820' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9821' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9822' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9823' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9824' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\do_single_step_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9825' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\enter_debug_mode_prio_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
  created $adff cell `$procdff$9826' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.\debug_cause_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:314$1015'.
  created $adff cell `$procdff$9827' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:126$929'.
  created $dff cell `$procdff$9828' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:110$928'.
  created $dff cell `$procdff$9829' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926'.
  created $adff cell `$procdff$9830' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926'.
  created $adff cell `$procdff$9831' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926'.
  created $adff cell `$procdff$9832' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\ResetAll=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926'.
  created $adff cell `$procdff$9833' with positive edge clock and negative level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9834' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9835' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9836' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9837' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9838' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9839' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9840' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\pc_id_o' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
  created $dff cell `$procdff$9841' with positive edge clock.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_valid_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:402$889'.
  created $adff cell `$procdff$9842' with positive edge clock and negative level reset.
Creating register for signal `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.\instr_new_id_q' using process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:402$889'.
  created $adff cell `$procdff$9843' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\g_branch_set_flop.branch_set_raw_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:623$837'.
  created $adff cell `$procdff$9844' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$835'.
  created $adff cell `$procdff$9845' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$833'.
  created $adff cell `$procdff$9846' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\id_fsm_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:661$792'.
  created $adff cell `$procdff$9847' with positive edge clock and negative level reset.
Creating register for signal `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.\branch_jump_set_done_q' using process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:632$786'.
  created $adff cell `$procdff$9848' with positive edge clock and negative level reset.
Creating register for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\mul_w_vals' using process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692'.
  created $adff cell `$procdff$9849' with positive edge clock and negative level reset.
Creating register for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\mul_a_vals' using process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692'.
  created $adff cell `$procdff$9850' with positive edge clock and negative level reset.
Creating register for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\sv2v_autoblock_1.i' using process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692'.
  created $adff cell `$procdff$9851' with positive edge clock and negative level reset.
Creating register for signal `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.\sv2v_autoblock_2.i' using process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692'.
  created $dff cell `$procdff$9854' with positive edge clock.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\handle_misaligned_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659'.
  created $adff cell `$procdff$9855' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\pmp_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659'.
  created $adff cell `$procdff$9856' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\lsu_err_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659'.
  created $adff cell `$procdff$9857' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\ls_fsm_cs' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659'.
  created $adff cell `$procdff$9858' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\addr_last_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:166$617'.
  created $adff cell `$procdff$9859' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_offset_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
  created $adff cell `$procdff$9860' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_type_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
  created $adff cell `$procdff$9861' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_sign_ext_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
  created $adff cell `$procdff$9862' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\data_we_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
  created $adff cell `$procdff$9863' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.\rdata_q' using process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:147$612'.
  created $adff cell `$procdff$9864' with positive edge clock and negative level reset.
Creating register for signal `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.\rdata_q' using process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1286'.
  created $adff cell `$procdff$9865' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.\wdata_a_q' using process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:55$293'.
  created $adff cell `$procdff$9866' with positive edge clock and negative level reset.
Creating register for signal `\ibex_top.\core_busy_q' using process `\ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:203$215'.
  created $adff cell `$procdff$9867' with positive edge clock and negative level reset.

42.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

42.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:0$1864'.
Removing empty process `mult_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mult_block.v:0$1847'.
Removing empty process `neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:0$1820'.
Found and cleaned up 5 empty switches in `\neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
Removing empty process `neur_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:38$1783'.
Removing empty process `mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:0$1730'.
Found and cleaned up 3 empty switches in `\mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
Removing empty process `mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:88$1714'.
Removing empty process `mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:87$1713'.
Removing empty process `mul_add_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:66$1711'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1671'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1666'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1666'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1661'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1661'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1656'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1656'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1651'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1651'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1647'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1647'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1643'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1643'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1639'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1639'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1635'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1635'.
Found and cleaned up 17 empty switches in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:120$1618'.
Found and cleaned up 2 empty switches in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:92$1614'.
Found and cleaned up 1 empty switch in `\neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
Removing empty process `neur_out_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:82$1559'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1541'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1541'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1540'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1540'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1539'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:150$1539'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:98$1511'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:98$1511'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:131$1509'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:69$1490'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1458'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1455'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1454'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1453'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1452'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1451'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1450'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1449'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1448'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1447'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1446'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1445'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1444'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1443'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1442'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1441'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:914$1440'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:1051$1431'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:954$1428'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:932$1427'.
Found and cleaned up 1 empty switch in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:926$1425'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:926$1425'.
Found and cleaned up 1 empty switch in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:583$1412'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:583$1412'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:576$1409'.
Found and cleaned up 12 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:436$1353'.
Found and cleaned up 6 empty switches in `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
Removing empty process `$paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:300$1314'.
Found and cleaned up 1 empty switch in `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1284'.
Removing empty process `$paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1284'.
Found and cleaned up 1 empty switch in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1282'.
Removing empty process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1282'.
Found and cleaned up 1 empty switch in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1280'.
Removing empty process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1280'.
Found and cleaned up 1 empty switch in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1278'.
Removing empty process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1278'.
Found and cleaned up 1 empty switch in `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1276'.
Removing empty process `$paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1276'.
Found and cleaned up 1 empty switch in `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1274'.
Removing empty process `$paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1274'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1272'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1270'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1270'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:43$1267'.
Found and cleaned up 3 empty switches in `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1265'.
Removing empty process `$paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:27$1265'.
Found and cleaned up 1 empty switch in `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1262'.
Removing empty process `$paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1262'.
Found and cleaned up 3 empty switches in `\neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
Removing empty process `neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:116$1243'.
Removing empty process `neural_unit.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:108$1241'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:734$1234'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:731$1233'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:728$1232'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:725$1231'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:722$1230'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:719$1229'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:715$1228'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:712$1227'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:709$1226'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:705$1225'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:737$1224'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:737$1224'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:209$1223'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:209$1223'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:197$1212'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:197$1212'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:169$1206'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:152$1204'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:152$1204'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:146$1198'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:146$1198'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:144$1196'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:103$1190'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:103$1190'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:97$1185'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:97$1185'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:90$1183'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:90$1183'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:78$1181'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:78$1181'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:69$1179'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:69$1179'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:49$1178'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:298$1176'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:298$1176'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:233$1166'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:320$1137'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:311$1128'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:311$1128'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:95$1118'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:152$1113'.
Found and cleaned up 14 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:450$1100'.
Found and cleaned up 29 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:175$1084'.
Found and cleaned up 1 empty switch in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:170$1078'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:170$1078'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:230$1074'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:563$1072'.
Found and cleaned up 28 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:336$1017'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:314$1015'.
Found and cleaned up 15 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:303$1009'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:303$1009'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:19$946'.
Removing empty process `ibex_compressed_decoder.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:19$946'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:126$929'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:126$929'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:110$928'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:110$928'.
Removing empty process `$paramod\ibex_prefetch_buffer\ResetAll=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:149$926'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:439$892'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:397$891'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:402$889'.
Found and cleaned up 1 empty switch in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:211$859'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:211$859'.
Found and cleaned up 2 empty switches in `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:198$854'.
Removing empty process `$paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:198$854'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:623$837'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$835'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$835'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$833'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:423$833'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:405$831'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:405$831'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:404$830'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:401$829'.
Found and cleaned up 8 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:667$794'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:661$792'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:661$792'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:632$786'.
Found and cleaned up 4 empty switches in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:500$730'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:500$730'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:433$729'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:433$729'.
Found and cleaned up 1 empty switch in `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:356$723'.
Removing empty process `$paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:356$723'.
Removing empty process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:0$699'.
Removing empty process `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:145$692'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:335$659'.
Found and cleaned up 8 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:255$638'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:227$630'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:227$630'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:203$625'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:203$625'.
Found and cleaned up 5 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:179$620'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:179$620'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:171$619'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:171$619'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:166$617'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:166$617'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:152$614'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:147$612'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:147$612'.
Found and cleaned up 1 empty switch in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:139$611'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:139$611'.
Found and cleaned up 7 empty switches in `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:99$608'.
Removing empty process `$paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:99$608'.
Removing empty process `$paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_wb_stage.v:0$607'.
Found and cleaned up 1 empty switch in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1286'.
Removing empty process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_csr.v:19$1286'.
Found and cleaned up 1 empty switch in `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$424'.
Removing empty process `prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$424'.
Removing empty process `$paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:0$415'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$396'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$396'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$393'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:0$393'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:145$392'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$390'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$390'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$389'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$389'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$388'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$388'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$387'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$387'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$386'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$386'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$385'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$385'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$384'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$384'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$383'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$383'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$382'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$382'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$381'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$381'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$380'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$380'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$379'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$379'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$378'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$378'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$377'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$377'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$376'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$376'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$375'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$375'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$374'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$374'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$373'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$373'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$372'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$372'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$371'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$371'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$370'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$370'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$369'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$369'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$368'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$368'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$367'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$367'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$366'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$366'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$365'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$365'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$364'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$364'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$363'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$363'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$362'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$362'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$361'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$361'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$360'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:117$360'.
Found and cleaned up 32 empty switches in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:65$295'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:65$295'.
Found and cleaned up 1 empty switch in `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:55$293'.
Removing empty process `$paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:55$293'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:431$248'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:445$225'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:442$224'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:439$223'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:435$222'.
Removing empty process `ibex_top.$proc$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_top.v:203$215'.
Cleaned up 333 empty switches.

42.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_block.
Optimizing module adder_32_bits.
Optimizing module mult_block.
Optimizing module neur_decoder.
<suppressed ~32 debug messages>
Optimizing module mul_add_block.
<suppressed ~3 debug messages>
Optimizing module neur_out_unit.
<suppressed ~22 debug messages>
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Optimizing module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
<suppressed ~146 debug messages>
Optimizing module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Optimizing module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Optimizing module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Optimizing module neural_unit.
Optimizing module mult_16_bits.
<suppressed ~1 debug messages>
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
<suppressed ~31 debug messages>
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
<suppressed ~24 debug messages>
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
<suppressed ~39 debug messages>
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
<suppressed ~67 debug messages>
Optimizing module ibex_compressed_decoder.
<suppressed ~35 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Optimizing module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
<suppressed ~10 debug messages>
Optimizing module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
<suppressed ~126 debug messages>
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
<suppressed ~63 debug messages>
Optimizing module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module prim_clock_gating.
<suppressed ~7 debug messages>
Optimizing module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Optimizing module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Optimizing module $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.
<suppressed ~3 debug messages>
Optimizing module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
<suppressed ~220 debug messages>
Optimizing module ibex_top.
<suppressed ~18 debug messages>

42.4. Executing FLATTEN pass (flatten design).
Deleting now unused module add_block.
Deleting now unused module adder_32_bits.
Deleting now unused module mult_block.
Deleting now unused module neur_decoder.
Deleting now unused module mul_add_block.
Deleting now unused module neur_out_unit.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010\ResetAll=1'0.
Deleting now unused module $paramod$756398760760e8ce0bc4d6c81aa982c07525090f\ibex_cs_registers.
Deleting now unused module $paramod$e55993a14b1fbc43320d549f521b710ed37596c6\ibex_csr.
Deleting now unused module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Deleting now unused module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Deleting now unused module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Deleting now unused module $paramod$85ba01ab5a28334786aba5877c1fe04472f39fba\ibex_csr.
Deleting now unused module $paramod$34601000fe8707ce2501f5ed778e152043201712\ibex_csr.
Deleting now unused module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Deleting now unused module $paramod$c16eccae153ba9fb8fce8498c4f7e85e78010c3f\ibex_counter.
Deleting now unused module $paramod$a088b13b9337f1e1fba58a671f47d7c7701ffa49\ibex_csr.
Deleting now unused module neural_unit.
Deleting now unused module mult_16_bits.
Deleting now unused module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Deleting now unused module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0\MemECC=1'0.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module $paramod\ibex_prefetch_buffer\ResetAll=1'0.
Deleting now unused module $paramod$dd7922e5ea59ba6109714f2b3c8ca0ef95b20003\ibex_if_stage.
Deleting now unused module $paramod$72e1676d5be375332ee332291309224aa50f91d8\ibex_id_stage.
Deleting now unused module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Deleting now unused module $paramod\ibex_load_store_unit\MemECC=1'0\MemDataWidth=32'00000000000000000000000000100000.
Deleting now unused module $paramod\ibex_wb_stage\ResetAll=1'0\WritebackStage=1'0\DummyInstructions=1'0.
Deleting now unused module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Deleting now unused module prim_clock_gating.
Deleting now unused module $paramod\prim_generic_buf\Width=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\prim_generic_buf\Width=32'00000000000000000000000000100000.
Deleting now unused module $paramod$8bcb1d601af711e7d47049f4fd1b8d15dd5bebc3\ibex_core.
Deleting now unused module $paramod$9a4af57a9016dabeb631f37bf5bd26dc15047bba\ibex_register_file_latch.
<suppressed ~80 debug messages>

42.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~129 debug messages>

42.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 866 unused cells and 4245 unused wires.
<suppressed ~929 debug messages>

42.7. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [16] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [15] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [14] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [13] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [12] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [11] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [10] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [9] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [8] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [7] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [6] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [5] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [4] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [3] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [2] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [1] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [0] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [33] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [32] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [31] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [30] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [29] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [28] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [27] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [26] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [25] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [24] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [23] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [22] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [21] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [20] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [19] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [18] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [17] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [50] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [49] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [48] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [47] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [46] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [45] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [44] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [43] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [42] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [41] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [40] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [39] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [38] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [37] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [36] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [35] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [34] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [67] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [66] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [65] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [64] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [63] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [62] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [61] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [60] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [59] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [58] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [57] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [56] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [55] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [54] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [53] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [52] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_a_vals [51] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [16] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [15] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [14] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [13] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [12] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [11] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [10] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [9] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [8] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [7] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [6] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [5] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [4] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [3] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [2] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [1] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [0] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [33] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [32] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [31] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [30] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [29] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [28] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [27] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [26] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [25] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [24] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [23] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [22] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [21] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [20] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [19] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [18] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [17] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [50] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [49] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [48] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [47] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [46] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [45] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [44] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [43] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [42] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [41] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [40] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [39] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [38] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [37] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [36] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [35] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [34] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [67] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [66] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [65] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [64] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [63] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [62] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [61] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [60] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [59] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [58] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [57] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [56] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [55] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [54] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [53] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [52] is used but has no driver.
Warning: Wire ibex_top.\u_ibex_core.ex_block_i.ib_w_vals [51] is used but has no driver.
Found and reported 136 problems.

42.8. Executing OPT pass (performing simple optimizations).

42.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~17 debug messages>

42.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~8778 debug messages>
Removed a total of 2926 cells.

42.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1697: \u_ibex_core.ex_block_i.nnu.out_reg [127:96] -> { 1'0 \u_ibex_core.ex_block_i.nnu.out_reg [126:96] }
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1699: \u_ibex_core.ex_block_i.nnu.out_reg [95:64] -> { 1'0 \u_ibex_core.ex_block_i.nnu.out_reg [94:64] }
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1701: \u_ibex_core.ex_block_i.nnu.out_reg [63:32] -> { 1'0 \u_ibex_core.ex_block_i.nnu.out_reg [62:32] }
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1703: \u_ibex_core.ex_block_i.nnu.out_reg [31:0] -> { 1'0 \u_ibex_core.ex_block_i.nnu.out_reg [30:0] }
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\id_stage_i.$procmux$8086: \u_ibex_core.id_stage_i.id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_ibex_core.\id_stage_i.$procmux$8241: \u_ibex_core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port B of cell $flatten\u_ibex_core.\id_stage_i.$procmux$8185: \u_ibex_core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6671: \u_ibex_core.id_stage_i.controller_i.nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3767.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4701.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4707.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4713.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4719.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4726.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4742.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2870.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2872.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2874.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2900.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4779.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4787.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4799.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4811.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2902.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4823.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2915.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2935.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2955.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2968.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2981.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2994.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3014.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3027.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3040.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3053.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3066.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1881.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3079.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3098.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1891.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3111.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3124.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1901.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3138.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3140.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1911.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3153.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3174.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3176.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3236.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3287.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3293.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3300.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$4168.
    dead port 1/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2084.
    dead port 3/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2084.
    dead port 1/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2089.
    dead port 3/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2089.
    dead port 1/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2094.
    dead port 3/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2094.
    dead port 1/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2099.
    dead port 3/5 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2099.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2108.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2111.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2117.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2123.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2126.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2132.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2138.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2141.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2147.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2153.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2156.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2162.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2169.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2171.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2177.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2184.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2186.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2192.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2199.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2201.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2207.
    dead port 1/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2214.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2216.
    dead port 2/2 on $mux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2222.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3308.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3317.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3327.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8088.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8090.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8096.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8098.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8104.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8106.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8112.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8114.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8120.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8122.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8128.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8130.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8136.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8138.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8149.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8151.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8153.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8155.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8157.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8168.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8170.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8172.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8174.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8176.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8187.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8189.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8191.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8193.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8195.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8207.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8209.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8211.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8213.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8225.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8227.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8229.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8231.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8243.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8245.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8247.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8249.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8259.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8261.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8263.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8280.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8282.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8299.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8301.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8318.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8320.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8336.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8338.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8353.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8355.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8369.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8371.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8384.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8386.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8402.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8404.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8419.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8421.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8444.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8450.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3338.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8456.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8462.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8468.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3350.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8474.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8480.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8486.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3363.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8492.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8501.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8536.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8539.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8545.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.$procmux$8551.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3376.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6420.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6423.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6426.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6429.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6432.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6438.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6441.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6444.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6447.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6453.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6456.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6459.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6462.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6468.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6471.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6474.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6480.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6483.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6486.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6492.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6495.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6498.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6504.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6507.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6513.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6516.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6522.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6525.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6531.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6534.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6540.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6546.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6552.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6558.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6564.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6591.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6598.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6601.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6604.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6606.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3390.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6613.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6616.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6618.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6625.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6628.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6630.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6637.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6640.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6642.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3405.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6649.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6652.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6654.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6661.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6664.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6666.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6673.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6676.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6678.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3421.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6685.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6687.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6694.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6696.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6703.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6705.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3438.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6712.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6714.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6721.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6723.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6730.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6732.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3456.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6739.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6741.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6751.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6753.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6755.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6757.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6759.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6761.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6771.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6773.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6775.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6777.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6779.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6781.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3475.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6791.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6793.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6795.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6797.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6799.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6801.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6831.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6833.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6835.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6837.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6839.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6841.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6851.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6853.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6855.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6857.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6859.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6861.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6878.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6880.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6897.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6899.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6914.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6916.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6931.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6933.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6948.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6950.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6982.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6984.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6996.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7002.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7008.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7014.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7026.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7032.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7038.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7044.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7050.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7056.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7062.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7068.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7075.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7089.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7100.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7103.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7106.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7108.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7110.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7121.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7124.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7126.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7128.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7139.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7141.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7143.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7183.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7185.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7187.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7197.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7199.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7209.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7211.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7221.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7223.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7274.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7283.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7292.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7301.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7310.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7319.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7331.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7333.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7335.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7347.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7349.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7351.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7362.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7364.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7375.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7377.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7387.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7397.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7407.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7437.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7448.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7450.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7460.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7470.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7481.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7492.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7503.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7514.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7525.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7537.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7549.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$3893.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4921.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4923.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4928.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4934.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4939.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4945.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4950.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4952.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4957.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4959.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4964.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4966.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4971.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4973.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4980.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4988.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4996.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5003.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5028.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5030.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5042.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5044.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5060.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5062.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5070.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5078.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5086.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5096.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5098.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5100.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5109.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5111.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5117.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5119.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5126.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5128.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5143.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5156.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5169.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5181.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5183.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5195.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5197.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5209.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5211.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5223.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5225.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5239.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5253.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5267.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5281.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5300.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5314.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5329.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5343.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5358.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5373.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5389.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5404.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5419.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5509.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5511.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5520.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5522.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5538.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5540.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5551.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5553.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5564.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5566.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5573.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5575.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5583.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5585.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5594.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5596.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5606.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5608.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5614.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5620.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5626.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5632.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5638.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5644.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$4302.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5650.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5662.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5674.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5680.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5698.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5700.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5707.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5715.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5722.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5729.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5753.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5755.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5768.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5770.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5785.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5787.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5795.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5803.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5811.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5820.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5823.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5825.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5827.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5837.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5840.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5842.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5844.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5852.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5855.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5857.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5859.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5868.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5871.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5873.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5875.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$4348.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5884.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5887.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5889.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5891.
    dead port 1/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5904.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5906.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5908.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5917.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5919.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5930.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5932.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5934.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5945.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5947.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5949.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5961.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5963.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5973.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5986.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5988.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6002.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6016.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6031.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6046.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6059.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6073.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6088.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6103.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6118.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6134.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6150.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6169.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6188.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6205.
    dead port 2/2 on $mux $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6223.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_if_stage.v:246$865.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7758.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7761.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7763.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7765.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7774.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7776.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7778.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7788.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7790.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7792.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7794.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7803.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7805.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7807.
    dead port 1/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7816.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7818.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7820.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7828.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7830.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7838.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7840.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7849.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7851.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7861.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7863.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7872.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7881.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7892.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7894.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7896.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7907.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7909.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7911.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7921.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7923.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2319.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7925.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2321.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2323.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2329.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7934.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2331.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7936.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2333.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2339.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2341.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2343.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7945.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7947.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2349.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7956.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2351.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7958.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7967.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7969.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2353.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2359.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2361.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2363.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7980.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2369.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2371.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2373.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7991.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$8002.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$8004.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2404.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2406.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2409.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2411.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$8014.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2420.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2423.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2425.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2434.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2437.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2439.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$8024.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2449.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2451.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2454.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2456.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2465.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2468.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2470.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2479.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2481.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2490.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2492.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2501.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2503.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2512.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2514.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2523.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2525.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2534.
    dead port 2/2 on $mux $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$2288.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2536.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2545.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2547.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8568.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8574.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2556.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8580.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8586.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2558.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8592.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8599.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8606.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2567.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8613.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2570.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8620.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2572.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8629.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8631.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8640.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8642.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8650.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2581.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8658.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2583.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8666.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8674.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8682.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2592.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8690.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2594.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8699.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8708.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8717.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2603.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8726.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2605.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8737.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8739.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8750.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8752.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2614.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8763.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8765.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2616.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8776.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8778.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8788.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2625.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8798.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2627.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8808.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8818.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2635.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8848.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8858.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2643.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8868.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2651.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2659.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2667.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2675.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2683.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2691.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2699.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2707.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2715.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2723.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2731.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2739.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2747.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2755.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2763.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8944.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8950.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8957.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8965.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8975.
    dead port 2/2 on $mux $flatten\u_ibex_core.\cs_registers_i.$procmux$2775.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8981.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8988.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8996.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9030.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9039.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9041.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9047.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procmux$4561.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9057.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9059.
    dead port 1/2 on $mux $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procmux$4576.
    dead port 1/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9069.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9071.
    dead port 2/2 on $mux $flatten\u_ibex_core.\load_store_unit_i.$procmux$9078.
Removed 695 multiplexer ports.
<suppressed ~325 debug messages>

42.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.$procmux$8447: $auto$opt_reduce.cc:134:opt_pmux$9871
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4687: { $auto$opt_reduce.cc:134:opt_pmux$9873 $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4689_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4688_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4180: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4623: { $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4633_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4632_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4631_CTRL $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4089: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4733: { $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4690_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4689_CMP $auto$opt_reduce.cc:134:opt_pmux$9875 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4744: { $auto$opt_reduce.cc:134:opt_pmux$9879 $auto$opt_reduce.cc:134:opt_pmux$9877 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4749: { $auto$opt_reduce.cc:134:opt_pmux$9883 $auto$opt_reduce.cc:134:opt_pmux$9881 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4754: { $auto$opt_reduce.cc:134:opt_pmux$9887 $auto$opt_reduce.cc:134:opt_pmux$9885 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4759: { $auto$opt_reduce.cc:134:opt_pmux$9891 $auto$opt_reduce.cc:134:opt_pmux$9889 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4764: $auto$opt_reduce.cc:134:opt_pmux$9893
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3771: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3681_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3316_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3286_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4769: { $auto$opt_reduce.cc:134:opt_pmux$9895 $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4689_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4688_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4830: $auto$opt_reduce.cc:134:opt_pmux$9897
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4836: { $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4832_CMP $auto$opt_reduce.cc:134:opt_pmux$9899 $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4780_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4846: $auto$opt_reduce.cc:134:opt_pmux$9901
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3570: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7552: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7562_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7561_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7560_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7538_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7482_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7336_CMP $auto$opt_reduce.cc:134:opt_pmux$9903 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7564: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7336_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7111_CMP $auto$opt_reduce.cc:134:opt_pmux$9905 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7573: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7336_CMP $auto$opt_reduce.cc:134:opt_pmux$9907 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7580: $auto$opt_reduce.cc:134:opt_pmux$9909
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7608: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7482_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7336_CMP $auto$opt_reduce.cc:134:opt_pmux$9911 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3905: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7615: { $auto$opt_reduce.cc:134:opt_pmux$9913 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7631: { $auto$opt_reduce.cc:134:opt_pmux$9915 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7662: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7692: { $auto$opt_reduce.cc:134:opt_pmux$9917 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4227: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4993: $auto$opt_reduce.cc:134:opt_pmux$9919
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5009: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5025_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5024_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5023_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5022_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5021_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5020_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5019_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5018_CMP $auto$opt_reduce.cc:134:opt_pmux$9921 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5036: $auto$opt_reduce.cc:134:opt_pmux$9923
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5054: $auto$opt_reduce.cc:134:opt_pmux$9925
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3606: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3286_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5422: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5184_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5157_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5031_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5431: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5315_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5184_CMP $auto$opt_reduce.cc:134:opt_pmux$9929 $auto$opt_reduce.cc:134:opt_pmux$9927 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4953_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4924_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5444: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5184_CMP $auto$opt_reduce.cc:134:opt_pmux$9931 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5101_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5031_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4953_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5456: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5374_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5315_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5184_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5157_CMP $auto$opt_reduce.cc:134:opt_pmux$9933 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4953_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5515: $auto$opt_reduce.cc:134:opt_pmux$9935
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3952: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5558: $auto$opt_reduce.cc:134:opt_pmux$9937
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4315: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3766_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3764_CMP $auto$opt_reduce.cc:134:opt_pmux$9939 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5712: $auto$opt_reduce.cc:134:opt_pmux$9941
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5742: $auto$opt_reduce.cc:134:opt_pmux$9943
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5762: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5748_CMP $auto$opt_reduce.cc:134:opt_pmux$9945 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5776: { $auto$opt_reduce.cc:134:opt_pmux$9951 $auto$opt_reduce.cc:134:opt_pmux$9949 $auto$opt_reduce.cc:134:opt_pmux$9947 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5898: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5902_CTRL
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5957: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5902_CMP [0] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5931_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3646: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3681_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3286_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6012: { $auto$opt_reduce.cc:134:opt_pmux$9953 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5506_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4360: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6042: $auto$opt_reduce.cc:134:opt_pmux$9955
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6165: $auto$opt_reduce.cc:134:opt_pmux$9957
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1913: { $auto$opt_reduce.cc:134:opt_pmux$9959 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6226: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6170_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6089_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6074_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6032_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5989_CMP $auto$opt_reduce.cc:134:opt_pmux$9961 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5828_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5756_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5701_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5512_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6282: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6135_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6089_CMP $auto$opt_reduce.cc:134:opt_pmux$9963 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5512_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3998: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6326: { $auto$opt_reduce.cc:134:opt_pmux$9965 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5701_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6410: $auto$opt_reduce.cc:134:opt_pmux$9967
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1933: { $auto$opt_reduce.cc:134:opt_pmux$9969 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1953: { $auto$opt_reduce.cc:134:opt_pmux$9971 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1973: { $auto$opt_reduce.cc:134:opt_pmux$9973 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7901: { $auto$opt_reduce.cc:134:opt_pmux$9975 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7887_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2305: { $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:591$1417_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:591$1416_Y $auto$opt_reduce.cc:134:opt_pmux$9977 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1993: { $auto$opt_reduce.cc:134:opt_pmux$9979 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1998: { $auto$opt_reduce.cc:134:opt_pmux$9981 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2003: { $auto$opt_reduce.cc:134:opt_pmux$9983 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4135: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3766_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3764_CMP $auto$opt_reduce.cc:134:opt_pmux$9985 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2008: { $auto$opt_reduce.cc:134:opt_pmux$9987 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4476: $auto$opt_reduce.cc:134:opt_pmux$9989
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3684: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3286_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2013: { $auto$opt_reduce.cc:134:opt_pmux$9991 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7984: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7867_CMP [1] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7764_CMP $auto$opt_reduce.cc:134:opt_pmux$9993 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2018: { $auto$opt_reduce.cc:134:opt_pmux$9995 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$8009: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7862_CMP $auto$opt_reduce.cc:134:opt_pmux$9997 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$8010_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2023: { $auto$opt_reduce.cc:134:opt_pmux$9999 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2028: { $auto$opt_reduce.cc:134:opt_pmux$10001 $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1915_CMP \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.mode_3 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4045: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3819: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3768_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4091_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$4090_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8923: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:349$664_Y $auto$opt_reduce.cc:134:opt_pmux$10003 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8933: { $flatten\u_ibex_core.\load_store_unit_i.$procmux$8600_CMP $auto$opt_reduce.cc:134:opt_pmux$10005 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4540: $auto$opt_reduce.cc:134:opt_pmux$10007
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3734: $auto$opt_reduce.cc:134:opt_pmux$10009
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9942: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5743_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5744_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5745_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5746_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5747_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5748_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5749_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5750_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5751_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9988: { $flatten\u_ibex_core.\cs_registers_i.$procmux$4525_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4523_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4521_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4519_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4518_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4515_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$4477_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3681_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3316_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3286_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1351_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1350_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1349_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1348_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1347_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1346_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1345_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1344_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1343_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1342_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1341_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1340_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1339_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1338_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1337_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1336_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1335_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1334_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1333_Y $flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1332_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$9992: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7850_CMP $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7862_CMP $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7867_CMP [3:2] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7867_CMP [0] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7868_CMP }
  Optimizing cells in module \ibex_top.
Performed a total of 89 changes.

42.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~243 debug messages>
Removed a total of 81 cells.

42.8.6. Executing OPT_DFF pass (perform DFF optimizations).

42.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 41 unused cells and 2343 unused wires.
<suppressed ~78 debug messages>

42.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~5 debug messages>

42.8.9. Rerunning OPT passes. (Maybe there is more to do..)

42.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~344 debug messages>

42.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4733: { $auto$opt_reduce.cc:134:opt_pmux$10011 $auto$opt_reduce.cc:134:opt_pmux$9875 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5431: { $auto$opt_reduce.cc:134:opt_pmux$10013 $auto$opt_reduce.cc:134:opt_pmux$9929 $auto$opt_reduce.cc:134:opt_pmux$9927 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4953_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4924_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6282: { $auto$opt_reduce.cc:134:opt_pmux$10015 $auto$opt_reduce.cc:134:opt_pmux$9963 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5512_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6346: $auto$opt_reduce.cc:134:opt_pmux$10017
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6364: { $auto$opt_reduce.cc:134:opt_pmux$10019 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5701_CMP }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8896: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:349$664_Y $auto$opt_reduce.cc:134:opt_pmux$10021 }
  Optimizing cells in module \ibex_top.
Performed a total of 6 changes.

42.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

42.8.13. Executing OPT_DFF pass (perform DFF optimizations).

42.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

42.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.8.16. Rerunning OPT passes. (Maybe there is more to do..)

42.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~344 debug messages>

42.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

42.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

42.8.20. Executing OPT_DFF pass (perform DFF optimizations).

42.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

42.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.8.23. Finished OPT passes. (There is nothing left to do.)

42.9. Executing FSM pass (extract and optimize FSM).

42.9.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ibex_top.core_busy_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q.
Not marking ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Not marking ibex_top.u_ibex_core.id_stage_i.controller_i.debug_cause_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_top.u_ibex_core.load_store_unit_i.data_type_q.
Not marking ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.

42.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procdff$9812
  root of input selection tree: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.mult_en_internal
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4688_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4689_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4690_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4691_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:259$1168_Y
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4691_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4690_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4689_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4688_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.mult_en_internal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:259$1168_Y }
  ctrl outputs: { $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4688_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4689_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4690_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4691_CMP }
  transition:       2'00 2'0- ->       2'00 6'000001
  transition:       2'00 2'1- ->       2'01 6'010001
  transition:       2'10 2'0- ->       2'10 6'100100
  transition:       2'10 2'10 ->       2'11 6'110100
  transition:       2'10 2'11 ->       2'00 6'000100
  transition:       2'01 2'0- ->       2'01 6'010010
  transition:       2'01 2'1- ->       2'10 6'100010
  transition:       2'11 2'0- ->       2'11 6'111000
  transition:       2'11 2'1- ->       2'00 6'001000
Extracting FSM `\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procdff$9817
  root of input selection tree: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.div_en_internal
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4780_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4788_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4839_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4831_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4832_CMP
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4800_CMP
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:366$1153_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'010
  found ctrl input: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:336$1142_Y
  found state code: 3'001
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4880_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4839_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4832_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4831_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4800_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4788_CMP
  found ctrl output: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4780_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.div_en_internal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:336$1142_Y $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:366$1153_Y }
  ctrl outputs: { $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4780_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4788_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4800_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4831_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4832_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4839_CMP $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4880_CMP }
  transition:      3'000 3'0-- ->      3'000 10'0000010000
  transition:      3'000 3'10- ->      3'001 10'0010010000
  transition:      3'000 3'11- ->      3'110 10'1100010000
  transition:      3'100 3'0-- ->      3'100 10'1000100000
  transition:      3'100 3'1-- ->      3'101 10'1010100000
  transition:      3'010 3'0-- ->      3'010 10'0100001000
  transition:      3'010 3'1-- ->      3'011 10'0110001000
  transition:      3'110 3'0-- ->      3'110 10'1100000001
  transition:      3'110 3'1-- ->      3'000 10'0000000001
  transition:      3'001 3'0-- ->      3'001 10'0010000100
  transition:      3'001 3'1-- ->      3'010 10'0100000100
  transition:      3'101 3'0-- ->      3'101 10'1011000000
  transition:      3'101 3'1-- ->      3'110 10'1101000000
  transition:      3'011 3'0-- ->      3'011 10'0110000010
  transition:      3'011 3'1-0 ->      3'011 10'0110000010
  transition:      3'011 3'1-1 ->      3'100 10'1000000010
Extracting FSM `\u_ibex_core.load_store_unit_i.data_type_q' from module `\ibex_top'.
  found $adff cell for state register: $flatten\u_ibex_core.\load_store_unit_i.$procdff$9861
  root of input selection tree: $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.load_store_unit_i.ctrl_update
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$10017
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5507_CMP
  found ctrl input: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6001_CMP
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8938_CMP [0]
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8938_CMP [1]
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8939_CMP
  found ctrl output: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8940_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$10017 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5507_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6001_CMP \u_ibex_core.load_store_unit_i.ctrl_update }
  ctrl outputs: { $flatten\u_ibex_core.\load_store_unit_i.$procmux$8940_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8939_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8938_CMP $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'0--1 ->       2'00 6'100000
  transition:       2'00 4'1001 ->       2'00 6'100000
  transition:       2'00 4'1-11 ->       2'10 6'100010
  transition:       2'00 4'11-1 ->       2'01 6'100001
  transition:       2'10 4'---0 ->       2'10 6'000110
  transition:       2'10 4'0--1 ->       2'00 6'000100
  transition:       2'10 4'1001 ->       2'00 6'000100
  transition:       2'10 4'1-11 ->       2'10 6'000110
  transition:       2'10 4'11-1 ->       2'01 6'000101
  transition:       2'01 4'---0 ->       2'01 6'010001
  transition:       2'01 4'0--1 ->       2'00 6'010000
  transition:       2'01 4'1001 ->       2'00 6'010000
  transition:       2'01 4'1-11 ->       2'10 6'010010
  transition:       2'01 4'11-1 ->       2'01 6'010001

42.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$10037' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q$10028' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$10022' from module `\ibex_top'.

42.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 26 unused cells and 26 unused wires.
<suppressed ~29 debug messages>

42.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$10022' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q$10028' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [1].
  Removing unused output signal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$10037' from module `\ibex_top'.
  Removing unused output signal $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] [0].
  Removing unused output signal $flatten\u_ibex_core.\load_store_unit_i.$0\data_type_q[1:0] [1].

42.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$10022' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q$10028' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$10037' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

42.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$10022' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$10022 (\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:259$1168_Y
    1: \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.mult_en_internal

  Output signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4691_CMP
    1: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4690_CMP
    2: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4689_CMP
    3: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4688_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0001
      1:     0 2'1-   ->     2 4'0001
      2:     1 2'11   ->     0 4'0100
      3:     1 2'0-   ->     1 4'0100
      4:     1 2'10   ->     3 4'0100
      5:     2 2'1-   ->     1 4'0010
      6:     2 2'0-   ->     2 4'0010
      7:     3 2'1-   ->     0 4'1000
      8:     3 2'0-   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q$10028' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q$10028 (\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q):

  Number of input signals:    3
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:366$1153_Y
    1: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:336$1142_Y
    2: \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.div_en_internal

  Output signals:
    0: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4880_CMP
    1: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4839_CMP
    2: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4832_CMP
    3: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4831_CMP
    4: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4800_CMP
    5: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4788_CMP
    6: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4780_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 7'0010000
      1:     0 3'11-   ->     3 7'0010000
      2:     0 3'10-   ->     4 7'0010000
      3:     1 3'0--   ->     1 7'0100000
      4:     1 3'1--   ->     5 7'0100000
      5:     2 3'0--   ->     2 7'0001000
      6:     2 3'1--   ->     6 7'0001000
      7:     3 3'1--   ->     0 7'0000001
      8:     3 3'0--   ->     3 7'0000001
      9:     4 3'1--   ->     2 7'0000100
     10:     4 3'0--   ->     4 7'0000100
     11:     5 3'1--   ->     3 7'1000000
     12:     5 3'0--   ->     5 7'1000000
     13:     6 3'1-1   ->     1 7'0000010
     14:     6 3'1-0   ->     6 7'0000010
     15:     6 3'0--   ->     6 7'0000010

-------------------------------------

FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$10037' from module `ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.load_store_unit_i.data_type_q$10037 (\u_ibex_core.load_store_unit_i.data_type_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \u_ibex_core.load_store_unit_i.ctrl_update
    1: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$6001_CMP
    2: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5507_CMP
    3: $auto$opt_reduce.cc:134:opt_pmux$10017

  Output signals:
    0: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8938_CMP [0]
    1: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8938_CMP [1]
    2: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8939_CMP
    3: $flatten\u_ibex_core.\load_store_unit_i.$procmux$8940_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'1001   ->     0 4'1000
      2:     0 4'0--1   ->     0 4'1000
      3:     0 4'1-11   ->     1 4'1000
      4:     0 4'11-1   ->     2 4'1000
      5:     1 4'1001   ->     0 4'0001
      6:     1 4'0--1   ->     0 4'0001
      7:     1 4'---0   ->     1 4'0001
      8:     1 4'1-11   ->     1 4'0001
      9:     1 4'11-1   ->     2 4'0001
     10:     2 4'1001   ->     0 4'0100
     11:     2 4'0--1   ->     0 4'0100
     12:     2 4'1-11   ->     1 4'0100
     13:     2 4'---0   ->     2 4'0100
     14:     2 4'11-1   ->     2 4'0100

-------------------------------------

42.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$10022' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q$10028' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$10037' from module `\ibex_top'.

42.10. Executing OPT pass (performing simple optimizations).

42.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~23 debug messages>

42.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

42.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~341 debug messages>

42.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

42.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

42.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9864 ($adff) from module ibex_top (D = \data_rdata_i [31:8], Q = \u_ibex_core.load_store_unit_i.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9863 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_we_i, Q = \u_ibex_core.load_store_unit_i.data_we_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9862 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_sign_ext_i, Q = \u_ibex_core.load_store_unit_i.data_sign_ext_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9860 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.alu_adder_result_ext [2:1], Q = \u_ibex_core.load_store_unit_i.rdata_offset_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9859 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.addr_last_d, Q = \u_ibex_core.load_store_unit_i.addr_last_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9858 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.ls_fsm_ns, Q = \u_ibex_core.load_store_unit_i.ls_fsm_cs).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9857 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.lsu_err_d, Q = \u_ibex_core.load_store_unit_i.lsu_err_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9856 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.pmp_err_d, Q = \u_ibex_core.load_store_unit_i.pmp_err_q).
Adding EN signal on $flatten\u_ibex_core.\load_store_unit_i.$procdff$9855 ($adff) from module ibex_top (D = \u_ibex_core.load_store_unit_i.handle_misaligned_d, Q = \u_ibex_core.load_store_unit_i.handle_misaligned_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9779 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9778 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9777 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9776 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [63:32], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9775 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9774 ($dff) from module ibex_top (D = \instr_rdata_i, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$9773 ($dff) from module ibex_top (D = \instr_err_i, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$9829 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:2], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:2]).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$9829 ($dff) from module ibex_top (D = $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$920_Y [1:0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1:0]).
Adding SRST signal on $auto$ff.cc:266:slice$10250 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0], rval = 1'0).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$9828 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d, Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9841 ($dff) from module ibex_top (D = { \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Q = \u_ibex_core.if_stage_i.pc_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9840 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.illegal_c_insn, Q = \u_ibex_core.if_stage_i.illegal_c_insn_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9839 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_err_plus2, Q = \u_ibex_core.if_stage_i.instr_fetch_err_plus2_o).
Adding SRST signal on $auto$ff.cc:266:slice$10260 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2, Q = \u_ibex_core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9838 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_err, Q = \u_ibex_core.if_stage_i.instr_fetch_err_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9837 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_is_compressed, Q = \u_ibex_core.if_stage_i.instr_is_compressed_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9836 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [15:0], Q = \u_ibex_core.if_stage_i.instr_rdata_c_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9835 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_decompressed, Q = \u_ibex_core.if_stage_i.instr_rdata_alu_id_o).
Adding EN signal on $flatten\u_ibex_core.\if_stage_i.$procdff$9834 ($dff) from module ibex_top (D = \u_ibex_core.if_stage_i.instr_decompressed, Q = \u_ibex_core.if_stage_i.instr_rdata_id_o).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$9820 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.debug_mode_d, Q = \u_ibex_core.id_stage_i.controller_i.debug_mode_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$9819 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.nmi_mode_d, Q = \u_ibex_core.id_stage_i.controller_i.nmi_mode_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.\controller_i.$procdff$9818 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns, Q = \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9847 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.id_fsm_d, Q = \u_ibex_core.id_stage_i.id_fsm_q).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9846 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [67:34], Q = \u_ibex_core.id_stage_i.imd_val_q [67:34]).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9845 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [33:32], Q = \u_ibex_core.id_stage_i.imd_val_q [33:32]).
Adding EN signal on $flatten\u_ibex_core.\id_stage_i.$procdff$9845 ($adff) from module ibex_top (D = \u_ibex_core.id_stage_i.imd_val_d_ex_i [31:0], Q = \u_ibex_core.id_stage_i.imd_val_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procdff$9771 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:88$1582_Y [0], Q = \u_ibex_core.ex_block_i.nnu.neur_output.iter).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procdff$9770 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$or$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1613_Y, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procdff$9763 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$0\counter[2:0], Q = \u_ibex_core.ex_block_i.nnu.neur_output.counter).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$procdff$9728 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.MAB.add_results [31:0], Q = \u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[3]).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$procdff$9727 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$0\add_res_reg[2][31:0], Q = \u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[2]).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$procdff$9726 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.MAB.add_results [31:0], Q = \u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[1]).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$procdff$9725 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$0\add_res_reg[0][31:0], Q = \u_ibex_core.ex_block_i.nnu.MAB.add_res_reg[0]).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9799 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.input_val, Q = \u_ibex_core.ex_block_i.nnu.input_reg).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9798 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.weights, Q = \u_ibex_core.ex_block_i.nnu.weight_reg).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9797 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.bias_shift_mode [2:0], Q = \u_ibex_core.ex_block_i.nnu.mode_reg).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9796 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.$0\iteration[1:0], Q = \u_ibex_core.ex_block_i.nnu.iteration).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\nnu.$procdff$9794 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\nnu.$0\out_reg[127:0], Q = \u_ibex_core.ex_block_i.nnu.out_reg).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procdff$9816 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.alu_i.is_equal, Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.div_by_zero_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procdff$9815 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.div_counter_d, Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.div_counter_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procdff$9814 ($adff) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.op_quotient_d, Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.op_quotient_q).
Adding EN signal on $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procdff$9813 ($adff) from module ibex_top (D = $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:349$1148_Y, Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.op_numerator_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mtvec_csr.$procdff$9784 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mtval_csr.$procdff$9787 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mtval_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mtval_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$procdff$9865 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mstatus_csr.wr_data_i [5:1], Q = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [5:1]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstatus_csr.$procdff$9865 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int [21], Q = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_epc_csr.$procdff$9787 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q, Q = \u_ibex_core.cs_registers_i.u_mstack_epc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_csr.$procdff$9786 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mstatus_csr.rdata_q [4:2], Q = \u_ibex_core.cs_registers_i.u_mstack_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mstack_cause_csr.$procdff$9788 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q, Q = \u_ibex_core.cs_registers_i.u_mstack_cause_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mscratch_csr.$procdff$9787 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_mscratch_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mie_csr.$procdff$9783 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.csr_wdata_int [3] \u_ibex_core.cs_registers_i.csr_wdata_int [7] \u_ibex_core.cs_registers_i.csr_wdata_int [11] \u_ibex_core.cs_registers_i.csr_wdata_int [30:16] }, Q = \u_ibex_core.cs_registers_i.u_mie_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mepc_csr.$procdff$9787 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mepc_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mepc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_mcause_csr.$procdff$9788 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_mcause_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_mcause_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dscratch1_csr.$procdff$9787 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_dscratch1_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dscratch0_csr.$procdff$9787 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.csr_wdata_int, Q = \u_ibex_core.cs_registers_i.u_dscratch0_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_depc_csr.$procdff$9787 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i, Q = \u_ibex_core.cs_registers_i.u_depc_csr.rdata_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$procdff$9785 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [8:6] \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [1:0] }, Q = { \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [1:0] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_dcsr_csr.$procdff$9785 ($adff) from module ibex_top (D = { 16'0100000000000000 \u_ibex_core.cs_registers_i.csr_wdata_int [15] 1'0 \u_ibex_core.cs_registers_i.csr_wdata_int [13:12] 6'000000 \u_ibex_core.cs_registers_i.csr_wdata_int [2] }, Q = { \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [5:2] }).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$procdff$9791 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [7:6], Q = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\u_cpuctrlsts_part_csr.$procdff$9791 ($adff) from module ibex_top (D = 6'000000, Q = \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [5:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procdff$9790 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_d [63:32], Q = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$procdff$9790 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_d [31:0], Q = \u_ibex_core.cs_registers_i.minstret_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procdff$9789 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d [63:32], Q = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$procdff$9789 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_d [31:0], Q = \u_ibex_core.cs_registers_i.mcycle_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.$procdff$9782 ($adff) from module ibex_top (D = \u_ibex_core.cs_registers_i.priv_lvl_d, Q = \u_ibex_core.cs_registers_i.priv_lvl_q).
Adding EN signal on $flatten\u_ibex_core.\cs_registers_i.$procdff$9781 ($adff) from module ibex_top (D = { \u_ibex_core.cs_registers_i.csr_wdata_int [2] 1'0 \u_ibex_core.cs_registers_i.csr_wdata_int [0] }, Q = \u_ibex_core.cs_registers_i.mcountinhibit_q).
Adding EN signal on $flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procdff$9866 ($adff) from module ibex_top (D = \genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_i, Q = \genblk3.genblk1.gen_regfile_latch.register_file_i.wdata_a_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10403 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10369 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10369 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10369 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10369 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10369 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10369 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$10365 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10258 ($dffe) from module ibex_top.

42.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 59 unused cells and 104 unused wires.
<suppressed ~67 debug messages>

42.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~27 debug messages>

42.10.9. Rerunning OPT passes. (Maybe there is more to do..)

42.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~318 debug messages>

42.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3570: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3684: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3771: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3681_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3316_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3905: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3998: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4089: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4180: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $auto$opt_reduce.cc:134:opt_pmux$10409 $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4227: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4360: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
  Optimizing cells in module \ibex_top.
Performed a total of 9 changes.

42.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~159 debug messages>
Removed a total of 53 cells.

42.10.13. Executing OPT_DFF pass (perform DFF optimizations).

42.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

42.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.10.16. Rerunning OPT passes. (Maybe there is more to do..)

42.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~318 debug messages>

42.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

42.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

42.10.20. Executing OPT_DFF pass (perform DFF optimizations).

42.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

42.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.10.23. Finished OPT passes. (There is nothing left to do.)

42.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$mem.cc:319:emit$1868 ($flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1866).
Removed top 27 address bits (of 32) from memory init port ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$mem.cc:319:emit$1872 ($flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$proc_rom.cc:150:do_switch$1870).
Removed top 3 bits (of 4) from FF cell ibex_top.$procdff$9867 ($adff).
Removed top 3 bits (of 4) from port Y of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_buf.v:10$423 ($not).
Removed top 3 bits (of 4) from port A of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_buf.v:10$423 ($not).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$fsm_map.cc:77:implement_pattern_cache$10173 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10204 ($ne).
Removed top 3 bits (of 4) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10271 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10284 ($ne).
Removed top 2 bits (of 3) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10286 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10293 ($ne).
Removed top 3 bits (of 4) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10295 ($ne).
Removed top 5 bits (of 7) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10305 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10311 ($ne).
Removed top 1 bits (of 2) from port B of cell ibex_top.$auto$opt_dff.cc:195:make_patterns_logic$10388 ($ne).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1332 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1333 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1334 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1335 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1336 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1337 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1338 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1339 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1340 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1341 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1342 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1343 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1344 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1345 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1346 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1347 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1348 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1349 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1350 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:428$1351 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1391 ($neg).
Converting cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1391 ($neg) from signed to unsigned.
Removed top 1 bits (of 6) from port A of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1391 ($neg).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:591$1418 ($eq).
Removed top 63 bits (of 64) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1269 ($add).
Removed top 63 bits (of 64) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1264 ($add).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4518_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4518_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4515_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4519_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2914_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2934_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3286_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3316_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3326_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3337_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3349_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3404_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3420_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3437_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3455_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3474_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3508 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3511 ($mux).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3529 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP2 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP3 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP4 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP5 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP6 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP7 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP8 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP9 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP10 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP11 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP12 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP13 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP14 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP15 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP16 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP17 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP18 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP19 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP20 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP21 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP22 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP23 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP24 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP25 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP26 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP27 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3573_CMP28 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3751_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3752_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3753_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3754_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3755_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3756_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3757_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3758_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3759_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3760_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3761_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3762_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3763_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3764_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3765_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$4477_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:165$616 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:254$634 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:280$640 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:283$641 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:302$646 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8600_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8632_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8700_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8735 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$8958_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$procmux$9023_CMP0 ($eq).
Removed top 2 bits (of 34) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_ex_block.v:105$688 ($mux).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:88$1582 ($add).
Removed top 31 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:88$1582 ($add).
Removed top 30 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1584 ($sub).
Removed top 30 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1584 ($sub).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1584 ($sub).
Converting cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1588 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1588 ($neg).
Removed top 96 bits (of 128) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1590 ($add).
Removed top 96 bits (of 128) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1590 ($add).
Removed top 30 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1600 ($sub).
Removed top 5 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1600 ($sub).
Removed top 5 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1600 ($sub).
Converting cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1604 ($neg) from signed to unsigned.
Removed top 1 bits (of 33) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1604 ($neg).
Removed top 96 bits (of 128) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1606 ($add).
Removed top 96 bits (of 128) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1606 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:107$1616 ($add).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:107$1616 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1619 ($lt).
Removed top 23 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1620 ($gt).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1621 ($lt).
Removed top 23 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1622 ($gt).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1623 ($lt).
Removed top 23 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1624 ($gt).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1625 ($lt).
Removed top 23 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1626 ($gt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1627 ($lt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1628 ($gt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1629 ($lt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1630 ($gt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1631 ($lt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1632 ($gt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1633 ($lt).
Removed top 24 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1634 ($gt).
Removed top 30 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1655 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1655 ($add).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1655 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:58$1672 ($sub).
Removed top 26 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:58$1672 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:58$1673 ($shl).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$or$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:58$1674 ($or).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:59$1675 ($sub).
Removed top 26 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:59$1675 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:59$1676 ($shl).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$or$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:59$1677 ($or).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:60$1678 ($sub).
Removed top 26 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:60$1678 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:60$1679 ($shl).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$or$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:60$1680 ($or).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:61$1681 ($sub).
Removed top 26 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:61$1681 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:61$1682 ($shl).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$or$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:61$1683 ($or).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2067_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2228 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2231 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2234 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2237 ($mux).
Removed top 4 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:14$1861 ($add).
Removed top 4 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:14$1861 ($add).
Removed top 4 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:14$1861 ($add).
Removed top 30 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1726 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1726 ($add).
Removed top 30 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1726 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:115$1729 ($add).
Removed top 31 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:115$1729 ($add).
Removed top 29 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1733 ($sub).
Removed top 29 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1733 ($sub).
Removed top 28 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1733 ($sub).
Removed top 27 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1734 ($mul).
Removed top 29 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1744 ($add).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1744 ($add).
Removed top 28 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1744 ($add).
Removed top 29 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745 ($sub).
Removed top 28 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745 ($sub).
Removed top 27 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1746 ($mul).
Removed top 29 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1756 ($add).
Removed top 30 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1756 ($add).
Removed top 28 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1756 ($add).
Removed top 29 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757 ($sub).
Removed top 28 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757 ($sub).
Removed top 27 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1758 ($mul).
Removed top 29 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1768 ($add).
Removed top 30 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1768 ($add).
Removed top 28 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1768 ($add).
Removed top 29 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769 ($sub).
Removed top 28 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769 ($sub).
Removed top 27 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1770 ($mul).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$procmux$2053_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1879_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1916_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:153$1249 ($add).
Removed top 30 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:153$1249 ($add).
Removed top 17 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 17 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 21 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 17 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 17 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 21 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 17 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 17 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 21 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 17 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 17 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 21 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 2 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4660_CMP3 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4660_CMP2 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4659_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4659_CMP2 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4633_CMP1 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4633_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4632_CMP4 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4632_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4632_CMP2 ($eq).
Removed top 6 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4632_CMP1 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4631_CMP4 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4631_CMP3 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4631_CMP1 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4631_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP7 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP6 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP5 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP4 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP2 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP1 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4629_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:208$1221 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:208$1220 ($eq).
Removed top 4 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:207$1218 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:207$1217 ($eq).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sshr$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:178$1210 ($sshr).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:166$1205 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:145$1197 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:145$1197 ($sub).
Removed top 5 bits (of 6) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:145$1197 ($sub).
Removed top 1 bits (of 34) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:84$1182 ($add).
Removed top 1 bits (of 34) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:84$1182 ($add).
Removed top 1 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:84$1182 ($add).
Removed top 1 bits (of 34) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4785 ($mux).
Removed top 1 bits (of 35) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1165 ($add).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1165 ($add).
Removed top 1 bits (of 35) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1165 ($add).
Removed top 18 bits (of 35) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164 ($mul).
Removed top 18 bits (of 35) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164 ($mul).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164 ($mul).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:366$1153 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:321$1138 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:310$1127 ($shl).
Removed top 1 bits (of 33) from port A of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:309$1125 ($or).
Removed top 1 bits (of 33) from port B of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:309$1125 ($or).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:309$1125 ($or).
Removed top 27 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:355$722 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:503$736 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:503$737 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:503$739 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:503$741 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:507$746 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:507$747 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:507$749 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:507$751 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:412$832 ($mux).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$8080_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$8081_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$8082_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.$procmux$8562_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5931_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5751_CMP3 ($eq).
Removed top 11 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5562_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5561_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5559_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5507_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5449_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5437_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5436_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5387 ($mux).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5293 ($pmux).
Removed top 1 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5279 ($mux).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5265 ($mux).
Removed top 2 bits (of 3) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5167 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5157_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5141_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5140_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5101_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5093 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5031_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5025_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5024_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5023_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5022_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5021_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5020_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5019_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5018_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5017_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5016_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5015_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5014_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5013_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5012_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5011_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5009 ($pmux).
Removed top 6 bits (of 10) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5010_CMP0 ($eq).
Removed top 1 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4993 ($mux).
Removed top 3 bits (of 7) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4953_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4951_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:658$1106 ($eq).
Removed top 3 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7561_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7560_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7538_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7482_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7336_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7111_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7097 ($mux).
Removed top 4 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6885 ($mux).
Removed top 5 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6849 ($mux).
Removed top 1 bits (of 4) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6595 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP0 ($eq).
Removed top 5 bits (of 7) from mux cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:508$1057 ($mux).
Removed top 30 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1053 ($add).
Removed top 1 bits (of 4) from port B of cell ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ne$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:197$968 ($ne).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$8060_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$8061_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$8062_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.$procmux$8066_CMP0 ($eq).
Removed top 3 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7965 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7922_CMP1 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7897_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7890_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7889_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7888_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7867_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7867_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7850_CMP0 ($eq).
Removed top 7 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7801 ($mux).
Removed top 11 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7755 ($mux).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_compressed_decoder.v:42$949 ($eq).
Removed top 29 bits (of 31) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:87$1495 ($add).
Removed top 29 bits (of 32) from port B of cell ibex_top.$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:116$919 ($add).
Removed top 3 bits (of 4) from mux cell ibex_top.$flatten\u_ibex_core.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_core.v:345$412 ($mux).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9153_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9152_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9151_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9150_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9149_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9148_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9147_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9146_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9145_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9144_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9143_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9142_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9141_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9140_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9139_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9120_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9119_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9118_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9117_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9116_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9115_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9114_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9113_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9112_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9111_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9110_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9109_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9108_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9107_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$procmux$9106_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$326 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$324 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$322 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$320 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$318 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$316 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$314 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$312 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$310 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$308 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$306 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$304 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$302 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$300 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$flatten\genblk3.genblk1.gen_regfile_latch.register_file_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_register_file_latch.v:70$298 ($eq).
Removed top 3 bits (of 4) from port Y of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_buf.v:9$422 ($not).
Removed top 3 bits (of 4) from port A of cell ibex_top.$flatten\u_fetch_enable_buf.$not$syn_out/ibex_17_04_2024_20_06_24/generated/prim_generic_buf.v:9$422 ($not).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$2966 ($mux).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3077 ($mux).
Removed cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3109 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3298 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$procmux$3306 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2114 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2129 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2144 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2159 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2175 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2190 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2205 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2220 ($mux).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 2 bits (of 34) from port Y of cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
Removed top 29 bits (of 32) from port Y of cell ibex_top.$flatten\u_ibex_core.\cs_registers_i.$shift$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1392 ($shift).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2105 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2120 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2135 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2150 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2166 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2181 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2196 ($mux).
Removed top 24 bits (of 32) from mux cell ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2211 ($mux).
Removed top 23 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$1\dcsr_d[31:0].
Removed top 23 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$2\mhpmcounter_we[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\cs_registers_i.$or$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1395_Y.
Removed top 27 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:145$1197_Y.
Removed top 1 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$3\op_remainder_d[33:0].
Removed top 13 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$4\op_remainder_d[33:0].
Removed top 1 bits (of 35) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164_Y.
Removed top 1 bits (of 33) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:309$1125_Y.
Removed top 3 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:382$1159_Y.
Removed top 9 bits (of 34) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:384$1160_Y.
Removed top 30 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:153$1249_Y.
Removed top 20 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1252_Y.
Removed top 31 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:115$1729_Y.
Removed top 28 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1744_Y.
Removed top 28 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1756_Y.
Removed top 28 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1768_Y.
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$2\temp_results_out[0][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$2\temp_results_out[1][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$2\temp_results_out[2][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$2\temp_results_out[3][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$3\temp_results_out[0][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$3\temp_results_out[2][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$3\temp_results_out[3][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$4\temp_results_out[0][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$4\temp_results_out[1][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$4\temp_results_out[2][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$4\temp_results_out[3][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$5\temp_results_out[0][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$5\temp_results_out[1][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$5\temp_results_out[2][31:0].
Removed top 24 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$5\temp_results_out[3][31:0].
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:107$1616_Y.
Removed top 31 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:88$1582_Y.
Removed top 96 bits (of 128) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1606_Y.
Removed top 5 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1600_Y.
Removed top 29 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:412$832_Y.
Removed top 1 bits (of 4) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0].
Removed top 4 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$6\exc_cause_o[6:0].
Removed top 5 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$9\exc_cause_o[6:0].
Removed top 4 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6885_Y.
Removed top 5 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:508$1057_Y.
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$11\alu_operator_o[6:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$13\alu_operator_o[6:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$14\alu_operator_o[6:0].
Removed top 2 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$2\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$4\alu_operator_o[6:0].
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$4\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 7) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$5\alu_operator_o[6:0].
Removed top 2 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0].
Removed top 11 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$11\instr_o[31:0].
Removed top 7 bits (of 32) from wire ibex_top.$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$9\instr_o[31:0].
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$3\ls_fsm_ns[2:0].
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:280$640_Y.
Removed top 1 bits (of 3) from wire ibex_top.$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:302$646_Y.
Removed top 3 bits (of 4) from wire ibex_top.core_busy_d.

42.12. Executing PEEPOPT pass (run peephole optimizers).

42.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

42.14. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ibex_top:
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1391 ($neg).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1269 ($add).
  creating $macc model for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1264 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:84$1182 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:145$1197 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1165 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:321$1138 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:153$1249 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1250 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1251 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1252 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1253 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1726 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:115$1729 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1744 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1756 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1768 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1734 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1746 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1758 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1770 ($mul).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1733 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:14$1861 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:15$1854 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:15$1854 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:100$1817 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:101$1818 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:102$1819 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:95$1812 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:96$1813 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:97$1814 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:98$1815 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:99$1816 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:107$1616 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1655 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:69$1688 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:70$1689 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:71$1690 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:72$1691 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:88$1582 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1590 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1606 ($add).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1588 ($neg).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1604 ($neg).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1696 ($neg).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1698 ($neg).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1700 ($neg).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1702 ($neg).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:58$1672 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:59$1675 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:60$1678 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:61$1681 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1584 ($sub).
  creating $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1600 ($sub).
  creating $macc model for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1053 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:116$919 ($add).
  creating $macc model for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:87$1495 ($add).
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1768 into $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1756 into $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1744 into $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 into $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 into $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 into $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 into $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834.
  merging $macc model for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164 into $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1165.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:58$1672.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1702.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1700.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1698.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1696.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1604.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1588.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1606.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1590.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:88$1582.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:72$1691.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:71$1690.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:70$1689.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:69$1688.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1655.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:107$1616.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:99$1816.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:98$1815.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:97$1814.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:96$1813.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:95$1812.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:102$1819.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:101$1818.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:100$1817.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:15$1854.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:15$1854.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:14$1861.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1733.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:59$1675.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:60$1678.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:61$1681.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:115$1729.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1726.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1253.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1252.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1251.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1250.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:153$1249.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1584.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1600.
  creating $alu model for $macc $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1053.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:116$919.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:321$1138.
  creating $alu model for $macc $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:87$1495.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:145$1197.
  creating $alu model for $macc $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:84$1182.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1264.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1269.
  creating $alu model for $macc $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1391.
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1746: $auto$alumacc.cc:365:replace_macc$10466
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834: $auto$alumacc.cc:365:replace_macc$10467
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1734: $auto$alumacc.cc:365:replace_macc$10468
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834: $auto$alumacc.cc:365:replace_macc$10469
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757: $auto$alumacc.cc:365:replace_macc$10470
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745: $auto$alumacc.cc:365:replace_macc$10471
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1165: $auto$alumacc.cc:365:replace_macc$10472
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769: $auto$alumacc.cc:365:replace_macc$10473
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1770: $auto$alumacc.cc:365:replace_macc$10474
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834: $auto$alumacc.cc:365:replace_macc$10475
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1758: $auto$alumacc.cc:365:replace_macc$10476
  creating $macc cell for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:19$1834: $auto$alumacc.cc:365:replace_macc$10477
  creating $alu model for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:275$1307 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1620 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1622 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1624 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1626 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1628 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1630 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1632 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1634 ($gt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1619 ($lt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1621 ($lt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1623 ($lt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1625 ($lt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1627 ($lt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1629 ($lt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1631 ($lt): new $alu
  creating $alu model for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1633 ($lt): new $alu
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1633: $auto$alumacc.cc:485:replace_alu$10495
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1631: $auto$alumacc.cc:485:replace_alu$10508
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1629: $auto$alumacc.cc:485:replace_alu$10521
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:134$1627: $auto$alumacc.cc:485:replace_alu$10534
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1625: $auto$alumacc.cc:485:replace_alu$10547
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1623: $auto$alumacc.cc:485:replace_alu$10560
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1621: $auto$alumacc.cc:485:replace_alu$10573
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$lt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:124$1619: $auto$alumacc.cc:485:replace_alu$10586
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1634: $auto$alumacc.cc:485:replace_alu$10599
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1632: $auto$alumacc.cc:485:replace_alu$10606
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1630: $auto$alumacc.cc:485:replace_alu$10613
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:136$1628: $auto$alumacc.cc:485:replace_alu$10620
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1626: $auto$alumacc.cc:485:replace_alu$10627
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1624: $auto$alumacc.cc:485:replace_alu$10634
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1622: $auto$alumacc.cc:485:replace_alu$10641
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:126$1620: $auto$alumacc.cc:485:replace_alu$10648
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$gt$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:275$1307: $auto$alumacc.cc:485:replace_alu$10655
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:0$1391: $auto$alumacc.cc:485:replace_alu$10660
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\mcycle_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1269: $auto$alumacc.cc:485:replace_alu$10663
  creating $alu cell for $flatten\u_ibex_core.\cs_registers_i.\minstret_counter_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_counter.v:26$1264: $auto$alumacc.cc:485:replace_alu$10666
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:84$1182: $auto$alumacc.cc:485:replace_alu$10669
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:145$1197: $auto$alumacc.cc:485:replace_alu$10672
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:87$1495: $auto$alumacc.cc:485:replace_alu$10675
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:321$1138: $auto$alumacc.cc:485:replace_alu$10678
  creating $alu cell for $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:116$919: $auto$alumacc.cc:485:replace_alu$10681
  creating $alu cell for $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1053: $auto$alumacc.cc:485:replace_alu$10684
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1600: $auto$alumacc.cc:485:replace_alu$10687
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1584: $auto$alumacc.cc:485:replace_alu$10690
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:153$1249: $auto$alumacc.cc:485:replace_alu$10693
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1250: $auto$alumacc.cc:485:replace_alu$10696
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1251: $auto$alumacc.cc:485:replace_alu$10699
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1252: $auto$alumacc.cc:485:replace_alu$10702
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:160$1253: $auto$alumacc.cc:485:replace_alu$10705
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:109$1726: $auto$alumacc.cc:485:replace_alu$10708
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:115$1729: $auto$alumacc.cc:485:replace_alu$10711
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:61$1681: $auto$alumacc.cc:485:replace_alu$10714
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:60$1678: $auto$alumacc.cc:485:replace_alu$10717
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:59$1675: $auto$alumacc.cc:485:replace_alu$10720
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1733: $auto$alumacc.cc:485:replace_alu$10723
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.$add$syn_out/ibex_17_04_2024_20_06_24/generated/add_block.v:14$1861: $auto$alumacc.cc:485:replace_alu$10726
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A0.$add$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:15$1854: $auto$alumacc.cc:485:replace_alu$10729
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A1.$add$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:15$1854: $auto$alumacc.cc:485:replace_alu$10732
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:100$1817: $auto$alumacc.cc:485:replace_alu$10735
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:101$1818: $auto$alumacc.cc:485:replace_alu$10738
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:102$1819: $auto$alumacc.cc:485:replace_alu$10741
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:95$1812: $auto$alumacc.cc:485:replace_alu$10744
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:96$1813: $auto$alumacc.cc:485:replace_alu$10747
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:97$1814: $auto$alumacc.cc:485:replace_alu$10750
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:98$1815: $auto$alumacc.cc:485:replace_alu$10753
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:99$1816: $auto$alumacc.cc:485:replace_alu$10756
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:107$1616: $auto$alumacc.cc:485:replace_alu$10759
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:47$1655: $auto$alumacc.cc:485:replace_alu$10762
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:69$1688: $auto$alumacc.cc:485:replace_alu$10765
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:70$1689: $auto$alumacc.cc:485:replace_alu$10768
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:71$1690: $auto$alumacc.cc:485:replace_alu$10771
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:72$1691: $auto$alumacc.cc:485:replace_alu$10774
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:88$1582: $auto$alumacc.cc:485:replace_alu$10777
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:89$1590: $auto$alumacc.cc:485:replace_alu$10780
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:90$1606: $auto$alumacc.cc:485:replace_alu$10783
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1588: $auto$alumacc.cc:485:replace_alu$10786
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:0$1604: $auto$alumacc.cc:485:replace_alu$10789
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1696: $auto$alumacc.cc:485:replace_alu$10792
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1698: $auto$alumacc.cc:485:replace_alu$10795
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1700: $auto$alumacc.cc:485:replace_alu$10798
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$neg$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:40$1702: $auto$alumacc.cc:485:replace_alu$10801
  creating $alu cell for $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/neur_out_unit.v:58$1672: $auto$alumacc.cc:485:replace_alu$10804
  created 66 $alu and 12 $macc cells.

42.15. Executing SHARE pass (SAT-based resource sharing).
Found 13 cells in module ibex_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$mem.cc:273:emit$1871 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.if_stage_i.illegal_c_insn_id_o $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:293$1087_Y $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4951_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5101_CMP $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5931_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:148$1248 ($shl):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
    Found 3 candidates: $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:147$1247 $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246 $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245
    Analyzing resource sharing with $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:147$1247 ($shl):
      Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:148$1248: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:147$1247: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Size of SAT problem: 0 cells, 107 variables, 255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
    Analyzing resource sharing with $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246 ($shl):
      Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:148$1248: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Size of SAT problem: 0 cells, 107 variables, 255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
    Analyzing resource sharing with $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245 ($shl):
      Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:148$1248: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Size of SAT problem: 0 cells, 107 variables, 255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:147$1247 ($shl):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
    Found 2 candidates: $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246 $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245
    Analyzing resource sharing with $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246 ($shl):
      Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:147$1247: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Size of SAT problem: 0 cells, 107 variables, 255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
    Analyzing resource sharing with $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245 ($shl):
      Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:147$1247: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Size of SAT problem: 0 cells, 107 variables, 255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246 ($shl):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
    Found 1 candidates: $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245
    Analyzing resource sharing with $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245 ($shl):
      Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:146$1246: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Activation pattern for cell $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
      Size of SAT problem: 0 cells, 107 variables, 255 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i } = 2'01
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\nnu.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/neural_unit.v:145$1245 ($shl):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.nnu.MAB.valid_out_reg[1] \u_ibex_core.ex_block_i.neur_bias_in_i }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:310$1127 ($shl):
    Found 2 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [6] \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [1] \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.is_greater_equal $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:334$1140_Y \u_ibex_core.ex_block_i.multdiv_sel \u_ibex_core.ex_block_i.div_sel_i }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164 ($mul):
    Found cell that is never activated: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$sshr$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_alu.v:178$1210 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\u_ibex_core.\id_stage_i.$procmux$8558_CMP $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4631_CTRL \u_ibex_core.ex_block_i.neur_sel \u_ibex_core.ex_block_i.multdiv_sel }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$mem.cc:273:emit$1867 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.alu_i.operator_i [6] \u_ibex_core.ex_block_i.multdiv_sel }.
    No candidates found.
Removing 5 cells in module ibex_top:
  Removing cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:230$1164 ($mul).
  Removing cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
  Removing cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
  Removing cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).
  Removing cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$mul$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:18$1833 ($mul).

42.16. Executing OPT pass (performing simple optimizations).

42.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~9 debug messages>

42.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

42.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~318 debug messages>

42.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

42.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

42.16.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$10364 ($adffe) from module ibex_top (D = \u_ibex_core.id_stage_i.controller_i.debug_cause_q, Q = \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6]).

42.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 14 unused cells and 34 unused wires.
<suppressed ~16 debug messages>

42.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.16.9. Rerunning OPT passes. (Maybe there is more to do..)

42.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~319 debug messages>

42.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

42.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

42.16.13. Executing OPT_DFF pass (perform DFF optimizations).

42.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

42.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.16.16. Finished OPT passes. (There is nothing left to do.)

42.17. Executing MEMORY pass.

42.17.1. Executing OPT_MEM pass (optimize memories).
ibex_top.$flatten\u_ibex_core.\id_stage_i.\decoder_i.$auto$proc_rom.cc:150:do_switch$1870: removing const-1 lane 0
Performed a total of 1 transformations.

42.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

42.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

42.17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

42.17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1866'[0] in module `\ibex_top': no output FF found.
Checking read port address `$flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1866'[0] in module `\ibex_top': no address FF found.

42.17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

42.17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

42.17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

42.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

42.17.10. Executing MEMORY_COLLECT pass (generating $mem cells).

42.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

42.19. Executing OPT pass (performing simple optimizations).

42.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~651 debug messages>

42.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

42.19.3. Executing OPT_DFF pass (perform DFF optimizations).

42.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 58 unused cells and 327 unused wires.
<suppressed ~61 debug messages>

42.19.5. Finished fast OPT passes.

42.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_ibex_core.\ex_block_i.\alu_i.$auto$proc_rom.cc:150:do_switch$1866 in module \ibex_top:
  created 64 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

42.21. Executing OPT pass (performing simple optimizations).

42.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~58 debug messages>

42.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

42.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/4 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2064.
    dead port 2/4 on $pmux $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2069.
Removed 2 multiplexer ports.
<suppressed ~226 debug messages>

42.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2773:
      Old ports: A={ \u_ibex_core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0]
      New ports: A=\u_ibex_core.if_stage_i.pc_id_o [31:1], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q, Y=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3291:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6] 6'000000 }, B={ \u_ibex_core.cs_registers_i.csr_wdata_int [7:6] 6'000000 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0]
      New ports: A=\u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6], B=\u_ibex_core.cs_registers_i.csr_wdata_int [7:6], Y=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [7:6]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [5:0] = 6'000000
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3570: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3606: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3646: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3681_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3684: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3771: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3681_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3819: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3905: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3952: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3806_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3998: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4045: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4089: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4180: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $auto$opt_reduce.cc:134:opt_pmux$10409 $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4227: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$4360: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3389_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [25:1] = { $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:332$1327_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_cs_registers.v:450$1364:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:8] 8'00000001 }, B={ \boot_addr_i [31:8] 8'00000001 }, Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:8], B=\boot_addr_i [31:8], Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [31:8]
      New connections: \u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [7:0] = 8'00000001
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4821:
      Old ports: A={ 2'00 \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.op_a_i }, B=34'1111111111111111111111111111111111, Y=$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0]
      New ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.op_a_i }, B=33'111111111111111111111111111111111, Y=$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32:0]
      New connections: $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [33] = $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4836:
      Old ports: A={ $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:328$1139_Y 1'1 }, B={ $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:353$1149_Y 1'1 $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:368$1155_Y 1'1 $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:386$1161_Y 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i
      New ports: A=$flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:328$1139_Y, B={ $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:353$1149_Y $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:368$1155_Y $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:386$1161_Y }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4846:
      Old ports: A=33'000000000000000000000000000000001, B={ \u_ibex_core.id_stage_i.imd_val_q [65:34] 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i
      New ports: A=0, B=\u_ibex_core.id_stage_i.imd_val_q [65:34], Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_multdiv_fast.v:309$1126:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.op_quotient_q }, B={ 1'0 $auto$wreduce.cc:455:run$10418 [31:0] }, Y=\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.next_quotient
      New ports: A=\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.op_quotient_q, B=$auto$wreduce.cc:455:run$10418 [31:0], Y=\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.next_quotient [31:0]
      New connections: \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.next_quotient [32] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M0.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:17$1832:
      Old ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61:51] }, B=\u_ibex_core.ex_block_i.mul_a_vals [67:51], Y=\u_ibex_core.ex_block_i.mul_sys.M0.oper_b
      New ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] \u_ibex_core.ex_block_i.mul_a_vals [61] }, B=\u_ibex_core.ex_block_i.mul_a_vals [67:62], Y=\u_ibex_core.ex_block_i.mul_sys.M0.oper_b [16:11]
      New connections: \u_ibex_core.ex_block_i.mul_sys.M0.oper_b [10:0] = \u_ibex_core.ex_block_i.mul_a_vals [61:51]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M1.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:17$1832:
      Old ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44:34] }, B=\u_ibex_core.ex_block_i.mul_a_vals [50:34], Y=\u_ibex_core.ex_block_i.mul_sys.M1.oper_b
      New ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] \u_ibex_core.ex_block_i.mul_a_vals [44] }, B=\u_ibex_core.ex_block_i.mul_a_vals [50:45], Y=\u_ibex_core.ex_block_i.mul_sys.M1.oper_b [16:11]
      New connections: \u_ibex_core.ex_block_i.mul_sys.M1.oper_b [10:0] = \u_ibex_core.ex_block_i.mul_a_vals [44:34]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M2.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:17$1832:
      Old ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27:17] }, B=\u_ibex_core.ex_block_i.mul_a_vals [33:17], Y=\u_ibex_core.ex_block_i.mul_sys.M2.oper_b
      New ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] \u_ibex_core.ex_block_i.mul_a_vals [27] }, B=\u_ibex_core.ex_block_i.mul_a_vals [33:28], Y=\u_ibex_core.ex_block_i.mul_sys.M2.oper_b [16:11]
      New connections: \u_ibex_core.ex_block_i.mul_sys.M2.oper_b [10:0] = \u_ibex_core.ex_block_i.mul_a_vals [27:17]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\mul_sys.\M3.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/mult_16_bits.v:17$1832:
      Old ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10:0] }, B=\u_ibex_core.ex_block_i.mul_a_vals [16:0], Y=\u_ibex_core.ex_block_i.mul_sys.M3.oper_b
      New ports: A={ \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] \u_ibex_core.ex_block_i.mul_a_vals [10] }, B=\u_ibex_core.ex_block_i.mul_a_vals [16:11], Y=\u_ibex_core.ex_block_i.mul_sys.M3.oper_b [16:11]
      New connections: \u_ibex_core.ex_block_i.mul_sys.M3.oper_b [10:0] = \u_ibex_core.ex_block_i.mul_a_vals [10:0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A0.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:13$1852:
      Old ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [127:96], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [117] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [117] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [117:108] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105:96] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a
      New ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [127:106], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [117] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [117] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [117:108] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a [31:10]
      New connections: \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_a [9:0] = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105:96]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A0.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:14$1853:
      Old ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [95:64], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [85] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [85] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [85:76] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [73] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [73] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [73:64] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b
      New ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [95:74], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [85] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [85] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [85:76] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [73] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [73] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b [31:10]
      New connections: \u_ibex_core.ex_block_i.nnu.MAB.AB.A0.add_oper_b [9:0] = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [73:64]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A1.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:13$1852:
      Old ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [63:32], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [53] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [53] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [53:44] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41:32] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a
      New ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [63:42], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [53] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [53] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [53:44] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a [31:10]
      New connections: \u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_a [9:0] = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41:32]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.\AB.\A1.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/adder_32_bits.v:14$1853:
      Old ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [31:0], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [21] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [21] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [21:12] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [9] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [9] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [9:0] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b
      New ports: A=\u_ibex_core.ex_block_i.nnu.par_prods_in_reg [31:10], B={ 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [21] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [21] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [21:12] 4'0000 \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [9] \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [9] }, Y=\u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b [31:10]
      New connections: \u_ibex_core.ex_block_i.nnu.MAB.AB.A1.add_oper_b [9:0] = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [9:0]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1876:
      Old ports: A={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] }, Y=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800
      New ports: A={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] }, Y=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8:0]
      New connections: $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [16:9] = { $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1993:
      Old ports: A=17'00000000000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3:0] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:102$1819_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1:0] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7]
      New ports: A=9'000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3] \u_ibex_core.ex_block_i.nnu.weight_reg [3:0] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:102$1819_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1] \u_ibex_core.ex_block_i.nnu.weight_reg [1:0] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [11:4] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[7] [3] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1998:
      Old ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7:0] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19:16] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:101$1818_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9:8] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6]
      New ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7:0] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19] \u_ibex_core.ex_block_i.nnu.weight_reg [19:16] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:101$1818_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9] \u_ibex_core.ex_block_i.nnu.weight_reg [9:8] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6] [7:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6] [11:8] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[6] [7] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2003:
      Old ports: A=17'00000000000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7:4] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:100$1817_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17:16] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5]
      New ports: A=9'000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7] \u_ibex_core.ex_block_i.nnu.weight_reg [7:4] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:100$1817_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17] \u_ibex_core.ex_block_i.nnu.weight_reg [17:16] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [11:4] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[5] [3] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2008:
      Old ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15:8] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23:20] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:99$1816_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25:24] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4]
      New ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15:8] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23:20] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:99$1816_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25] \u_ibex_core.ex_block_i.nnu.weight_reg [25:24] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4] [7:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4] [11:8] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[4] [7] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2013:
      Old ports: A=17'00000000000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11:8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:98$1815_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5:4] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3]
      New ports: A=9'000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11] \u_ibex_core.ex_block_i.nnu.weight_reg [11:8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:98$1815_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5] \u_ibex_core.ex_block_i.nnu.weight_reg [5:4] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [11:4] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[3] [3] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2018:
      Old ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23:16] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27:24] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:97$1814_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13:12] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2]
      New ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23] \u_ibex_core.ex_block_i.nnu.weight_reg [23:16] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27] \u_ibex_core.ex_block_i.nnu.weight_reg [27:24] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:97$1814_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13] \u_ibex_core.ex_block_i.nnu.weight_reg [13:12] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2] [7:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2] [11:8] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[2] [7] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2023:
      Old ports: A=17'00000000000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15:12] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:96$1813_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21:20] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1]
      New ports: A=9'000000000, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15] \u_ibex_core.ex_block_i.nnu.weight_reg [15:12] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:96$1813_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21] \u_ibex_core.ex_block_i.nnu.weight_reg [21:20] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [11:4] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[1] [3] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$2028:
      Old ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31:24] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31:28] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:95$1812_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29:28] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0]
      New ports: A={ \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31:24] }, B={ \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31] \u_ibex_core.ex_block_i.nnu.weight_reg [31:28] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$add$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:95$1812_Y [16:12] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29] \u_ibex_core.ex_block_i.nnu.weight_reg [29:28] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0] [16:12] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0] [7:0] }
      New connections: \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0] [11:8] = { \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0] [7] \u_ibex_core.ex_block_i.nnu.neur_dec.w_vals[0] [7] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804:
      Old ports: A={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] }, Y=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y
      New ports: A={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] }, Y=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8:0]
      New connections: $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [16:9] = { $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805:
      Old ports: A={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] }, Y=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y
      New ports: A={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] }, Y=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8:0]
      New connections: $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [16:9] = { $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2069:
      Old ports: A={ 9'000000000 \u_ibex_core.ex_block_i.neur_out_mul_vals_i [31:24] }, B={ 9'000000000 \u_ibex_core.ex_block_i.neur_out_mul_vals_i [23:16] 9'000000000 \u_ibex_core.ex_block_i.neur_out_mul_vals_i [7:0] }, Y=\u_ibex_core.ex_block_i.nnu.q_mul [33:17]
      New ports: A=\u_ibex_core.ex_block_i.neur_out_mul_vals_i [31:24], B={ \u_ibex_core.ex_block_i.neur_out_mul_vals_i [23:16] \u_ibex_core.ex_block_i.neur_out_mul_vals_i [7:0] }, Y=\u_ibex_core.ex_block_i.nnu.q_mul [24:17]
      New connections: \u_ibex_core.ex_block_i.nnu.q_mul [33:25] = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_output.$procmux$2089:
      Old ports: A={ 9'000000000 \u_ibex_core.ex_block_i.neur_out_mul_vals_i [31:24] }, B={ 9'000000000 \u_ibex_core.ex_block_i.neur_out_mul_vals_i [15:8] }, Y=\u_ibex_core.ex_block_i.nnu.q_mul [67:51]
      New ports: A=\u_ibex_core.ex_block_i.neur_out_mul_vals_i [31:24], B=\u_ibex_core.ex_block_i.neur_out_mul_vals_i [15:8], Y=\u_ibex_core.ex_block_i.nnu.q_mul [58:51]
      New connections: \u_ibex_core.ex_block_i.nnu.q_mul [67:59] = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_id_stage.v:412$832:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$10446 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$10446 [2:1]
      New connections: $auto$wreduce.cc:455:run$10446 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6595:
      Old ports: A=3'101, B=3'010, Y=$auto$wreduce.cc:455:run$10447 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:455:run$10447 [1:0]
      New connections: $auto$wreduce.cc:455:run$10447 [2] = $auto$wreduce.cc:455:run$10447 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6646:
      Old ports: A=3'000, B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6658:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10447 [2:0] }, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0]
      New ports: A=$auto$wreduce.cc:455:run$10447 [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6769:
      Old ports: A=4'0101, B=4'1001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6849:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$10449 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10449 [0]
      New connections: $auto$wreduce.cc:455:run$10449 [1] = $auto$wreduce.cc:455:run$10449 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6885:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:455:run$10450 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$10450 [0]
      New connections: $auto$wreduce.cc:455:run$10450 [2:1] = { $auto$wreduce.cc:455:run$10450 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$10450 [2:0] }, B=7'0000111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y
      New ports: A=$auto$wreduce.cc:455:run$10450 [2:0], B=3'111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7097:
      Old ports: A=3'111, B=3'011, Y=$auto$wreduce.cc:455:run$10448 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10448 [2]
      New connections: $auto$wreduce.cc:455:run$10448 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7118:
      Old ports: A={ 4'0100 $auto$wreduce.cc:455:run$10448 [2:0] }, B=7'0101011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$10448 [2:0] }, B=4'1011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [6:4] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7512:
      Old ports: A=4'0101, B=4'0111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1]
      New connections: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [3:2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [0] } = 3'011
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7552: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7562_CMP $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7560_CMP $auto$opt_reduce.cc:134:opt_pmux$11288 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7482_CMP \u_ibex_core.id_stage_i.controller_run $auto$opt_reduce.cc:134:opt_pmux$9903 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6592_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7749:
      Old ports: A=4'0000, B=4'1110, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1]
      New connections: { $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [3:2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [0] } = { $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1011:
      Old ports: A=3'000, B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1011_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1011_Y [2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1011_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042:
      Old ports: A=7'1000000, B=7'0111111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [6] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [5:1] = { $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [0] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:441$1042_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:490$1052:
      Old ports: A=2'00, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:490$1052_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:490$1052_Y [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:490$1052_Y [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:490$1052_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1054:
      Old ports: A={ \u_ibex_core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1053_Y [31:1] 1'0 }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1054_Y
      New ports: A=\u_ibex_core.if_stage_i.pc_id_o [31:1], B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$add$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1053_Y [31:1], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1054_Y [31:1]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:502$1054_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:508$1057:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:455:run$10451 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$10451 [0]
      New connections: $auto$wreduce.cc:455:run$10451 [1] = $auto$wreduce.cc:455:run$10451 [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4918:
      Old ports: A=2'00, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [1] = $flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4993:
      Old ports: A=6'101100, B=6'000000, Y=$auto$wreduce.cc:455:run$10454 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10454 [2]
      New connections: { $auto$wreduce.cc:455:run$10454 [5:3] $auto$wreduce.cc:455:run$10454 [1:0] } = { $auto$wreduce.cc:455:run$10454 [2] 1'0 $auto$wreduce.cc:455:run$10454 [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5001:
      Old ports: A=3'000, B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5009:
      Old ports: A=6'101100, B=54'000001101011000010000011000100001010001001001000000000, Y=$auto$wreduce.cc:455:run$10453 [5:0]
      New ports: A=5'11100, B=45'000011101100010000110010001010010010100000000, Y={ $auto$wreduce.cc:455:run$10453 [5] $auto$wreduce.cc:455:run$10453 [3:0] }
      New connections: $auto$wreduce.cc:455:run$10453 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5084:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10453 [5:0] }, B=7'0101100, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0]
      New ports: A=$auto$wreduce.cc:455:run$10453 [5:0], B=6'101100, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [5:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5093:
      Old ports: A=6'101100, B=6'001000, Y=$auto$wreduce.cc:455:run$10452 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10452 [2]
      New connections: { $auto$wreduce.cc:455:run$10452 [5:3] $auto$wreduce.cc:455:run$10452 [1:0] } = { $auto$wreduce.cc:455:run$10452 [2] 4'0100 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5107:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10452 [5:0] }, B=7'0001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0]
      New ports: A=$auto$wreduce.cc:455:run$10452 [5:0], B=6'001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5251:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$10457 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10457 [1]
      New connections: $auto$wreduce.cc:455:run$10457 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5293:
      Old ports: A=6'101100, B=36'011101011110011001011011011010011100, Y=$auto$wreduce.cc:455:run$10456 [5:0]
      New ports: A=5'10100, B=30'011010111001001010110101001100, Y={ $auto$wreduce.cc:455:run$10456 [5:4] $auto$wreduce.cc:455:run$10456 [2:0] }
      New connections: $auto$wreduce.cc:455:run$10456 [3] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5327:
      Old ports: A=3'101, B=3'000, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0] 1'0 }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5957: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_decoder.v:656$1105_Y
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.$procmux$8063:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 8'00000000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 1'0 \u_ibex_core.if_stage_i.irq_vec 66'000001101000010001000010000000000000011010000100010000100000001000 }, Y=\u_ibex_core.if_stage_i.exc_pc
      New ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \u_ibex_core.if_stage_i.irq_vec 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \u_ibex_core.if_stage_i.exc_pc [31:8] \u_ibex_core.if_stage_i.exc_pc [6:2] }
      New connections: { \u_ibex_core.if_stage_i.exc_pc [7] \u_ibex_core.if_stage_i.exc_pc [1:0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7755:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000011100111 }, B=21'100000000000001110011, Y=$auto$wreduce.cc:455:run$10460 [20:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'01 }, B=7'0000010, Y={ $auto$wreduce.cc:455:run$10460 [19:15] $auto$wreduce.cc:455:run$10460 [4] $auto$wreduce.cc:455:run$10460 [2] }
      New connections: { $auto$wreduce.cc:455:run$10460 [20] $auto$wreduce.cc:455:run$10460 [14:5] $auto$wreduce.cc:455:run$10460 [3] $auto$wreduce.cc:455:run$10460 [1:0] } = { $auto$wreduce.cc:455:run$10460 [4] 7'0000000 $auto$wreduce.cc:455:run$10460 [2] 5'11011 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7771:
      Old ports: A={ 11'00000000000 $auto$wreduce.cc:455:run$10460 [20:0] }, B={ 7'0000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:455:run$10460 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7801:
      Old ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000001100111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 8'00000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:455:run$10461 [24:0]
      New ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0000001 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'10 }, Y={ $auto$wreduce.cc:455:run$10461 [24:15] $auto$wreduce.cc:455:run$10461 [11:7] $auto$wreduce.cc:455:run$10461 [4] $auto$wreduce.cc:455:run$10461 [2] }
      New connections: { $auto$wreduce.cc:455:run$10461 [14:12] $auto$wreduce.cc:455:run$10461 [6:5] $auto$wreduce.cc:455:run$10461 [3] $auto$wreduce.cc:455:run$10461 [1:0] } = { 3'000 $auto$wreduce.cc:455:run$10461 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7886:
      Old ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'00001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0]
      New ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'000010110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'100010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'110010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [31:10] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:0] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7965:
      Old ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 24'000000010000000100010011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 1'1 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 12'010000000100 }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:24] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17:7] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [23:18] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [6:3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [1:0] } = { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] 1'0 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:116$916:
      Old ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 2'00 }, B={ \u_ibex_core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:116$916_Y [31:2] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1:0] }
      New ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 1'0 }, B=\u_ibex_core.if_stage_i.fetch_addr_n [31:1], Y={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:116$916_Y [31:2] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] }
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:63$1465:
      Old ports: A={ \instr_rdata_i [15:0] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned
      New ports: A=\instr_rdata_i [15:0], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [31:16]
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [15:0] = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16]
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8871: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:349$664_Y $flatten\u_ibex_core.\load_store_unit_i.$procmux$8700_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8632_CMP }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8883:
      Old ports: A=1'0, B=2'00, Y=\u_ibex_core.load_store_unit_i.pmp_err_d
      New connections: \u_ibex_core.load_store_unit_i.pmp_err_d = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8942:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [31:24] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:24] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8948:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [23:16] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8955:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [15:8] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:8] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8963:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [7:0] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [31:9] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [7:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8973:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8979:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [31:16] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:16] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8986:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [23:8] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:8] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8994:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [15:0] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16]
      New connections: { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [31:17] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [15:0] } = { $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$9051:
      Old ports: A=4'0000, B=12'000100110111, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0]
      New ports: A=3'000, B=9'001011111, Y=$flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$4\data_be[3:0] [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$9064:
      Old ports: A=4'1111, B=12'111011001000, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0]
      New ports: A=3'111, B=9'110100000, Y=$flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$3\data_be[3:0] [3] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:280$640:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$10463 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$10463 [1]
      New connections: $auto$wreduce.cc:455:run$10463 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:283$641:
      Old ports: A=2'11, B=2'01, Y=$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:283$641_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:283$641_Y [1]
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:283$641_Y [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:302$646:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$10464 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$10464 [0]
      New connections: $auto$wreduce.cc:455:run$10464 [1] = $auto$wreduce.cc:455:run$10464 [0]
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2542:
      Old ports: A=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0], B={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0]
      New ports: A=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1], B=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2641:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0], Y=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0]
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\u_ibex_core.\cs_registers_i.$2\exception_pc[31:0] [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3505:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6] 6'000000 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0], Y={ $flatten\u_ibex_core.\cs_registers_i.$1\cpuctrlsts_part_d[7:0] [7:6] \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [5:0] }
      New ports: A=\u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rdata_q [7:6], B=$flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_d[7:0] [7:6], Y=$flatten\u_ibex_core.\cs_registers_i.$1\cpuctrlsts_part_d[7:0] [7:6]
      New connections: \u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.wr_data_i [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\alu_i.$procmux$4680:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_i 1'1 }, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i, Y=\u_ibex_core.ex_block_i.alu_i.adder_in_a
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_i, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1], Y=\u_ibex_core.ex_block_i.alu_i.adder_in_a [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.adder_in_a [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\ex_block_i.\genblk4.gen_multdiv_fast.multdiv_i.$procmux$4785:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.next_remainder }, B=\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.next_quotient, Y=$auto$wreduce.cc:455:run$10415 [32:0]
      New ports: A=\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.next_remainder, B=\u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.next_quotient [31:0], Y=$auto$wreduce.cc:455:run$10415 [31:0]
      New connections: $auto$wreduce.cc:455:run$10415 [32] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1913:
      Old ports: A=17'00000000000000000, B={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y 7'0100000 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3]
      New ports: A=11'00000000000, B={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8:0] 2'10 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [15] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [8:0] }
      New connections: { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [14:11] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [9] } = { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[3] [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1918:
      Old ports: A=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y 7'0100000 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6]
      New ports: A={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8:0] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[3] [16] \u_ibex_core.ex_block_i.nnu.input_reg [7:0] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8:0] 2'10 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [15] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [8:0] }
      New connections: { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [14:11] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [9] } = { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[6] [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1933:
      Old ports: A=17'00000000000000000, B={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y 7'0100000 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1]
      New ports: A=11'00000000000, B={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:86$1805_Y [8:0] 2'10 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [15] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [8:0] }
      New connections: { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [14:11] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [9] } = { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[1] [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1938:
      Old ports: A=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y 7'0100000 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4]
      New ports: A={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8:0] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8:0] 2'10 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [15] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [8:0] }
      New connections: { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [14:11] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [9] } = { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[4] [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1958:
      Old ports: A=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y 7'0100000 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2]
      New ports: A={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8:0] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[1] [16] \u_ibex_core.ex_block_i.nnu.input_reg [23:16] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8:0] 2'10 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[2] [16] \u_ibex_core.ex_block_i.nnu.input_reg [15:8] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [15] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [8:0] }
      New connections: { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [14:11] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [9] } = { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[2] [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$procmux$1978:
      Old ports: A=$flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y 7'0100000 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, Y=\u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0]
      New ports: A={ $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$2$mem2reg_rd$\input_values$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:49$1779_DATA[16:0]$1800 [8:0] }, B={ \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8] $flatten\u_ibex_core.\ex_block_i.\nnu.\neur_dec.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/neur_decoder.v:85$1804_Y [8:0] 2'10 \u_ibex_core.ex_block_i.nnu.neur_dec.input_values[0] [16] \u_ibex_core.ex_block_i.nnu.input_reg [31:24] }, Y={ \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [15] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [8:0] }
      New connections: { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [16] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [14:11] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [9] } = { \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [10] \u_ibex_core.ex_block_i.nnu.neur_dec.a_vals[0] [8] }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6658:
      Old ports: A=$auto$wreduce.cc:455:run$10447 [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$auto$wreduce.cc:455:run$10447 [1:0], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6709:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0], B=3'011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0]
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6727:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0], B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887:
      Old ports: A=$auto$wreduce.cc:455:run$10450 [2:0], B=3'111, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$10450 [0] }, B=2'11, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6889:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y, B={ 5'00000 $auto$wreduce.cc:455:run$10449 [1:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6889_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6887_Y [2:0], B={ 1'0 $auto$wreduce.cc:455:run$10449 [0] $auto$wreduce.cc:455:run$10449 [0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6889_Y [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6889_Y [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6906:
      Old ports: A=4'0101, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6906_Y
      New ports: A=2'01, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6906_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6906_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7118:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$10448 [2:0] }, B=4'1011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$10448 [2] }, B=2'10, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7136:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0], B={ 3'011 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0]
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\exc_cause_o[6:0] [3:0] }, B={ 1'1 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0] [4:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\exc_cause_o[6:0] [6:5] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7490:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0], B=4'1000, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0]
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1] 1'1 }, B=3'100, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [3] $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [1:0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7746:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0], B=4'1101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0]
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] $flatten\u_ibex_core.\id_stage_i.\controller_i.$1\mfip_id[3:0] [1] 1'0 }, B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [3] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1012:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1011_Y, B=3'011, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1012_Y
      New ports: A={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1011_Y [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1012_Y [2] $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1012_Y [0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1012_Y [1] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_controller.v:313$1012_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$4932:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0], B=2'00, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0], B=1'0, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [1] = $flatten\u_ibex_core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5084:
      Old ports: A=$auto$wreduce.cc:455:run$10453 [5:0], B=6'101100, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [5:0]
      New ports: A={ $auto$wreduce.cc:455:run$10453 [5] $auto$wreduce.cc:455:run$10453 [3:0] }, B=5'11100, Y={ $flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [5] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [3:0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5107:
      Old ports: A=$auto$wreduce.cc:455:run$10452 [5:0], B=6'001001, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0]
      New ports: A={ $auto$wreduce.cc:455:run$10452 [2] 1'0 }, B=2'01, Y={ $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [0] }
      New connections: { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:3] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [1] } = { $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 3'010 }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5134:
      Old ports: A=7'0000000, B={ 42'010101101011000000010000001100001000001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0]
      New ports: A=6'000000, B={ 36'101011101100000010000011000100001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7771:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$10460 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:455:run$10460 [4] $auto$wreduce.cc:455:run$10460 [19:15] 4'0000 $auto$wreduce.cc:455:run$10460 [2] 1'1 $auto$wreduce.cc:455:run$10460 [4] $auto$wreduce.cc:455:run$10460 [2] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'010 }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [14:12] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [5] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7836:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:455:run$10461 [24:0] }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0]
      New ports: A={ $auto$wreduce.cc:455:run$10461 [24:15] 3'000 $auto$wreduce.cc:455:run$10461 [11:7] $auto$wreduce.cc:455:run$10461 [2] 1'1 $auto$wreduce.cc:455:run$10461 [4] 1'0 $auto$wreduce.cc:455:run$10461 [2] 2'11 }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7941:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] }, Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0]
      New ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'101010010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010010011 $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [31:10] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [6:0] }
      New connections: $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8664:
      Old ports: A=3'100, B={ 1'0 $auto$wreduce.cc:455:run$10464 [1:0] }, Y=$flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0]
      New ports: A=2'10, B={ 1'0 $auto$wreduce.cc:455:run$10464 [0] }, Y={ $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [2] $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0] }
      New connections: $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [1] = $flatten\u_ibex_core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8967:
      Old ports: A=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0], B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext
      New ports: A={ $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }, B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext [8:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_b_ext [31:9] = { \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] }
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8998:
      Old ports: A=$flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0], B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext
      New ports: A={ $flatten\u_ibex_core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }, B={ $flatten\u_ibex_core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] $flatten\u_ibex_core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] $flatten\u_ibex_core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext [16:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_h_ext [31:17] = { \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] }
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2737:
      Old ports: A=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0], B={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0]
      New ports: A=$flatten\u_ibex_core.\cs_registers_i.$3\mepc_d[31:0] [31:1], B=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0] [31:1]
      New connections: $flatten\u_ibex_core.\cs_registers_i.$2\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$2804:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0], Y=\u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\u_ibex_core.\cs_registers_i.$2\depc_d[31:0] [31:1], Y=\u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i [31:1]
      New connections: \u_ibex_core.cs_registers_i.u_depc_csr.wr_data_i [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6727:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [2:0], B=3'101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0] [1:0], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [1:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [2] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6891:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6889_Y, B={ 5'00010 $auto$wreduce.cc:455:run$10451 [1:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6891_Y
      New ports: A={ 1'0 $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6889_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:455:run$10451 [0] $auto$wreduce.cc:455:run$10451 [0] }, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6891_Y [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6891_Y [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6908:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6906_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6908_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6906_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6908_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6908_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7743:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0], B=4'1100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$2\mfip_id[3:0] [2:0], B=3'100, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [2:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [3] = $flatten\u_ibex_core.\id_stage_i.\controller_i.$3\mfip_id[3:0] [2]
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5134:
      Old ports: A=6'000000, B={ 36'101011101100000010000011000100001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [5:0] }, Y=$flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5:0]
      New ports: A=5'00000, B={ 30'110111110000010000110010001010 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 1'1 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [2] 1'0 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$10\alu_operator_o[6:0] [0] }, Y={ $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [3:0] }
      New connections: $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [4] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\u_ibex_core.\id_stage_i.\decoder_i.$procmux$5444:
      Old ports: A=7'0101100, B={ 1'0 $auto$wreduce.cc:455:run$10458 [5:0] 7'0000000 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] 1'0 $auto$wreduce.cc:455:run$10454 [5:0] }, Y=\u_ibex_core.ex_block_i.alu_i.operator_i
      New ports: A=6'101100, B={ $auto$wreduce.cc:455:run$10458 [5:0] 6'000000 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$7\alu_operator_o[6:0] [5:0] $flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [5] 1'0 $flatten\u_ibex_core.\id_stage_i.\decoder_i.$12\alu_operator_o[6:0] [3:0] $auto$wreduce.cc:455:run$10454 [2] 1'0 $auto$wreduce.cc:455:run$10454 [2] $auto$wreduce.cc:455:run$10454 [2] 2'00 }, Y=\u_ibex_core.ex_block_i.alu_i.operator_i [5:0]
      New connections: \u_ibex_core.ex_block_i.alu_i.operator_i [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$procmux$7836:
      Old ports: A={ $auto$wreduce.cc:455:run$10461 [24:15] 3'000 $auto$wreduce.cc:455:run$10461 [11:7] $auto$wreduce.cc:455:run$10461 [2] 1'1 $auto$wreduce.cc:455:run$10461 [4] 1'0 $auto$wreduce.cc:455:run$10461 [2] 2'11 }, B=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New ports: A={ $auto$wreduce.cc:455:run$10461 [24:15] $auto$wreduce.cc:455:run$10461 [11:7] $auto$wreduce.cc:455:run$10461 [2] $auto$wreduce.cc:455:run$10461 [4] $auto$wreduce.cc:455:run$10461 [2] }, B={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0] [2] }, Y={ $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [24:15] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [11:6] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [4] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [2] }
      New connections: { $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [14:12] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [5] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [3] $flatten\u_ibex_core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0] [1:0] } = 7'0001011
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6893:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6891_Y, B=7'0000010, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6893_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6891_Y [3:0], B=4'0010, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6893_Y [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6893_Y [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6910:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6908_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6910_Y
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6908_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6910_Y [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6910_Y [1:0] = 2'01
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6895:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6893_Y, B=7'0000001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6893_Y [3:0], B=4'0001, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6912:
      Old ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6910_Y, B=4'0101, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$6910_Y [3:2], B=2'01, Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [1:0] = 2'01
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\id_stage_i.\controller_i.$procmux$7024:
      Old ports: A=7'0000000, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0]
      New ports: A=4'0000, B=$flatten\u_ibex_core.\id_stage_i.\controller_i.$8\exc_cause_o[6:0] [3:0], Y=$flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0] [3:0]
      New connections: $flatten\u_ibex_core.\id_stage_i.\controller_i.$7\exc_cause_o[6:0] [6:4] = 3'000
  Optimizing cells in module \ibex_top.
Performed a total of 141 changes.

42.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

42.21.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:65$1481 in front of them:
        $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:65$1477
        $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_fetch_fifo.v:65$1480

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8929 in front of them:
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8572
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8672

42.21.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$10257 ($dffe) from module ibex_top (D = \u_ibex_core.if_stage_i.fetch_addr_n [1], Q = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1], rval = 1'0).

42.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 2 unused cells and 125 unused wires.
<suppressed ~3 debug messages>

42.21.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~32 debug messages>

42.21.10. Rerunning OPT passes. (Maybe there is more to do..)

42.21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~223 debug messages>

42.21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8929: $auto$opt_reduce.cc:134:opt_pmux$11298
  Optimizing cells in module \ibex_top.
Performed a total of 1 changes.

42.21.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

42.21.14. Executing OPT_SHARE pass.

42.21.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10218 ($adffe) from module ibex_top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10348 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10363 ($adffe) from module ibex_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11296 ($dffe) from module ibex_top.

42.21.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 1 unused cells and 20 unused wires.
<suppressed ~2 debug messages>

42.21.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~7 debug messages>

42.21.18. Rerunning OPT passes. (Maybe there is more to do..)

42.21.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

42.21.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3606: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3646: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3681_CMP $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL $flatten\u_ibex_core.\cs_registers_i.$2\cpuctrlsts_part_we[0:0] }
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\cs_registers_i.$procmux$3684: { $flatten\u_ibex_core.\cs_registers_i.$procmux$3603_CMP $flatten\u_ibex_core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mie_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mepc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mcause_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\mtval_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3635_CMP $flatten\u_ibex_core.\cs_registers_i.$2\depc_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\u_ibex_core.\cs_registers_i.$procmux$3307_CTRL $flatten\u_ibex_core.\cs_registers_i.$procmux$3299_CTRL }
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$920:
      Old ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$920_Y
      New ports: A=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1], B=\u_ibex_core.if_stage_i.fetch_addr_n [31:1], Y=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$920_Y [31:1]
      New connections: $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$920_Y [0] = 1'0
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8878: $auto$opt_reduce.cc:134:opt_pmux$11303
  Optimizing cells in module \ibex_top.
Performed a total of 5 changes.

42.21.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

42.21.22. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_ibex_core.\load_store_unit_i.$procmux$8901 in front of them:
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8578
        $flatten\u_ibex_core.\load_store_unit_i.$procmux$8656

42.21.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10255 ($sdffce) from module ibex_top.

42.21.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

42.21.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~2 debug messages>

42.21.26. Rerunning OPT passes. (Maybe there is more to do..)

42.21.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

42.21.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$921:
      Old ports: A={ $flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$920_Y [31:1] 1'0 }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1] 1'0 }, Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr
      New ports: A=$flatten\u_ibex_core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_prefetch_buffer.v:131$920_Y [31:1], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1], Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:1]
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [0] = 1'0
    New ctrl vector for $pmux cell $flatten\u_ibex_core.\load_store_unit_i.$procmux$8901: { $flatten\u_ibex_core.\load_store_unit_i.$eq$syn_out/ibex_17_04_2024_20_06_24/generated/ibex_load_store_unit.v:349$664_Y $flatten\u_ibex_core.\load_store_unit_i.$procmux$8700_CMP $flatten\u_ibex_core.\load_store_unit_i.$procmux$8600_CMP $auto$opt_reduce.cc:134:opt_pmux$11308 }
  Optimizing cells in module \ibex_top.
Performed a total of 2 changes.

42.21.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

42.21.30. Executing OPT_SHARE pass.

42.21.31. Executing OPT_DFF pass (perform DFF optimizations).

42.21.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

42.21.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.21.34. Rerunning OPT passes. (Maybe there is more to do..)

42.21.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

42.21.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

42.21.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

42.21.38. Executing OPT_SHARE pass.

42.21.39. Executing OPT_DFF pass (perform DFF optimizations).

42.21.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

42.21.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

42.21.42. Finished OPT passes. (There is nothing left to do.)

42.22. Executing TECHMAP pass (map to technology primitives).

42.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

42.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$8fdcfe020be5e507ba05385ffd706e02b549d39d\_90_alu for cells of type $alu.
Using template $paramod$4eac0916efc6934b7d342922aa55c83fed7decb2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$556548cb7038fa09465db9fdc5b10cb4e4ea85e6\_90_pmux for cells of type $pmux.
Using template $paramod$d162af9a2f82170f8be27a74495b44a72135239f\_90_pmux for cells of type $pmux.
Using template $paramod$f1a1302b8e09c99a2717f99de3f6cd758facf154\_90_pmux for cells of type $pmux.
Using template $paramod$226dd52ea1a1be1c10c140df1fdc4b546546c582\_90_pmux for cells of type $pmux.
Using template $paramod$0f5121dce9d4cadad2e468861febb083ffbb78f6\_90_pmux for cells of type $pmux.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$b62ed81e1a823c39bbeeff746e139a460036e6cc\_90_pmux for cells of type $pmux.
Using template $paramod$34cf6041382d1f557b153e76b0a9efd18bdaf4f4\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$24d84da3a13a7952fabd852af4b40b86275330c3\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$99501223b6f7e5af250351eeb57edb5403a5ad0b\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$constmap:29cf40cf0d475663acd1a57e58d2fd147b8ccc53$paramod$6e6e32b1e9652a506fc5a99753a9c7922500f0ac\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
  Constant input on bit 3 of port B: 1'0
  Constant input on bit 4 of port B: 1'0
  Constant input on bit 7 of port B: 1'1
  Constant input on bit 8 of port B: 1'1
  Constant input on bit 9 of port B: 1'1
  Constant input on bit 10 of port B: 1'1
  Constant input on bit 11 of port B: 1'1
  Constant input on bit 12 of port B: 1'1
  Constant input on bit 13 of port B: 1'1
  Constant input on bit 14 of port B: 1'1
  Constant input on bit 15 of port B: 1'1
  Constant input on bit 16 of port B: 1'1
  Constant input on bit 17 of port B: 1'1
  Constant input on bit 18 of port B: 1'1
  Constant input on bit 19 of port B: 1'1
  Constant input on bit 20 of port B: 1'1
  Constant input on bit 21 of port B: 1'1
  Constant input on bit 22 of port B: 1'1
  Constant input on bit 23 of port B: 1'1
  Constant input on bit 24 of port B: 1'1
  Constant input on bit 25 of port B: 1'1
  Constant input on bit 26 of port B: 1'1
  Constant input on bit 27 of port B: 1'1
  Constant input on bit 28 of port B: 1'1
  Constant input on bit 29 of port B: 1'1
  Constant input on bit 30 of port B: 1'1
  Constant input on bit 31 of port B: 1'1
  Constant input on bit 32 of port B: 1'1
Creating constmapped module `$paramod$constmap:6df936ae3b7b9f5dfb8904e9e81c792db65bb1c5$paramod$6e6e32b1e9652a506fc5a99753a9c7922500f0ac\_90_shift_shiftx'.

42.22.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6df936ae3b7b9f5dfb8904e9e81c792db65bb1c5$paramod$6e6e32b1e9652a506fc5a99753a9c7922500f0ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20508.
    dead port 1/2 on $mux $procmux$20505.
    dead port 2/2 on $mux $procmux$20505.
    dead port 1/2 on $mux $procmux$20502.
    dead port 1/2 on $mux $procmux$20499.
    dead port 2/2 on $mux $procmux$20499.
    dead port 1/2 on $mux $procmux$20496.
    dead port 1/2 on $mux $procmux$20493.
    dead port 2/2 on $mux $procmux$20493.
    dead port 1/2 on $mux $procmux$20490.
    dead port 1/2 on $mux $procmux$20487.
    dead port 2/2 on $mux $procmux$20487.
    dead port 1/2 on $mux $procmux$20484.
    dead port 1/2 on $mux $procmux$20481.
    dead port 2/2 on $mux $procmux$20481.
    dead port 2/2 on $mux $procmux$20475.
    dead port 2/2 on $mux $procmux$20469.
    dead port 2/2 on $mux $procmux$20466.
    dead port 2/2 on $mux $procmux$20463.
Removed 19 multiplexer ports.
<suppressed ~1766 debug messages>

42.22.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6df936ae3b7b9f5dfb8904e9e81c792db65bb1c5$paramod$6e6e32b1e9652a506fc5a99753a9c7922500f0ac\_90_shift_shiftx.
<suppressed ~76 debug messages>
Removed 0 unused cells and 68 unused wires.
Using template $paramod$constmap:6df936ae3b7b9f5dfb8904e9e81c792db65bb1c5$paramod$6e6e32b1e9652a506fc5a99753a9c7922500f0ac\_90_shift_shiftx for cells of type $shift.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using template $paramod$constmap:31e7a8cb4f9ce0dbe560fb5b5949600ec5ac4695$paramod$ffd7c51a8e58f947c8584f942dd6e7533e5b9916\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:1e96106192a1f4f5d2db5141dc4b22cc90a6fadd$paramod$ffd7c51a8e58f947c8584f942dd6e7533e5b9916\_90_shift_shiftx'.

42.22.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1e96106192a1f4f5d2db5141dc4b22cc90a6fadd$paramod$ffd7c51a8e58f947c8584f942dd6e7533e5b9916\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21050.
    dead port 2/2 on $mux $procmux$21044.
    dead port 2/2 on $mux $procmux$21038.
    dead port 2/2 on $mux $procmux$21032.
    dead port 2/2 on $mux $procmux$21026.
    dead port 2/2 on $mux $procmux$21020.
    dead port 2/2 on $mux $procmux$21014.
    dead port 2/2 on $mux $procmux$21008.
Removed 8 multiplexer ports.
<suppressed ~319 debug messages>

42.22.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1e96106192a1f4f5d2db5141dc4b22cc90a6fadd$paramod$ffd7c51a8e58f947c8584f942dd6e7533e5b9916\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:1e96106192a1f4f5d2db5141dc4b22cc90a6fadd$paramod$ffd7c51a8e58f947c8584f942dd6e7533e5b9916\_90_shift_shiftx for cells of type $shift.
Using template $paramod$14958951841968c08e77836e0986cbad689c1afd\_90_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$7b00947614a4c48e09c066dca449366ddfa907a5\_90_alu for cells of type $alu.
Using template $paramod$8444c060fe271ac066e795d6958454547b34628c\_90_alu for cells of type $alu.
Using template $paramod$332fab4e157f868977379756d21fa99887c3c6c4\_90_alu for cells of type $alu.
Using template $paramod$constmap:2a152a02942376808ecdd28da10953d39f783e4a$paramod$3397fd401bca6d5a7933ed227da04f250cc57c1a\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \u_ibex_core.ex_block_i.mul_w_vals [67:51] * { \u_ibex_core.ex_block_i.mul_sys.M0.oper_b [16:11] \u_ibex_core.ex_block_i.mul_a_vals [61:51] } (17x17 bits, signed)
  add { \u_ibex_core.ex_block_i.mul_sys.M0.sign 12'000000000000 } (13 bits, unsigned)
Using template $paramod$constmap:bc7cdf0d2913306cf6b2a00b2664547b73a4e0b0$paramod$e4a4bd62a4a9eb815fe34a7c7d13e9adacd4ec9f\_90_shift_shiftx for cells of type $shiftx.
  add { \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.sign_a \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.sign_b \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
  add \u_ibex_core.ex_block_i.mul_w_vals [50:34] * { \u_ibex_core.ex_block_i.mul_sys.M1.oper_b [16:11] \u_ibex_core.ex_block_i.mul_a_vals [44:34] } (17x17 bits, signed)
  add { \u_ibex_core.ex_block_i.mul_sys.M1.sign 12'000000000000 } (13 bits, unsigned)
  sub { \u_ibex_core.ex_block_i.nnu.MAB.iter 2'00 } (3 bits, unsigned)
  add 5'00110 (5 bits, unsigned)
  add \u_ibex_core.ex_block_i.mul_w_vals [33:17] * { \u_ibex_core.ex_block_i.mul_sys.M2.oper_b [16:11] \u_ibex_core.ex_block_i.mul_a_vals [27:17] } (17x17 bits, signed)
  add { \u_ibex_core.ex_block_i.mul_sys.M2.sign 12'000000000000 } (13 bits, unsigned)
  add { $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1769_Y [3:0] } * 5'10001 (32x5 bits, unsigned)
  add \u_ibex_core.ex_block_i.mul_w_vals [16:0] * { \u_ibex_core.ex_block_i.mul_sys.M3.oper_b [16:11] \u_ibex_core.ex_block_i.mul_a_vals [10:0] } (17x17 bits, signed)
  add { \u_ibex_core.ex_block_i.mul_sys.M3.sign 12'000000000000 } (13 bits, unsigned)
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$0c16c00f0f574905a99617e9ad4871dd8ff9dbb0\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:c3619afe2009536f9cd43aa8936a3ccfb047d15b$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
  add { $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1757_Y [3:0] } * 5'10001 (32x5 bits, unsigned)
  add { 29'00000000000000000000000000000 $auto$rtlil.cc:2399:Not$10942 2'11 } * 5'10001 (32x5 bits, unsigned)
  sub { \u_ibex_core.ex_block_i.nnu.MAB.iter 2'00 } (3 bits, unsigned)
  add 5'00101 (5 bits, unsigned)
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$485347036a0659aa9372d9259fdffee185c48f49\_90_pmux for cells of type $pmux.
Using template $paramod$f82acee89384ec32d02677f87ba8e014268c54c7\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
  sub { \u_ibex_core.ex_block_i.nnu.MAB.iter 2'00 } (3 bits, unsigned)
  add 5'00100 (5 bits, unsigned)
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$7433a73939f62b85caa06b2dbffe4eadcc0f64ca\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
  add { $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [31] $flatten\u_ibex_core.\ex_block_i.\nnu.\MAB.$sub$syn_out/ibex_17_04_2024_20_06_24/generated/mul_add_block.v:53$1745_Y [3:0] } * 5'10001 (32x5 bits, unsigned)
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$ae63dc3b50d8e8327f3f28c91126b1f0b8c3a12c\_90_pmux for cells of type $pmux.
Using template $paramod$90ef9d3919151a0ff7c15c5c14550fb560f421a1\_90_pmux for cells of type $pmux.
Using template $paramod$9174beaf0f44375ab754acac146039d243ace676\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$8e2cd9e836d46c40867c8d0d57053a4e1c3bcdbc\_90_pmux for cells of type $pmux.
Using template $paramod$730057d8259da96d4776b15a47b747852ed4c479\_90_pmux for cells of type $pmux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$55bd5cc908054e29e294c324f30f5e858243e54a\_90_pmux for cells of type $pmux.
Using template $paramod$a75cda08a00cd2ec286ea508f3ad43ec36b77618\_90_pmux for cells of type $pmux.
Using template $paramod$3aec434ea322cab681ad20f744a80c5503010ba7\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$c83925f608704c3fa34790ddcfce9302bdcd7533\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100010 for cells of type $fa.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
No more expansions possible.
<suppressed ~16943 debug messages>

42.23. Executing OPT pass (performing simple optimizations).

42.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~84977 debug messages>

42.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~27756 debug messages>
Removed a total of 9252 cells.

42.23.3. Executing OPT_DFF pass (perform DFF optimizations).

42.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 2442 unused cells and 14588 unused wires.
<suppressed ~2443 debug messages>

42.23.5. Finished fast OPT passes.

42.24. Executing ABC pass (technology mapping using ABC).

42.24.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 33477 gates and 36736 wires to a netlist network with 3257 inputs and 1980 outputs.

42.24.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

42.24.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:     1015
ABC RESULTS:              NAND cells:     1019
ABC RESULTS:             ORNOT cells:      741
ABC RESULTS:               AND cells:     1681
ABC RESULTS:                OR cells:     6250
ABC RESULTS:              XNOR cells:     2030
ABC RESULTS:               NOR cells:     2174
ABC RESULTS:            ANDNOT cells:    10138
ABC RESULTS:               XOR cells:     2944
ABC RESULTS:               MUX cells:     4458
ABC RESULTS:        internal signals:    31499
ABC RESULTS:           input signals:     3257
ABC RESULTS:          output signals:     1980
Removing temp directory.

42.25. Executing OPT pass (performing simple optimizations).

42.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~1210 debug messages>

42.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~396 debug messages>
Removed a total of 132 cells.

42.25.3. Executing OPT_DFF pass (perform DFF optimizations).

42.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 11 unused cells and 11771 unused wires.
<suppressed ~556 debug messages>

42.25.5. Finished fast OPT passes.

42.26. Executing HIERARCHY pass (managing design hierarchy).

42.26.1. Analyzing design hierarchy..
Top module:  \ibex_top

42.26.2. Analyzing design hierarchy..
Top module:  \ibex_top
Removed 0 unused modules.

42.27. Printing statistics.

=== ibex_top ===

   Number of wires:              32263
   Number of wire bits:          58459
   Number of public wires:        1556
   Number of public wire bits:   27752
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              35707
     $_ANDNOT_                   10103
     $_AND_                       1640
     $_DFFE_PN0N_                   66
     $_DFFE_PN0P_                 1056
     $_DFFE_PN1P_                    6
     $_DFFE_PN_                     82
     $_DFFE_PP_                    190
     $_DFF_PN0_                    964
     $_DFF_PN1_                      2
     $_DLATCH_N_                    33
     $_DLATCH_P_                   992
     $_MUX_                       4446
     $_NAND_                      1011
     $_NOR_                       2171
     $_NOT_                       1004
     $_ORNOT_                      736
     $_OR_                        6238
     $_SDFFCE_PN0N_                  1
     $_XNOR_                      2030
     $_XOR_                       2936

42.28. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Found and reported 0 problems.

43. Executing OPT pass (performing simple optimizations).

43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

43.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

43.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$21263 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36310_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [127]).
Adding EN signal on $auto$ff.cc:266:slice$21262 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36304_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [126]).
Adding EN signal on $auto$ff.cc:266:slice$21261 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36295_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [125]).
Adding EN signal on $auto$ff.cc:266:slice$21260 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36289_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [124]).
Adding EN signal on $auto$ff.cc:266:slice$21259 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36277_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [123]).
Adding EN signal on $auto$ff.cc:266:slice$21258 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36271_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [122]).
Adding EN signal on $auto$ff.cc:266:slice$21257 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36262_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [121]).
Adding EN signal on $auto$ff.cc:266:slice$21256 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36256_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [120]).
Adding EN signal on $auto$ff.cc:266:slice$21255 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36244_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [119]).
Adding EN signal on $auto$ff.cc:266:slice$21254 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36238_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [118]).
Adding EN signal on $auto$ff.cc:266:slice$21253 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36229_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [117]).
Adding EN signal on $auto$ff.cc:266:slice$21252 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36223_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [116]).
Adding EN signal on $auto$ff.cc:266:slice$21251 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36214_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [115]).
Adding EN signal on $auto$ff.cc:266:slice$21250 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36208_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [114]).
Adding EN signal on $auto$ff.cc:266:slice$21249 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36202_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [113]).
Adding EN signal on $auto$ff.cc:266:slice$21248 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36198_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [112]).
Adding EN signal on $auto$ff.cc:266:slice$21247 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [111], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [111]).
Adding EN signal on $auto$ff.cc:266:slice$21246 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [110], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [110]).
Adding EN signal on $auto$ff.cc:266:slice$21245 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [109], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [109]).
Adding EN signal on $auto$ff.cc:266:slice$21244 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [108], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [108]).
Adding EN signal on $auto$ff.cc:266:slice$21243 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [107], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [107]).
Adding EN signal on $auto$ff.cc:266:slice$21242 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [106], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [106]).
Adding EN signal on $auto$ff.cc:266:slice$21241 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [105]).
Adding EN signal on $auto$ff.cc:266:slice$21240 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [104], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [104]).
Adding EN signal on $auto$ff.cc:266:slice$21239 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [103], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [103]).
Adding EN signal on $auto$ff.cc:266:slice$21238 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [102], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [102]).
Adding EN signal on $auto$ff.cc:266:slice$21237 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [101], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [101]).
Adding EN signal on $auto$ff.cc:266:slice$21236 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [100], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [100]).
Adding EN signal on $auto$ff.cc:266:slice$21235 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [99], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [99]).
Adding EN signal on $auto$ff.cc:266:slice$21234 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [98], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [98]).
Adding EN signal on $auto$ff.cc:266:slice$21233 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [97], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [97]).
Adding EN signal on $auto$ff.cc:266:slice$21232 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [96], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [96]).
Adding EN signal on $auto$ff.cc:266:slice$21231 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36472_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [95]).
Adding EN signal on $auto$ff.cc:266:slice$21230 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36466_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [94]).
Adding EN signal on $auto$ff.cc:266:slice$21229 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36457_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [93]).
Adding EN signal on $auto$ff.cc:266:slice$21228 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36451_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [92]).
Adding EN signal on $auto$ff.cc:266:slice$21227 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36439_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [91]).
Adding EN signal on $auto$ff.cc:266:slice$21226 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36433_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [90]).
Adding EN signal on $auto$ff.cc:266:slice$21225 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36424_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [89]).
Adding EN signal on $auto$ff.cc:266:slice$21224 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36418_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [88]).
Adding EN signal on $auto$ff.cc:266:slice$21223 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36406_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [87]).
Adding EN signal on $auto$ff.cc:266:slice$21222 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36400_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [86]).
Adding EN signal on $auto$ff.cc:266:slice$21221 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36391_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [85]).
Adding EN signal on $auto$ff.cc:266:slice$21220 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36385_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [84]).
Adding EN signal on $auto$ff.cc:266:slice$21219 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36376_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [83]).
Adding EN signal on $auto$ff.cc:266:slice$21218 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36370_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [82]).
Adding EN signal on $auto$ff.cc:266:slice$21217 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36364_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [81]).
Adding EN signal on $auto$ff.cc:266:slice$21216 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36360_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [80]).
Adding EN signal on $auto$ff.cc:266:slice$21215 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [47], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [79]).
Adding EN signal on $auto$ff.cc:266:slice$21214 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [46], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [78]).
Adding EN signal on $auto$ff.cc:266:slice$21213 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [45], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [77]).
Adding EN signal on $auto$ff.cc:266:slice$21212 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [44], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [76]).
Adding EN signal on $auto$ff.cc:266:slice$21211 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [43], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [75]).
Adding EN signal on $auto$ff.cc:266:slice$21210 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [42], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [74]).
Adding EN signal on $auto$ff.cc:266:slice$21209 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [73]).
Adding EN signal on $auto$ff.cc:266:slice$21208 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [40], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [72]).
Adding EN signal on $auto$ff.cc:266:slice$21207 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [39], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [71]).
Adding EN signal on $auto$ff.cc:266:slice$21206 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [38], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [70]).
Adding EN signal on $auto$ff.cc:266:slice$21205 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [37], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [69]).
Adding EN signal on $auto$ff.cc:266:slice$21204 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [36], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [68]).
Adding EN signal on $auto$ff.cc:266:slice$21203 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [35], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [67]).
Adding EN signal on $auto$ff.cc:266:slice$21202 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [34], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [66]).
Adding EN signal on $auto$ff.cc:266:slice$21201 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [33], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [65]).
Adding EN signal on $auto$ff.cc:266:slice$21200 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [32], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [64]).
Adding EN signal on $auto$ff.cc:266:slice$21199 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36310_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [63]).
Adding EN signal on $auto$ff.cc:266:slice$21198 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36304_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [62]).
Adding EN signal on $auto$ff.cc:266:slice$21197 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36295_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [61]).
Adding EN signal on $auto$ff.cc:266:slice$21196 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36289_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [60]).
Adding EN signal on $auto$ff.cc:266:slice$21195 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36277_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [59]).
Adding EN signal on $auto$ff.cc:266:slice$21194 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36271_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [58]).
Adding EN signal on $auto$ff.cc:266:slice$21193 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36262_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [57]).
Adding EN signal on $auto$ff.cc:266:slice$21192 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36256_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [56]).
Adding EN signal on $auto$ff.cc:266:slice$21191 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36244_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [55]).
Adding EN signal on $auto$ff.cc:266:slice$21190 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36238_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [54]).
Adding EN signal on $auto$ff.cc:266:slice$21189 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36229_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [53]).
Adding EN signal on $auto$ff.cc:266:slice$21188 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36223_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [52]).
Adding EN signal on $auto$ff.cc:266:slice$21187 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36214_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [51]).
Adding EN signal on $auto$ff.cc:266:slice$21186 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36208_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [50]).
Adding EN signal on $auto$ff.cc:266:slice$21185 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36202_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [49]).
Adding EN signal on $auto$ff.cc:266:slice$21184 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36198_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [48]).
Adding EN signal on $auto$ff.cc:266:slice$21183 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [111], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [47]).
Adding EN signal on $auto$ff.cc:266:slice$21182 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [110], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [46]).
Adding EN signal on $auto$ff.cc:266:slice$21181 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [109], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [45]).
Adding EN signal on $auto$ff.cc:266:slice$21180 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [108], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [44]).
Adding EN signal on $auto$ff.cc:266:slice$21179 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [107], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [43]).
Adding EN signal on $auto$ff.cc:266:slice$21178 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [106], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [42]).
Adding EN signal on $auto$ff.cc:266:slice$21177 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [105], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [41]).
Adding EN signal on $auto$ff.cc:266:slice$21176 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [104], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [40]).
Adding EN signal on $auto$ff.cc:266:slice$21175 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [103], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [39]).
Adding EN signal on $auto$ff.cc:266:slice$21174 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [102], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [38]).
Adding EN signal on $auto$ff.cc:266:slice$21173 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [101], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [37]).
Adding EN signal on $auto$ff.cc:266:slice$21172 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [100], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [36]).
Adding EN signal on $auto$ff.cc:266:slice$21171 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [99], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [35]).
Adding EN signal on $auto$ff.cc:266:slice$21170 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [98], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [34]).
Adding EN signal on $auto$ff.cc:266:slice$21169 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [97], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [33]).
Adding EN signal on $auto$ff.cc:266:slice$21168 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [96], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [32]).
Adding EN signal on $auto$ff.cc:266:slice$21167 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36472_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [31]).
Adding EN signal on $auto$ff.cc:266:slice$21166 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36466_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [30]).
Adding EN signal on $auto$ff.cc:266:slice$21165 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36457_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [29]).
Adding EN signal on $auto$ff.cc:266:slice$21164 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36451_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [28]).
Adding EN signal on $auto$ff.cc:266:slice$21163 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36439_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [27]).
Adding EN signal on $auto$ff.cc:266:slice$21162 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36433_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [26]).
Adding EN signal on $auto$ff.cc:266:slice$21161 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36424_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [25]).
Adding EN signal on $auto$ff.cc:266:slice$21160 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36418_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [24]).
Adding EN signal on $auto$ff.cc:266:slice$21159 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36406_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [23]).
Adding EN signal on $auto$ff.cc:266:slice$21158 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36400_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [22]).
Adding EN signal on $auto$ff.cc:266:slice$21157 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36391_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [21]).
Adding EN signal on $auto$ff.cc:266:slice$21156 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36385_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [20]).
Adding EN signal on $auto$ff.cc:266:slice$21155 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36376_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [19]).
Adding EN signal on $auto$ff.cc:266:slice$21154 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36370_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [18]).
Adding EN signal on $auto$ff.cc:266:slice$21153 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36364_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [17]).
Adding EN signal on $auto$ff.cc:266:slice$21152 ($_DFFE_PN0P_) from module ibex_top (D = $abc$150756$new_n36360_, Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [16]).
Adding EN signal on $auto$ff.cc:266:slice$21151 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [47], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [15]).
Adding EN signal on $auto$ff.cc:266:slice$21150 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [46], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [14]).
Adding EN signal on $auto$ff.cc:266:slice$21149 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [45], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [13]).
Adding EN signal on $auto$ff.cc:266:slice$21148 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [44], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [12]).
Adding EN signal on $auto$ff.cc:266:slice$21147 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [43], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [11]).
Adding EN signal on $auto$ff.cc:266:slice$21146 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [42], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [10]).
Adding EN signal on $auto$ff.cc:266:slice$21145 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [41], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [9]).
Adding EN signal on $auto$ff.cc:266:slice$21144 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [40], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [8]).
Adding EN signal on $auto$ff.cc:266:slice$21143 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [39], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [7]).
Adding EN signal on $auto$ff.cc:266:slice$21142 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [38], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [6]).
Adding EN signal on $auto$ff.cc:266:slice$21141 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [37], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [5]).
Adding EN signal on $auto$ff.cc:266:slice$21140 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [36], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [4]).
Adding EN signal on $auto$ff.cc:266:slice$21139 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [35], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [3]).
Adding EN signal on $auto$ff.cc:266:slice$21138 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [34], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [2]).
Adding EN signal on $auto$ff.cc:266:slice$21137 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [33], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [1]).
Adding EN signal on $auto$ff.cc:266:slice$21136 ($_DFFE_PN0P_) from module ibex_top (D = \u_ibex_core.ex_block_i.nnu.par_prods_in_reg [32], Q = \u_ibex_core.ex_block_i.nnu.neur_output.quant_products_f [0]).
Adding EN signal on $auto$ff.cc:266:slice$19947 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [1], Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [5]).
Adding EN signal on $auto$ff.cc:266:slice$19944 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [4], Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$19942 ($_DFF_PN1_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [3], Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.md_state_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$12218 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [0], Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$12217 ($_DFF_PN0_) from module ibex_top (D = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2], Q = \u_ibex_core.ex_block_i.genblk4.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [1]).

43.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 133 unused cells and 1431 unused wires.
<suppressed ~1304 debug messages>

43.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

43.9. Rerunning OPT passes. (Maybe there is more to do..)

43.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

43.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

43.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~570 debug messages>
Removed a total of 190 cells.

43.13. Executing OPT_DFF pass (perform DFF optimizations).

43.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 190 unused wires.
<suppressed ~1 debug messages>

43.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

43.16. Rerunning OPT passes. (Maybe there is more to do..)

43.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

43.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

43.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

43.20. Executing OPT_DFF pass (perform DFF optimizations).

43.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

43.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

43.23. Finished OPT passes. (There is nothing left to do.)

44. Executing Verilog backend.

44.1. Executing BMUXMAP pass.

44.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.

45. Executing TECHMAP pass (map to technology primitives).

45.1. Executing Verilog-2005 frontend: rtl/latch_map.v
Parsing Verilog input from `rtl/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

45.2. Continuing TECHMAP pass.
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~995 debug messages>

46. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    \DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

46.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\ibex_top':
  mapped 2086 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 8 $_DFF_PN1_ cells to \DFFS_X1 cells.
  mapped 273 $_DFF_P_ cells to \DFF_X1 cells.

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 389 unused cells and 3754 unused wires.
<suppressed ~390 debug messages>

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

47.9. Rerunning OPT passes. (Maybe there is more to do..)

47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

47.13. Executing OPT_DFF pass (perform DFF optimizations).

47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

47.16. Finished OPT passes. (There is nothing left to do.)

48. Executing ABC pass (technology mapping using ABC).

48.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 33202 gates and 36979 wires to a netlist network with 3776 inputs and 2269 outputs.

48.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.35 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/home/alex/Desktop/ibex_tools/synthesis/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.53 sec
ABC: Memory =   11.38 MB. Time =     0.53 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/alex/Desktop/ibex_tools/ibex/syn/ibex_top_abc.nangate.sdc 
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Setting driving cell to be "BUF_X2".
ABC: Setting output load to be 10.000000.
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -o -D 2000.0 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 2000.0 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 2000.0 
ABC: + dnsize -D 2000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  26319 ( 11.6 %)   Cap =  4.2 ff (  1.5 %)   Area =    30351.93 ( 93.3 %)   Delay =  2219.32 ps  (  8.8 %)               
ABC: Path  0 --     116 : 0    5 pi        A =   0.00  Df =  17.5   -6.6 ps  S =  18.6 ps  Cin =  0.0 ff  Cout =  13.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    6272 : 2    9 NAND2_X2  A =   1.33  Df =  60.9   -0.8 ps  S =  39.6 ps  Cin =  3.1 ff  Cout =  29.9 ff  Cmax = 118.7 ff  G =  932  
ABC: Path  2 --    6273 : 4    5 NOR4_X4   A =   4.79  Df = 153.1  -73.6 ps  S =  46.4 ps  Cin =  5.8 ff  Cout =   8.1 ff  Cmax =  41.5 ff  G =  134  
ABC: Path  3 --    6274 : 1   10 BUF_X2    A =   1.06  Df = 199.9  -82.0 ps  S =  23.3 ps  Cin =  1.7 ff  Cout =  17.6 ff  Cmax = 121.2 ff  G = 1005  
ABC: Path  4 --    6275 : 1   10 BUF_X4    A =   1.86  Df = 233.3  -84.0 ps  S =  14.8 ps  Cin =  3.2 ff  Cout =  20.5 ff  Cmax = 242.3 ff  G =  617  
ABC: Path  5 --    6276 : 1   10 BUF_X4    A =   1.86  Df = 261.9  -84.5 ps  S =  12.1 ps  Cin =  3.2 ff  Cout =  15.8 ff  Cmax = 242.3 ff  G =  480  
ABC: Path  6 --    8755 : 6    1 AOI222_X1 A =   2.13  Df = 312.3  -60.7 ps  S =  46.7 ps  Cin =  1.5 ff  Cout =   1.7 ff  Cmax =  13.0 ff  G =  102  
ABC: Path  7 --    8757 : 4    1 OAI211_X1 A =   1.33  Df = 377.5  -93.4 ps  S =  20.4 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  25.6 ff  G =  100  
ABC: Path  8 --    8766 : 4    2 NOR4_X1   A =   1.33  Df = 396.5   -9.7 ps  S =  74.6 ps  Cin =  1.6 ff  Cout =   5.1 ff  Cmax =  10.5 ff  G =  306  
ABC: Path  9 --   11672 : 3    8 AOI21_X2  A =   1.86  Df = 462.4  -32.8 ps  S =  52.7 ps  Cin =  3.1 ff  Cout =  16.8 ff  Cmax =  50.7 ff  G =  529  
ABC: Path 10 --   11675 : 4    3 NOR4_X2   A =   2.39  Df = 525.8  -22.4 ps  S =  52.0 ps  Cin =  3.3 ff  Cout =   5.4 ff  Cmax =  20.9 ff  G =  160  
ABC: Path 11 --   11677 : 2    6 XNOR2_X1  A =   1.60  Df = 601.5  -14.3 ps  S =  65.8 ps  Cin =  2.3 ff  Cout =  11.9 ff  Cmax =  26.0 ff  G =  487  
ABC: Path 12 --   11796 : 3    4 AND3_X4   A =   2.93  Df = 643.1   -0.2 ps  S =  11.7 ps  Cin =  3.2 ff  Cout =   7.9 ff  Cmax = 241.1 ff  G =  235  
ABC: Path 13 --   11802 : 3    2 OAI21_X1  A =   1.06  Df = 745.9  -18.7 ps  S =  22.7 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  26.1 ff  G =  156  
ABC: Path 14 --   11803 : 3    3 AOI21_X1  A =   1.06  Df = 801.5  -47.3 ps  S =  41.5 ps  Cin =  1.6 ff  Cout =   6.0 ff  Cmax =  25.3 ff  G =  371  
ABC: Path 15 --   11804 : 3    3 OAI21_X2  A =   1.86  Df = 826.3  -36.1 ps  S =  20.4 ps  Cin =  3.1 ff  Cout =   4.3 ff  Cmax =  52.1 ff  G =  130  
ABC: Path 16 --   11805 : 3    2 AOI21_X1  A =   1.06  Df = 873.0  -59.5 ps  S =  33.5 ps  Cin =  1.6 ff  Cout =   4.3 ff  Cmax =  25.3 ff  G =  271  
ABC: Path 17 --   11806 : 3    3 OAI21_X2  A =   1.86  Df = 896.1  -47.1 ps  S =  20.3 ps  Cin =  3.1 ff  Cout =   4.2 ff  Cmax =  52.1 ff  G =  130  
ABC: Path 18 --   11807 : 3    4 AOI21_X1  A =   1.06  Df = 950.3  -75.5 ps  S =  41.0 ps  Cin =  1.6 ff  Cout =   5.9 ff  Cmax =  25.3 ff  G =  359  
ABC: Path 19 --   11808 : 3    2 OAI21_X1  A =   1.06  Df = 976.8  -63.7 ps  S =  22.7 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  26.1 ff  G =  161  
ABC: Path 20 --   11809 : 2    2 AND2_X2   A =   1.33  Df =1012.6  -62.2 ps  S =  11.0 ps  Cin =  1.6 ff  Cout =   5.7 ff  Cmax = 120.8 ff  G =  349  
ABC: Path 21 --   11810 : 3    2 OAI21_X2  A =   1.86  Df =1050.2  -81.0 ps  S =  24.5 ps  Cin =  3.1 ff  Cout =   6.0 ff  Cmax =  52.1 ff  G =  187  
ABC: Path 22 --   11811 : 2    2 NAND2_X2  A =   1.33  Df =1065.3  -77.4 ps  S =   9.5 ps  Cin =  3.1 ff  Cout =   2.6 ff  Cmax = 118.7 ff  G =   78  
ABC: Path 23 --   11812 : 3    3 AOI21_X1  A =   1.06  Df =1117.1 -106.1 ps  S =  41.3 ps  Cin =  1.6 ff  Cout =   5.9 ff  Cmax =  25.3 ff  G =  372  
ABC: Path 24 --   11813 : 3    2 OAI21_X2  A =   1.86  Df =1140.4  -95.9 ps  S =  18.2 ps  Cin =  3.1 ff  Cout =   3.3 ff  Cmax =  52.1 ff  G =  101  
ABC: Path 25 --   11814 : 3    2 AOI21_X1  A =   1.06  Df =1177.9 -114.5 ps  S =  25.3 ps  Cin =  1.6 ff  Cout =   2.5 ff  Cmax =  25.3 ff  G =  159  
ABC: Path 26 --   11815 : 3    1 OAI21_X1  A =   1.06  Df =1198.2 -101.9 ps  S =  18.5 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  26.1 ff  G =  104  
ABC: Path 27 --   11816 : 2    2 AND2_X2   A =   1.33  Df =1229.6  -99.6 ps  S =   9.1 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax = 120.8 ff  G =  233  
ABC: Path 28 --   11817 : 2    1 NOR2_X1   A =   0.80  Df =1256.2 -116.9 ps  S =  15.3 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  26.7 ff  G =  101  
ABC: Path 29 --   11818 : 2    2 NOR2_X1   A =   0.80  Df =1271.6  -93.6 ps  S =  25.9 ps  Cin =  1.6 ff  Cout =   4.0 ff  Cmax =  26.7 ff  G =  249  
ABC: Path 30 --   11819 : 3    2 OAI21_X1  A =   1.06  Df =1321.7 -115.0 ps  S =  35.3 ps  Cin =  1.6 ff  Cout =   5.4 ff  Cmax =  26.1 ff  G =  326  
ABC: Path 31 --   11822 : 3    2 AOI21_X2  A =   1.86  Df =1344.8 -102.9 ps  S =  26.8 ps  Cin =  3.1 ff  Cout =   5.7 ff  Cmax =  50.7 ff  G =  186  
ABC: Path 32 --   11823 : 3    2 OAI21_X2  A =   1.86  Df =1383.6 -118.8 ps  S =  22.9 ps  Cin =  3.1 ff  Cout =   5.4 ff  Cmax =  52.1 ff  G =  165  
ABC: Path 33 --   11825 : 3    2 AOI21_X2  A =   1.86  Df =1401.8 -107.4 ps  S =  22.7 ps  Cin =  3.1 ff  Cout =   4.0 ff  Cmax =  50.7 ff  G =  129  
ABC: Path 34 --   11826 : 3    2 OAI21_X1  A =   1.06  Df =1445.9 -126.3 ps  S =  29.2 ps  Cin =  1.6 ff  Cout =   4.0 ff  Cmax =  26.1 ff  G =  249  
ABC: Path 35 --   11827 : 3    2 AOI21_X1  A =   1.06  Df =1470.5 -105.3 ps  S =  33.0 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  25.3 ff  G =  259  
ABC: Path 36 --   11828 : 3    2 OAI21_X1  A =   1.06  Df =1517.6 -123.9 ps  S =  30.1 ps  Cin =  1.6 ff  Cout =   4.2 ff  Cmax =  26.1 ff  G =  257  
ABC: Path 37 --   11829 : 2    1 NAND2_X1  A =   0.80  Df =1534.5 -120.1 ps  S =  10.5 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  59.4 ff  G =  101  
ABC: Path 38 --   11831 : 3    2 OAI21_X1  A =   1.06  Df =1565.9 -125.2 ps  S =  38.6 ps  Cin =  1.6 ff  Cout =   6.1 ff  Cmax =  26.1 ff  G =  361  
ABC: Path 39 --   11832 : 3    2 AOI21_X2  A =   1.86  Df =1589.5 -109.4 ps  S =  26.8 ps  Cin =  3.1 ff  Cout =   5.7 ff  Cmax =  50.7 ff  G =  186  
ABC: Path 40 --   11833 : 3    2 OAI21_X2  A =   1.86  Df =1624.6 -122.8 ps  S =  20.3 ps  Cin =  3.1 ff  Cout =   4.2 ff  Cmax =  52.1 ff  G =  131  
ABC: Path 41 --   11834 : 2    1 NAND2_X1  A =   0.80  Df =1640.1 -119.5 ps  S =   9.9 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  59.4 ff  G =  100  
ABC: Path 42 --   11835 : 2    2 NAND2_X1  A =   0.80  Df =1661.3 -122.7 ps  S =  14.3 ps  Cin =  1.6 ff  Cout =   3.9 ff  Cmax =  59.4 ff  G =  239  
ABC: Path 43 --   11836 : 3    1 OAI21_X1  A =   1.06  Df =1680.5 -121.4 ps  S =  21.3 ps  Cin =  1.6 ff  Cout =   1.7 ff  Cmax =  26.1 ff  G =  100  
ABC: Path 44 --   11837 : 2    2 NAND2_X1  A =   0.80  Df =1709.1 -128.9 ps  S =  15.7 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  59.4 ff  G =  254  
ABC: Path 45 --   11838 : 1    1 INV_X1    A =   0.53  Df =1717.6 -124.3 ps  S =   7.3 ps  Cin =  1.6 ff  Cout =   1.6 ff  Cmax =  60.7 ff  G =   96  
ABC: Path 46 --   11839 : 3    2 OAI21_X1  A =   1.06  Df =1759.9 -146.7 ps  S =  29.3 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  26.1 ff  G =  254  
ABC: Path 47 --   11840 : 1    1 INV_X1    A =   0.53  Df =1769.0 -140.9 ps  S =   8.1 ps  Cin =  1.6 ff  Cout =   1.6 ff  Cmax =  60.7 ff  G =   96  
ABC: Path 48 --   11841 : 3    2 OAI21_X1  A =   1.06  Df =1821.5 -170.1 ps  S =  37.6 ps  Cin =  1.6 ff  Cout =   5.8 ff  Cmax =  26.1 ff  G =  356  
ABC: Path 49 --   11842 : 3    1 AOI21_X2  A =   1.86  Df =1839.8 -156.4 ps  S =  19.5 ps  Cin =  3.1 ff  Cout =   2.6 ff  Cmax =  50.7 ff  G =   80  
ABC: Path 50 --   11843 : 2    7 XNOR2_X1  A =   1.60  Df =1956.0 -195.8 ps  S =  93.9 ps  Cin =  2.3 ff  Cout =  18.0 ff  Cmax =  26.0 ff  G =  757  
ABC: Path 51 --   20309 : 3    2 MUX2_X1   A =   1.86  Df =2017.3 -181.9 ps  S =  16.3 ps  Cin =  1.2 ff  Cout =   4.7 ff  Cmax =  60.5 ff  G =  359  
ABC: Path 52 --   20310 : 3    2 OAI21_X2  A =   1.86  Df =2033.0 -135.8 ps  S =  18.3 ps  Cin =  3.1 ff  Cout =   3.4 ff  Cmax =  52.1 ff  G =  104  
ABC: Path 53 --   20311 : 3    2 MUX2_X2   A =   2.39  Df =2087.5 -155.4 ps  S =   9.8 ps  Cin =  1.9 ff  Cout =   2.6 ff  Cmax = 120.8 ff  G =  132  
ABC: Path 54 --   20313 : 3    2 MUX2_X1   A =   1.86  Df =2149.2 -177.1 ps  S =  12.4 ps  Cin =  1.2 ff  Cout =   3.3 ff  Cmax =  60.5 ff  G =  252  
ABC: Path 55 --   20315 : 3    1 OAI21_X1  A =   1.06  Df =2219.3 -214.8 ps  S =  56.8 ps  Cin =  1.6 ff  Cout =  10.0 ff  Cmax =  26.1 ff  G =  635  
ABC: Start-point = pi115 (\genblk3.genblk1.gen_regfile_latch.register_file_i.raddr_b_i [0]).  End-point = po739 (\u_ibex_core.ex_block_i.nnu.neur_output.temp_results[0] [0]).
ABC: + write_blif <abc-temp-dir>/output.blif 

48.1.2. Re-integrating ABC results.
ABC RESULTS:            INV_X2 cells:        4
ABC RESULTS:           NOR4_X4 cells:        4
ABC RESULTS:           NOR3_X4 cells:        3
ABC RESULTS:            OR4_X4 cells:        1
ABC RESULTS:            OR4_X2 cells:        3
ABC RESULTS:           AND3_X2 cells:        1
ABC RESULTS:          NAND2_X4 cells:        2
ABC RESULTS:         AOI222_X2 cells:        2
ABC RESULTS:          OAI21_X4 cells:       10
ABC RESULTS:            OR3_X2 cells:        3
ABC RESULTS:           XOR2_X2 cells:        2
ABC RESULTS:         CLKBUF_X3 cells:        1
ABC RESULTS:          XNOR2_X2 cells:        3
ABC RESULTS:           AND3_X4 cells:        1
ABC RESULTS:          NAND2_X2 cells:       10
ABC RESULTS:          NAND4_X4 cells:        1
ABC RESULTS:         OAI211_X4 cells:        1
ABC RESULTS:         AOI211_X2 cells:        1
ABC RESULTS:          NAND4_X2 cells:        2
ABC RESULTS:            OR3_X4 cells:        3
ABC RESULTS:          OAI33_X1 cells:       17
ABC RESULTS:           NOR2_X4 cells:        1
ABC RESULTS:         CLKBUF_X2 cells:        8
ABC RESULTS:           AND4_X2 cells:        2
ABC RESULTS:         OAI222_X1 cells:       32
ABC RESULTS:            OR2_X2 cells:        5
ABC RESULTS:            OR2_X4 cells:        6
ABC RESULTS:          AOI21_X4 cells:       12
ABC RESULTS:           AND2_X2 cells:        6
ABC RESULTS:           NOR2_X2 cells:        3
ABC RESULTS:          AOI21_X2 cells:       23
ABC RESULTS:          OAI21_X2 cells:       36
ABC RESULTS:           AND4_X1 cells:      386
ABC RESULTS:           NOR4_X2 cells:       26
ABC RESULTS:          AOI22_X2 cells:        3
ABC RESULTS:         OAI211_X2 cells:        2
ABC RESULTS:           NOR3_X2 cells:        2
ABC RESULTS:            BUF_X4 cells:      146
ABC RESULTS:          NAND3_X2 cells:        3
ABC RESULTS:           XOR2_X1 cells:     1255
ABC RESULTS:          XNOR2_X1 cells:     2224
ABC RESULTS:           MUX2_X2 cells:       10
ABC RESULTS:            BUF_X8 cells:       10
ABC RESULTS:           NOR4_X1 cells:      197
ABC RESULTS:           AND3_X1 cells:      347
ABC RESULTS:            OR4_X1 cells:       34
ABC RESULTS:            BUF_X2 cells:       97
ABC RESULTS:         CLKBUF_X1 cells:      261
ABC RESULTS:            BUF_X1 cells:     1146
ABC RESULTS:          NAND4_X1 cells:      335
ABC RESULTS:            OR3_X1 cells:      457
ABC RESULTS:         AOI222_X1 cells:      187
ABC RESULTS:          NAND3_X1 cells:      718
ABC RESULTS:           NOR3_X1 cells:      562
ABC RESULTS:           AND2_X1 cells:      920
ABC RESULTS:          OAI22_X1 cells:      107
ABC RESULTS:         OAI221_X1 cells:       67
ABC RESULTS:          AOI22_X1 cells:     1291
ABC RESULTS:            INV_X1 cells:     1377
ABC RESULTS:          NAND2_X1 cells:     3544
ABC RESULTS:         AOI221_X1 cells:      166
ABC RESULTS:           NOR2_X1 cells:     2511
ABC RESULTS:          AOI21_X1 cells:     2447
ABC RESULTS:            OR2_X1 cells:      514
ABC RESULTS:         OAI211_X1 cells:      224
ABC RESULTS:         AOI211_X1 cells:      251
ABC RESULTS:          OAI21_X1 cells:     2543
ABC RESULTS:           MUX2_X1 cells:     1740
ABC RESULTS:        internal signals:    30934
ABC RESULTS:           input signals:     3776
ABC RESULTS:          output signals:     2269
Removing temp directory.

49. Executing ABC pass (technology mapping using ABC).

49.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.
Removed 0 unused cells and 36246 unused wires.

50. Executing Verilog backend.

50.1. Executing BMUXMAP pass.

50.2. Executing DEMUXMAP pass.
Dumping module `\ibex_top'.

51. Executing SETUNDEF pass (replace undef values with defined constants).

52. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 486 unused wires.

53. Executing Verilog backend.
Dumping module `\ibex_top'.

54. Executing CHECK pass (checking for obvious problems).
Checking module ibex_top...
Found and reported 0 problems.
======== Yosys Stat Report ========

55. Printing statistics.

=== ibex_top ===

   Number of wires:              32483
   Number of wire bits:          33096
   Number of public wires:        4618
   Number of public wire bits:    5231
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              29711
     $_DLATCH_N_                    33
     AND2_X1                       920
     AND2_X2                         6
     AND3_X1                       347
     AND3_X2                         1
     AND3_X4                         1
     AND4_X1                       386
     AND4_X2                         2
     AOI211_X1                     251
     AOI211_X2                       1
     AOI21_X1                     2447
     AOI21_X2                       23
     AOI21_X4                       12
     AOI221_X1                     166
     AOI222_X1                     187
     AOI222_X2                       2
     AOI22_X1                     1291
     AOI22_X2                        3
     BUF_X1                       1146
     BUF_X2                         97
     BUF_X4                        146
     BUF_X8                         10
     CLKBUF_X1                     261
     CLKBUF_X2                       8
     CLKBUF_X3                       1
     DFFR_X1                      2086
     DFFS_X1                         8
     DFF_X1                        273
     DLH_X1                        992
     INV_X1                       1377
     INV_X2                          4
     MUX2_X1                      1740
     MUX2_X2                        10
     NAND2_X1                     3544
     NAND2_X2                       10
     NAND2_X4                        2
     NAND3_X1                      718
     NAND3_X2                        3
     NAND4_X1                      335
     NAND4_X2                        2
     NAND4_X4                        1
     NOR2_X1                      2511
     NOR2_X2                         3
     NOR2_X4                         1
     NOR3_X1                       562
     NOR3_X2                         2
     NOR3_X4                         3
     NOR4_X1                       197
     NOR4_X2                        26
     NOR4_X4                         4
     OAI211_X1                     224
     OAI211_X2                       2
     OAI211_X4                       1
     OAI21_X1                     2543
     OAI21_X2                       36
     OAI21_X4                       10
     OAI221_X1                      67
     OAI222_X1                      32
     OAI22_X1                      107
     OAI33_X1                       17
     OR2_X1                        514
     OR2_X2                          5
     OR2_X4                          6
     OR3_X1                        457
     OR3_X2                          3
     OR3_X4                          3
     OR4_X1                         34
     OR4_X2                          3
     OR4_X4                          1
     XNOR2_X1                     2224
     XNOR2_X2                        3
     XOR2_X1                      1255
     XOR2_X2                         2

   Area for cell type $_DLATCH_N_ is unknown!

   Chip area for module '\ibex_top': 45365.236000

====== End Yosys Stat Report ======

Warnings: 158 unique messages, 224 total
End of script. Logfile hash: 7d1e6d4b3a, CPU: user 263.60s system 2.24s, MEM: 661.58 MB peak
Yosys 0.30+48 (git sha1 14d50a176, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 18% 81x opt_expr (60 sec), 18% 3x abc (60 sec), ...
