#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Dec 13 11:01:05 2016
# Process ID: 13992
# Log file: C:/Users/ZYZ/Desktop/ID_Display/ID_Display.runs/synth_1/ID.vds
# Journal file: C:/Users/ZYZ/Desktop/ID_Display/ID_Display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ID.tcl -notrace
Command: synth_design -top ID -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 262.691 ; gain = 87.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ID' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:23]
	Parameter len bound to: 12 - type: integer 
	Parameter data_0 bound to: 4'b0000 
	Parameter data_1 bound to: 4'b0000 
	Parameter data_2 bound to: 4'b0000 
	Parameter data_3 bound to: 4'b0000 
	Parameter data_4 bound to: 4'b0001 
	Parameter data_5 bound to: 4'b0101 
	Parameter data_6 bound to: 4'b0011 
	Parameter data_7 bound to: 4'b0101 
	Parameter data_8 bound to: 4'b0010 
	Parameter data_9 bound to: 4'b0100 
	Parameter data_10 bound to: 4'b0101 
	Parameter data_11 bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:87]
INFO: [Synth 8-256] done synthesizing module 'ID' (1#1) [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:23]
WARNING: [Synth 8-3917] design ID has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 297.844 ; gain = 122.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 297.844 ; gain = 122.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/constrs_1/new/ID.xdc]
Finished Parsing XDC File [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/constrs_1/new/ID.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 577.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "a_to_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design ID has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 577.500 ; gain = 402.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\position_reg[3] ) is unused and will be removed from module ID.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'position_reg[3]/Q' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
WARNING: [Synth 8-3332] Sequential element (\position_reg[2] ) is unused and will be removed from module ID.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'position_reg[2]/Q' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
WARNING: [Synth 8-3332] Sequential element (\position_reg[1] ) is unused and will be removed from module ID.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'position_reg[1]/Q' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
WARNING: [Synth 8-3332] Sequential element (\position_reg[0] ) is unused and will be removed from module ID.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'position_reg[0]/Q' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/ZYZ/Desktop/ID_Display/ID_Display.srcs/sources_1/new/ID.v:132]
WARNING: [Synth 8-3332] Sequential element (\position_reg[3]__0 ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\position_reg[2]__0 ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\position_reg[1]__0 ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\position_reg[0]__0 ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\clkdiv_reg[20] ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\clkdiv_reg[21] ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\clkdiv_reg[22] ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\clkdiv_reg[23] ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\clkdiv_reg[24] ) is unused and will be removed from module ID.
WARNING: [Synth 8-3332] Sequential element (\clkdiv_reg[25] ) is unused and will be removed from module ID.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 577.500 ; gain = 402.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    20|
|4     |LUT2   |     4|
|5     |FDCE   |    20|
|6     |IBUF   |     2|
|7     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    64|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 577.500 ; gain = 402.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 577.500 ; gain = 88.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 577.500 ; gain = 402.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 16 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 577.500 ; gain = 369.031
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 577.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 11:01:48 2016...
