
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000241                       # Number of seconds simulated
sim_ticks                                   240774000                       # Number of ticks simulated
final_tick                                  240774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63367                       # Simulator instruction rate (inst/s)
host_op_rate                                   116178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89991409                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449476                       # Number of bytes of host memory used
host_seconds                                     2.68                       # Real time elapsed on the host
sim_insts                                      169539                       # Number of instructions simulated
sim_ops                                        310835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         189824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             293632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           36352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                568                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         431142897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         788390773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1219533671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    431142897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        431142897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      150979757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150979757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      150979757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        431142897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        788390773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1370513428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000051052250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10309                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1676                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1676                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 289216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  104896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  293696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               107264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     70                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     240772000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1676                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.427673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.157636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   314.122127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          397     31.21%     31.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          367     28.85%     60.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          145     11.40%     71.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           78      6.13%     77.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           68      5.35%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      3.14%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.49%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.73%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136     10.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1272                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.712871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.742504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.766823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             58     57.43%     57.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29     28.71%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      5.94%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      3.96%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.98%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.99%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.99%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.227723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.215246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               90     89.11%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      9.90%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           101                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       189504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       104896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 414131093.888875067234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 787061725.933863282204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 435661657.820196568966                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1676                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58893000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    104478000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5665124000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36286.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35225.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3380145.58                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     78639750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               163371000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22595000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17402.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36152.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1201.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       435.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1219.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    445.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3616                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1257                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.81                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38431.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6247500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3301650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20398980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5841180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39175530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               407520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        68974560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          976320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              163762440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            680.150016                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            153671250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       127000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2540750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      79026000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    151280250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2927400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1525590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11859540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2714400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             34074600                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               927360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        65913090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7230240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     614640.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              146300310                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            607.625034                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            163494500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1476000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF        95000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     18826750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      68003500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    144572750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  104904                       # Number of BP lookups
system.cpu.branchPred.condPredicted            104904                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10532                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                25623                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     696                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                302                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           25623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              22423                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3200                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1419                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       77439                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       20669                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1795                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           112                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       51080                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           355                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       240774000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           481549                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              95248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         492774                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      104904                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              23119                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        291124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1977                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          130                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     50834                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3237                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             399566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.270629                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.385577                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   260594     65.22%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5722      1.43%     66.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6991      1.75%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10883      2.72%     71.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6540      1.64%     72.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9418      2.36%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5336      1.34%     76.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3009      0.75%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    91073     22.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               399566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.217847                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.023310                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    76862                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                199483                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     97934                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14565                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10722                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 808648                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10722                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    86042                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  144607                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5275                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    101295                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 51625                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 759150                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3017                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10734                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    155                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  36502                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              920269                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1922019                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1102261                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             36830                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                389954                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   530315                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                193                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            138                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     54826                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                94473                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28050                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1420                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              345                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     674473                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 321                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    556838                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3824                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          363958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       531093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            257                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        399566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.393607                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.267782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              259005     64.82%     64.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23366      5.85%     70.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18035      4.51%     75.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               20383      5.10%     80.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22401      5.61%     85.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19266      4.82%     90.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17633      4.41%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11295      2.83%     97.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8182      2.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          399566                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9220     82.34%     82.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    14      0.13%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.13%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     23      0.21%     82.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.03%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                20      0.18%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               29      0.26%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1186     10.59%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   587      5.24%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                46      0.41%     99.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               53      0.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7839      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                433121     77.78%     79.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  127      0.02%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1596      0.29%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1779      0.32%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  723      0.13%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1899      0.34%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1965      0.35%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1308      0.23%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                961      0.17%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             304      0.05%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             103      0.02%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            256      0.05%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                78365     14.07%     95.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               21077      3.79%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4413      0.79%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            938      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 556838                       # Type of FU issued
system.cpu.iq.rate                           1.156348                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       11198                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020110                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1497147                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1004457                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       504391                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               31117                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              34350                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        13317                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 544689                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   15508                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3543                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52207                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14306                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10722                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   98780                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2970                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              674794                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               553                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 94473                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                28050                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                194                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    699                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1885                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             58                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1641                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12515                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14156                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                534612                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 77281                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22226                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        97938                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    51456                       # Number of branches executed
system.cpu.iew.exec_stores                      20657                       # Number of stores executed
system.cpu.iew.exec_rate                     1.110192                       # Inst execution rate
system.cpu.iew.wb_sent                         524394                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        517708                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    397250                       # num instructions producing a value
system.cpu.iew.wb_consumers                    631118                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.075089                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629439                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          363995                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10678                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       342581                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.907333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.065208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       259303     75.69%     75.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23416      6.84%     82.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11132      3.25%     85.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16098      4.70%     90.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6421      1.87%     92.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3748      1.09%     93.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2637      0.77%     94.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1993      0.58%     94.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        17833      5.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       342581                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               169539                       # Number of instructions committed
system.cpu.commit.committedOps                 310835                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          56010                       # Number of memory references committed
system.cpu.commit.loads                         42266                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      35266                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       7698                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    304093                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1028                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1949      0.63%      0.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           246423     79.28%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              99      0.03%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.47%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            826      0.27%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.15%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             841      0.27%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.34%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.23%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          304      0.10%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           48      0.02%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          256      0.08%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           40532     13.04%     95.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13054      4.20%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1734      0.56%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          690      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            310835                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 17833                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       999578                       # The number of ROB reads
system.cpu.rob.rob_writes                     1407725                       # The number of ROB writes
system.cpu.timesIdled                             806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      169539                       # Number of Instructions Simulated
system.cpu.committedOps                        310835                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.840344                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.840344                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.352070                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.352070                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   714798                       # number of integer regfile reads
system.cpu.int_regfile_writes                  435340                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     19043                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    12107                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    263524                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   177854                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  222354                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           826.148406                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               47001                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1942                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.202369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   826.148406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.806786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.806786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            173778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           173778                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        57576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           57576                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        13180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13180                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        70756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            70756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        70756                       # number of overall hits
system.cpu.dcache.overall_hits::total           70756                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14082                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14082                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          568                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14650                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14650                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14650                       # number of overall misses
system.cpu.dcache.overall_misses::total         14650                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    751446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    751446500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38309500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38309500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    789756000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    789756000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    789756000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    789756000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13748                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        85406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        85406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        85406                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        85406                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.196517                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.196517                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041315                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041315                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.171534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.171534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.171534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.171534                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53362.199972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53362.199972                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67446.302817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67446.302817                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53908.259386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53908.259386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53908.259386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53908.259386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13507                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               183                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.808743                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          568                       # number of writebacks
system.cpu.dcache.writebacks::total               568                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11677                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11677                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11684                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2405                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2405                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          561                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2966                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    161340500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    161340500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37321500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37321500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    198662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    198662000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    198662000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    198662000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034728                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034728                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67085.446985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67085.446985                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66526.737968                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66526.737968                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66979.770735                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66979.770735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66979.770735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66979.770735                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1942                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.307762                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38051                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1110                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.280180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.307762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.902945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.902945                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            103288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           103288                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        48498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           48498                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        48498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            48498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        48498                       # number of overall hits
system.cpu.icache.overall_hits::total           48498                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2335                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2335                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2335                       # number of overall misses
system.cpu.icache.overall_misses::total          2335                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147009499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147009499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    147009499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147009499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147009499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147009499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        50833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        50833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        50833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        50833                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        50833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        50833                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045935                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045935                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045935                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045935                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045935                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62959.100214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62959.100214                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62959.100214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62959.100214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62959.100214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62959.100214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1352                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1110                       # number of writebacks
system.cpu.icache.writebacks::total              1110                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1623                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1623                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1623                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1623                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1623                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110776499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110776499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110776499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110776499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110776499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110776499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.031928                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031928                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.031928                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031928                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.031928                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031928                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68254.158349                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68254.158349                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68254.158349                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68254.158349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68254.158349                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68254.158349                       # average overall mshr miss latency
system.cpu.icache.replacements                   1110                       # number of replacements
system.membus.snoop_filter.tot_requests          7641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    240774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4027                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          568                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1110                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1374                       # Transaction distribution
system.membus.trans_dist::ReadExReq               561                       # Transaction distribution
system.membus.trans_dist::ReadExResp              561                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1623                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2405                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       174848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       226176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       226176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  401024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4589                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001961                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.044247                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4580     99.80%     99.80% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.20%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4589                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15232000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8599247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15721999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
