/*
* Copyright (c) 2020 - 2024 Renesas Electronics Corporation and/or its affiliates
*
* SPDX-License-Identifier: BSD-3-Clause
*/

#ifndef BSP_MCU_FAMILY_CFG_H_
#define BSP_MCU_FAMILY_CFG_H_
#ifdef __cplusplus
extern "C" {
#endif

#define BSP_MCU_GROUP_RZV2L (1)
#define BSP_SUPPORT_CORE_CM33 (1)
#define BSP_CORTEX_VECTOR_TABLE_ENTRIES    (16U)
#define BSP_VECTOR_TABLE_MAX_ENTRIES       (496U)
#define BSP_CFG_INLINE_IRQ_FUNCTIONS       (1)

#include "bsp_mcu_device_pn_cfg.h"
#include "bsp_mcu_device_cfg.h"
#include "bsp_override.h"
#include "bsp_mcu_info.h"
#include "bsp_clock_cfg.h"

#if defined(_RZV2L_TZ_SECURE)
 #define BSP_TZ_SECURE_BUILD           (1)
 #define BSP_TZ_NONSECURE_BUILD        (0)
#elif defined(_RZV2L_TZ_NONSECURE)
 #define BSP_TZ_SECURE_BUILD           (0)
 #define BSP_TZ_NONSECURE_BUILD        (1)
#else
 #define BSP_TZ_SECURE_BUILD           (0)
 #define BSP_TZ_NONSECURE_BUILD        (0)
#endif

#define BSP_NONSECURE_TRANSITION      (1)

/* TrustZone Settings */
#define BSP_TZ_CFG_INIT_SECURE_ONLY       (BSP_CFG_CLOCKS_SECURE || (!BSP_CFG_CLOCKS_OVERRIDE))
#define BSP_TZ_CFG_SKIP_INIT              (BSP_TZ_NONSECURE_BUILD && BSP_TZ_CFG_INIT_SECURE_ONLY)

#define SCB_SCR_SLEEPDEEPS_VAL            (0)
#define SCB_SCR_SLEEPDEEP_VAL             (0)

/* CMSIS TrustZone Settings */
#define SCB_CSR_AIRCR_INIT                (1)
#define SCB_AIRCR_BFHFNMINS_VAL           (1)
#define SCB_AIRCR_SYSRESETREQS_VAL        (0)
#define SCB_AIRCR_PRIS_VAL                (0)
#define TZ_FPU_NS_USAGE                   (1)
#ifndef SCB_NSACR_CP10_11_VAL
#define SCB_NSACR_CP10_11_VAL             (3U)
#endif
#define SCB_SHCSR_SECUREFAULTENA_VAL      (1)

#ifndef FPU_FPCCR_TS_VAL
#define FPU_FPCCR_TS_VAL                  (0U)
#endif
#define FPU_FPCCR_CLRONRETS_VAL           (0)

#ifndef FPU_FPCCR_CLRONRET_VAL
#define FPU_FPCCR_CLRONRET_VAL            (1)
#endif

#ifdef __cplusplus
}
#endif
#endif /* BSP_MCU_FAMILY_CFG_H_ */
