0.6
2019.2
Nov  6 2019
21:57:16
D:/SMD/FPGA/signeddelay/signeddelay.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/SMD/FPGA/trial1sign/trial1sign.srcs/sim_1/new/mulsignd_tb.v,1694968726,verilog,,,,mulsignd_tb,,,,,,,,
D:/SMD/FPGA/trial1sign/trial1sign.srcs/sources_1/new/mulsignd.v,1694973141,verilog,,D:/SMD/FPGA/trial1sign/trial1sign.srcs/sim_1/new/mulsignd_tb.v,,F_add;mulsignd;rca;rca16;sub16,,,,,,,,
