// Seed: 3722329600
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_4 = 1, id_5;
  assign id_3 = 1;
  wire id_6;
endmodule
macromodule module_1 (
    input tri0 id_0,
    output wor id_1,
    output wire id_2
    , id_20,
    output wand id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6
    , id_21,
    output supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    output wor id_11,
    input tri0 id_12,
    output wire id_13,
    input tri0 id_14,
    output supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    output wand id_18
    , id_22 = 1
);
  assign id_7 = (id_10) || id_12 && 1'd0;
  tri1 id_23;
  module_0(
      id_23, id_23, id_23
  );
  assign id_3 = id_5;
  wire id_24;
  wand id_25, id_26;
  wire id_27;
  assign id_23 = 1'd0;
  wire id_28;
  assign id_25 = 1;
  assign id_21 = "";
endmodule
