
PEPL_PPU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f54  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800a138  0800a138  0000b138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a59c  0800a59c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a59c  0800a59c  0000b59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5a4  0800a5a4  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5a4  0800a5a4  0000b5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5a8  0800a5a8  0000b5a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a5ac  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  200001d4  0800a780  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  0800a780  0000c53c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000173f4  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c81  00000000  00000000  000235f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  00026280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001098  00000000  00000000  000277d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296c7  00000000  00000000  00028868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000174c9  00000000  00000000  00051f2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114dde  00000000  00000000  000693f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017e1d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dbc  00000000  00000000  0017e21c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00184fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a11c 	.word	0x0800a11c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800a11c 	.word	0x0800a11c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <convert_adc_to_current>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef INTERLEAVING
	float convert_adc_to_current(uint16_t* adc_buffer)
	{
 8000fc4:	b5b0      	push	{r4, r5, r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
		float avg = 0;
 8000fcc:	f04f 0300 	mov.w	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]

		//printf("ADC Values: [%d, %d, %d, %d, %d]\r\n", adc_buffer[0], adc_buffer[1], adc_buffer[2], adc_buffer[3], adc_buffer[4]);

		for (int i = 0; i < ADC_BUFFER_SIZE; ++i) {
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	e016      	b.n	8001006 <convert_adc_to_current+0x42>
			avg += adc_buffer[i] / ADC_BUFFER_SIZE;
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	4413      	add	r3, r2
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	4a28      	ldr	r2, [pc, #160]	@ (8001084 <convert_adc_to_current+0xc0>)
 8000fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe8:	08db      	lsrs	r3, r3, #3
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	ee07 3a90 	vmov	s15, r3
 8000ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff4:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ff8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffc:	edc7 7a03 	vstr	s15, [r7, #12]
		for (int i = 0; i < ADC_BUFFER_SIZE; ++i) {
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	3301      	adds	r3, #1
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	2b09      	cmp	r3, #9
 800100a:	dde5      	ble.n	8000fd8 <convert_adc_to_current+0x14>
		}

		return ((avg - 32768.0) / 32768.0) * current_sensor_max / current_sensor_conv;
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f7ff fac3 	bl	8000598 <__aeabi_f2d>
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	4b1c      	ldr	r3, [pc, #112]	@ (8001088 <convert_adc_to_current+0xc4>)
 8001018:	f7ff f95e 	bl	80002d8 <__aeabi_dsub>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4610      	mov	r0, r2
 8001022:	4619      	mov	r1, r3
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	4b17      	ldr	r3, [pc, #92]	@ (8001088 <convert_adc_to_current+0xc4>)
 800102a:	f7ff fc37 	bl	800089c <__aeabi_ddiv>
 800102e:	4602      	mov	r2, r0
 8001030:	460b      	mov	r3, r1
 8001032:	4614      	mov	r4, r2
 8001034:	461d      	mov	r5, r3
 8001036:	4b15      	ldr	r3, [pc, #84]	@ (800108c <convert_adc_to_current+0xc8>)
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff faad 	bl	8000598 <__aeabi_f2d>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4620      	mov	r0, r4
 8001044:	4629      	mov	r1, r5
 8001046:	f7ff faff 	bl	8000648 <__aeabi_dmul>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	4614      	mov	r4, r2
 8001050:	461d      	mov	r5, r3
 8001052:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <convert_adc_to_current+0xcc>)
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fa9f 	bl	8000598 <__aeabi_f2d>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4620      	mov	r0, r4
 8001060:	4629      	mov	r1, r5
 8001062:	f7ff fc1b 	bl	800089c <__aeabi_ddiv>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	4610      	mov	r0, r2
 800106c:	4619      	mov	r1, r3
 800106e:	f7ff fdc3 	bl	8000bf8 <__aeabi_d2f>
 8001072:	4603      	mov	r3, r0
 8001074:	ee07 3a90 	vmov	s15, r3
	}
 8001078:	eeb0 0a67 	vmov.f32	s0, s15
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bdb0      	pop	{r4, r5, r7, pc}
 8001082:	bf00      	nop
 8001084:	cccccccd 	.word	0xcccccccd
 8001088:	40e00000 	.word	0x40e00000
 800108c:	40533333 	.word	0x40533333
 8001090:	3db43958 	.word	0x3db43958
 8001094:	00000000 	.word	0x00000000

08001098 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001098:	b5b0      	push	{r4, r5, r7, lr}
 800109a:	b08c      	sub	sp, #48	@ 0x30
 800109c:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	#ifdef INTERLEAVING
		float current = 0;
 800109e:	f04f 0300 	mov.w	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
		float error = 0;
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	61bb      	str	r3, [r7, #24]
		float integral = 0;
 80010aa:	f04f 0300 	mov.w	r3, #0
 80010ae:	627b      	str	r3, [r7, #36]	@ 0x24
		float control = 0;
 80010b0:	f04f 0300 	mov.w	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
		float pulse = 63;
 80010b6:	4b70      	ldr	r3, [pc, #448]	@ (8001278 <main+0x1e0>)
 80010b8:	623b      	str	r3, [r7, #32]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ba:	f000 fe5a 	bl	8001d72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010be:	f000 f8f9 	bl	80012b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c2:	f000 fb1f 	bl	8001704 <MX_GPIO_Init>
  MX_DMA_Init();
 80010c6:	f000 faf3 	bl	80016b0 <MX_DMA_Init>
  MX_TIM1_Init();
 80010ca:	f000 fa11 	bl	80014f0 <MX_TIM1_Init>
  MX_ADC1_Init();
 80010ce:	f000 f93d 	bl	800134c <MX_ADC1_Init>
  MX_TIM3_Init();
 80010d2:	f000 fa9f 	bl	8001614 <MX_TIM3_Init>
  MX_LPUART1_UART_Init();
 80010d6:	f000 f9c1 	bl	800145c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // Calibrate in differential mode
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_DIFFERENTIAL_ENDED) != HAL_OK)
 80010da:	4968      	ldr	r1, [pc, #416]	@ (800127c <main+0x1e4>)
 80010dc:	4868      	ldr	r0, [pc, #416]	@ (8001280 <main+0x1e8>)
 80010de:	f002 f9e9 	bl	80034b4 <HAL_ADCEx_Calibration_Start>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <main+0x54>
  {
      Error_Handler();  // Handle calibration failure
 80010e8:	f000 fb4e 	bl	8001788 <Error_Handler>
  }

  // Optional: wait a bit for safety (not strictly required)
  HAL_Delay(1);
 80010ec:	2001      	movs	r0, #1
 80010ee:	f000 feb1 	bl	8001e54 <HAL_Delay>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);      // Start main PWM on PA9
 80010f2:	2104      	movs	r1, #4
 80010f4:	4863      	ldr	r0, [pc, #396]	@ (8001284 <main+0x1ec>)
 80010f6:	f004 f99b 	bl	8005430 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);   // Start complementary PWM on PB0
 80010fa:	2104      	movs	r1, #4
 80010fc:	4861      	ldr	r0, [pc, #388]	@ (8001284 <main+0x1ec>)
 80010fe:	f005 f973 	bl	80063e8 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_Base_Start(&htim3);  // Start TIM3 base timer
 8001102:	4861      	ldr	r0, [pc, #388]	@ (8001288 <main+0x1f0>)
 8001104:	f004 f8cc 	bl	80052a0 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_diff_buffer, ADC_BUFFER_SIZE);
 8001108:	463b      	mov	r3, r7
 800110a:	220a      	movs	r2, #10
 800110c:	4619      	mov	r1, r3
 800110e:	485c      	ldr	r0, [pc, #368]	@ (8001280 <main+0x1e8>)
 8001110:	f001 fac2 	bl	8002698 <HAL_ADC_Start_DMA>

  printf("Starting ADC Readout\r\n");
 8001114:	485d      	ldr	r0, [pc, #372]	@ (800128c <main+0x1f4>)
 8001116:	f007 f88f 	bl	8008238 <puts>
	#ifdef DEBUG
  	  printf("ADC Values: [%d, %d, %d, %d, %d]\r\n", adc_diff_buffer[0], adc_diff_buffer[1], adc_diff_buffer[2], adc_diff_buffer[3], adc_diff_buffer[4]);
 800111a:	883b      	ldrh	r3, [r7, #0]
 800111c:	4619      	mov	r1, r3
 800111e:	887b      	ldrh	r3, [r7, #2]
 8001120:	4618      	mov	r0, r3
 8001122:	88bb      	ldrh	r3, [r7, #4]
 8001124:	461c      	mov	r4, r3
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	893a      	ldrh	r2, [r7, #8]
 800112a:	9201      	str	r2, [sp, #4]
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	4623      	mov	r3, r4
 8001130:	4602      	mov	r2, r0
 8001132:	4857      	ldr	r0, [pc, #348]	@ (8001290 <main+0x1f8>)
 8001134:	f007 f818 	bl	8008168 <iprintf>
  while (1)
  {


	#ifdef INTERLEAVING
		  current = convert_adc_to_current(adc_diff_buffer);
 8001138:	463b      	mov	r3, r7
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff ff42 	bl	8000fc4 <convert_adc_to_current>
 8001140:	ed87 0a07 	vstr	s0, [r7, #28]
		  error = current - CURRENT1_SETPOINT;
 8001144:	edd7 7a07 	vldr	s15, [r7, #28]
 8001148:	eeb0 7a07 	vmov.f32	s14, #7	@ 0x40380000  2.875
 800114c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001150:	edc7 7a06 	vstr	s15, [r7, #24]
		  integral = fmaxf(fminf(integral + error * CTRL_LP_T, MAX_INTEGRAL), MIN_INTEGRAL);
 8001154:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001158:	edd7 7a06 	vldr	s15, [r7, #24]
 800115c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001160:	eef3 0a09 	vmov.f32	s1, #57	@ 0x41c80000  25.0
 8001164:	eeb0 0a67 	vmov.f32	s0, s15
 8001168:	f006 fa69 	bl	800763e <fminf>
 800116c:	eef0 7a40 	vmov.f32	s15, s0
 8001170:	eefb 0a09 	vmov.f32	s1, #185	@ 0xc1c80000 -25.0
 8001174:	eeb0 0a67 	vmov.f32	s0, s15
 8001178:	f006 fa44 	bl	8007604 <fmaxf>
 800117c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
		  control = Kp_current * error + Ki_current * integral;
 8001180:	edd7 7a06 	vldr	s15, [r7, #24]
 8001184:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001188:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118c:	ee17 0a90 	vmov	r0, s15
 8001190:	f7ff fa02 	bl	8000598 <__aeabi_f2d>
 8001194:	4604      	mov	r4, r0
 8001196:	460d      	mov	r5, r1
 8001198:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800119a:	f7ff f9fd 	bl	8000598 <__aeabi_f2d>
 800119e:	a334      	add	r3, pc, #208	@ (adr r3, 8001270 <main+0x1d8>)
 80011a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a4:	f7ff fa50 	bl	8000648 <__aeabi_dmul>
 80011a8:	4602      	mov	r2, r0
 80011aa:	460b      	mov	r3, r1
 80011ac:	4620      	mov	r0, r4
 80011ae:	4629      	mov	r1, r5
 80011b0:	f7ff f894 	bl	80002dc <__adddf3>
 80011b4:	4602      	mov	r2, r0
 80011b6:	460b      	mov	r3, r1
 80011b8:	4610      	mov	r0, r2
 80011ba:	4619      	mov	r1, r3
 80011bc:	f7ff fd1c 	bl	8000bf8 <__aeabi_d2f>
 80011c0:	4603      	mov	r3, r0
 80011c2:	617b      	str	r3, [r7, #20]
		  pulse = floorf(fmaxf(fminf(pulse - control, MAX_PWM), MIN_PWM));
 80011c4:	ed97 7a08 	vldr	s14, [r7, #32]
 80011c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80011cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011d0:	eddf 0a30 	vldr	s1, [pc, #192]	@ 8001294 <main+0x1fc>
 80011d4:	eeb0 0a67 	vmov.f32	s0, s15
 80011d8:	f006 fa31 	bl	800763e <fminf>
 80011dc:	eef0 7a40 	vmov.f32	s15, s0
 80011e0:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8001298 <main+0x200>
 80011e4:	eeb0 0a67 	vmov.f32	s0, s15
 80011e8:	f006 fa0c 	bl	8007604 <fmaxf>
 80011ec:	eef0 7a40 	vmov.f32	s15, s0
 80011f0:	eeb0 0a67 	vmov.f32	s0, s15
 80011f4:	f006 fa5c 	bl	80076b0 <floorf>
 80011f8:	ed87 0a08 	vstr	s0, [r7, #32]

		  printf("Current: %f Amps\r\n", current);
 80011fc:	69f8      	ldr	r0, [r7, #28]
 80011fe:	f7ff f9cb 	bl	8000598 <__aeabi_f2d>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4825      	ldr	r0, [pc, #148]	@ (800129c <main+0x204>)
 8001208:	f006 ffae 	bl	8008168 <iprintf>
		  printf("Error: %f \r\n", error);
 800120c:	69b8      	ldr	r0, [r7, #24]
 800120e:	f7ff f9c3 	bl	8000598 <__aeabi_f2d>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	4822      	ldr	r0, [pc, #136]	@ (80012a0 <main+0x208>)
 8001218:	f006 ffa6 	bl	8008168 <iprintf>
		  printf("Integral: %f \r\n", integral);
 800121c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800121e:	f7ff f9bb 	bl	8000598 <__aeabi_f2d>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	481f      	ldr	r0, [pc, #124]	@ (80012a4 <main+0x20c>)
 8001228:	f006 ff9e 	bl	8008168 <iprintf>
		  printf("Control: %f \r\n", control);
 800122c:	6978      	ldr	r0, [r7, #20]
 800122e:	f7ff f9b3 	bl	8000598 <__aeabi_f2d>
 8001232:	4602      	mov	r2, r0
 8001234:	460b      	mov	r3, r1
 8001236:	481c      	ldr	r0, [pc, #112]	@ (80012a8 <main+0x210>)
 8001238:	f006 ff96 	bl	8008168 <iprintf>
		  printf("pulse: %f \r\n\n\n", pulse);
 800123c:	6a38      	ldr	r0, [r7, #32]
 800123e:	f7ff f9ab 	bl	8000598 <__aeabi_f2d>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4819      	ldr	r0, [pc, #100]	@ (80012ac <main+0x214>)
 8001248:	f006 ff8e 	bl	8008168 <iprintf>
		  printf("    -----  NEXT  -----    \r\n");
 800124c:	4818      	ldr	r0, [pc, #96]	@ (80012b0 <main+0x218>)
 800124e:	f006 fff3 	bl	8008238 <puts>

		  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse);
 8001252:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <main+0x1ec>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	edd7 7a08 	vldr	s15, [r7, #32]
 800125a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800125e:	ee17 2a90 	vmov	r2, s15
 8001262:	639a      	str	r2, [r3, #56]	@ 0x38

		  HAL_Delay(1000 * CTRL_LP_T);
 8001264:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001268:	f000 fdf4 	bl	8001e54 <HAL_Delay>
		  current = convert_adc_to_current(adc_diff_buffer);
 800126c:	bf00      	nop
 800126e:	e763      	b.n	8001138 <main+0xa0>
 8001270:	47ae147b 	.word	0x47ae147b
 8001274:	3f847ae1 	.word	0x3f847ae1
 8001278:	427c0000 	.word	0x427c0000
 800127c:	407f0000 	.word	0x407f0000
 8001280:	200001f0 	.word	0x200001f0
 8001284:	20000350 	.word	0x20000350
 8001288:	2000039c 	.word	0x2000039c
 800128c:	0800a138 	.word	0x0800a138
 8001290:	0800a150 	.word	0x0800a150
 8001294:	42fa0000 	.word	0x42fa0000
 8001298:	42600000 	.word	0x42600000
 800129c:	0800a174 	.word	0x0800a174
 80012a0:	0800a188 	.word	0x0800a188
 80012a4:	0800a198 	.word	0x0800a198
 80012a8:	0800a1a8 	.word	0x0800a1a8
 80012ac:	0800a1b8 	.word	0x0800a1b8
 80012b0:	0800a1c8 	.word	0x0800a1c8

080012b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b094      	sub	sp, #80	@ 0x50
 80012b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ba:	f107 0318 	add.w	r3, r7, #24
 80012be:	2238      	movs	r2, #56	@ 0x38
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f006 ffc0 	bl	8008248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f002 ff5a 	bl	8004190 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012dc:	2302      	movs	r3, #2
 80012de:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012e6:	2340      	movs	r3, #64	@ 0x40
 80012e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ea:	2302      	movs	r3, #2
 80012ec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012ee:	2302      	movs	r3, #2
 80012f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80012f2:	2304      	movs	r3, #4
 80012f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80012f6:	2355      	movs	r3, #85	@ 0x55
 80012f8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012fa:	2302      	movs	r3, #2
 80012fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012fe:	2302      	movs	r3, #2
 8001300:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001302:	2302      	movs	r3, #2
 8001304:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001306:	f107 0318 	add.w	r3, r7, #24
 800130a:	4618      	mov	r0, r3
 800130c:	f002 fff4 	bl	80042f8 <HAL_RCC_OscConfig>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001316:	f000 fa37 	bl	8001788 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800131a:	230f      	movs	r3, #15
 800131c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800131e:	2303      	movs	r3, #3
 8001320:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001326:	2300      	movs	r3, #0
 8001328:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	2104      	movs	r1, #4
 8001332:	4618      	mov	r0, r3
 8001334:	f003 faf2 	bl	800491c <HAL_RCC_ClockConfig>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800133e:	f000 fa23 	bl	8001788 <Error_Handler>
  }
}
 8001342:	bf00      	nop
 8001344:	3750      	adds	r7, #80	@ 0x50
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08c      	sub	sp, #48	@ 0x30
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
//
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	2220      	movs	r2, #32
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f006 ff6f 	bl	8008248 <memset>
//
  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800136a:	4b39      	ldr	r3, [pc, #228]	@ (8001450 <MX_ADC1_Init+0x104>)
 800136c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001370:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001372:	4b37      	ldr	r3, [pc, #220]	@ (8001450 <MX_ADC1_Init+0x104>)
 8001374:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001378:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800137a:	4b35      	ldr	r3, [pc, #212]	@ (8001450 <MX_ADC1_Init+0x104>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001380:	4b33      	ldr	r3, [pc, #204]	@ (8001450 <MX_ADC1_Init+0x104>)
 8001382:	2200      	movs	r2, #0
 8001384:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001386:	4b32      	ldr	r3, [pc, #200]	@ (8001450 <MX_ADC1_Init+0x104>)
 8001388:	2200      	movs	r2, #0
 800138a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800138c:	4b30      	ldr	r3, [pc, #192]	@ (8001450 <MX_ADC1_Init+0x104>)
 800138e:	2200      	movs	r2, #0
 8001390:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001392:	4b2f      	ldr	r3, [pc, #188]	@ (8001450 <MX_ADC1_Init+0x104>)
 8001394:	2204      	movs	r2, #4
 8001396:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001398:	4b2d      	ldr	r3, [pc, #180]	@ (8001450 <MX_ADC1_Init+0x104>)
 800139a:	2200      	movs	r2, #0
 800139c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800139e:	4b2c      	ldr	r3, [pc, #176]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80013a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013aa:	4b29      	ldr	r3, [pc, #164]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80013b2:	4b27      	ldr	r3, [pc, #156]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013b4:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 80013b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80013ba:	4b25      	ldr	r3, [pc, #148]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80013c2:	4b23      	ldr	r3, [pc, #140]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013ca:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = ENABLE;
 80013d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 80013d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013da:	221c      	movs	r2, #28
 80013dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 80013de:	4b1c      	ldr	r3, [pc, #112]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013e0:	2280      	movs	r2, #128	@ 0x80
 80013e2:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80013e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80013ea:	4b19      	ldr	r3, [pc, #100]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	651a      	str	r2, [r3, #80]	@ 0x50
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013f0:	4817      	ldr	r0, [pc, #92]	@ (8001450 <MX_ADC1_Init+0x104>)
 80013f2:	f000 ff95 	bl	8002320 <HAL_ADC_Init>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80013fc:	f000 f9c4 	bl	8001788 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001400:	2300      	movs	r3, #0
 8001402:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001404:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001408:	4619      	mov	r1, r3
 800140a:	4811      	ldr	r0, [pc, #68]	@ (8001450 <MX_ADC1_Init+0x104>)
 800140c:	f002 f8b4 	bl	8003578 <HAL_ADCEx_MultiModeConfigChannel>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8001416:	f000 f9b7 	bl	8001788 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <MX_ADC1_Init+0x108>)
 800141c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800141e:	2306      	movs	r3, #6
 8001420:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001426:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <MX_ADC1_Init+0x10c>)
 8001428:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800142a:	2304      	movs	r3, #4
 800142c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	4619      	mov	r1, r3
 8001436:	4806      	ldr	r0, [pc, #24]	@ (8001450 <MX_ADC1_Init+0x104>)
 8001438:	f001 fa20 	bl	800287c <HAL_ADC_ConfigChannel>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001442:	f000 f9a1 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
//
  /* USER CODE END ADC1_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	3730      	adds	r7, #48	@ 0x30
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	200001f0 	.word	0x200001f0
 8001454:	04300002 	.word	0x04300002
 8001458:	407f0000 	.word	0x407f0000

0800145c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001460:	4b21      	ldr	r3, [pc, #132]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 8001462:	4a22      	ldr	r2, [pc, #136]	@ (80014ec <MX_LPUART1_UART_Init+0x90>)
 8001464:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001466:	4b20      	ldr	r3, [pc, #128]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 8001468:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800146c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800146e:	4b1e      	ldr	r3, [pc, #120]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001474:	4b1c      	ldr	r3, [pc, #112]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 8001476:	2200      	movs	r2, #0
 8001478:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001480:	4b19      	ldr	r3, [pc, #100]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 8001482:	220c      	movs	r2, #12
 8001484:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001486:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 8001488:	2200      	movs	r2, #0
 800148a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800148c:	4b16      	ldr	r3, [pc, #88]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 800148e:	2200      	movs	r2, #0
 8001490:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 8001494:	2200      	movs	r2, #0
 8001496:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001498:	4b13      	ldr	r3, [pc, #76]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 800149a:	2200      	movs	r2, #0
 800149c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800149e:	4812      	ldr	r0, [pc, #72]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 80014a0:	f005 f9b3 	bl	800680a <HAL_UART_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80014aa:	f000 f96d 	bl	8001788 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014ae:	2100      	movs	r1, #0
 80014b0:	480d      	ldr	r0, [pc, #52]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 80014b2:	f005 ffdd 	bl	8007470 <HAL_UARTEx_SetTxFifoThreshold>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80014bc:	f000 f964 	bl	8001788 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014c0:	2100      	movs	r1, #0
 80014c2:	4809      	ldr	r0, [pc, #36]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 80014c4:	f006 f812 	bl	80074ec <HAL_UARTEx_SetRxFifoThreshold>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80014ce:	f000 f95b 	bl	8001788 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80014d2:	4805      	ldr	r0, [pc, #20]	@ (80014e8 <MX_LPUART1_UART_Init+0x8c>)
 80014d4:	f005 ff93 	bl	80073fe <HAL_UARTEx_DisableFifoMode>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80014de:	f000 f953 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200002bc 	.word	0x200002bc
 80014ec:	40008000 	.word	0x40008000

080014f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b098      	sub	sp, #96	@ 0x60
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001502:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]
 800150e:	60da      	str	r2, [r3, #12]
 8001510:	611a      	str	r2, [r3, #16]
 8001512:	615a      	str	r2, [r3, #20]
 8001514:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	2234      	movs	r2, #52	@ 0x34
 800151a:	2100      	movs	r1, #0
 800151c:	4618      	mov	r0, r3
 800151e:	f006 fe93 	bl	8008248 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001522:	4b3a      	ldr	r3, [pc, #232]	@ (800160c <MX_TIM1_Init+0x11c>)
 8001524:	4a3a      	ldr	r2, [pc, #232]	@ (8001610 <MX_TIM1_Init+0x120>)
 8001526:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001528:	4b38      	ldr	r3, [pc, #224]	@ (800160c <MX_TIM1_Init+0x11c>)
 800152a:	2200      	movs	r2, #0
 800152c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800152e:	4b37      	ldr	r3, [pc, #220]	@ (800160c <MX_TIM1_Init+0x11c>)
 8001530:	2220      	movs	r2, #32
 8001532:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 169;
 8001534:	4b35      	ldr	r3, [pc, #212]	@ (800160c <MX_TIM1_Init+0x11c>)
 8001536:	22a9      	movs	r2, #169	@ 0xa9
 8001538:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153a:	4b34      	ldr	r3, [pc, #208]	@ (800160c <MX_TIM1_Init+0x11c>)
 800153c:	2200      	movs	r2, #0
 800153e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001540:	4b32      	ldr	r3, [pc, #200]	@ (800160c <MX_TIM1_Init+0x11c>)
 8001542:	2200      	movs	r2, #0
 8001544:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001546:	4b31      	ldr	r3, [pc, #196]	@ (800160c <MX_TIM1_Init+0x11c>)
 8001548:	2200      	movs	r2, #0
 800154a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800154c:	482f      	ldr	r0, [pc, #188]	@ (800160c <MX_TIM1_Init+0x11c>)
 800154e:	f003 ff17 	bl	8005380 <HAL_TIM_PWM_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001558:	f000 f916 	bl	8001788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155c:	2300      	movs	r3, #0
 800155e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001560:	2300      	movs	r3, #0
 8001562:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001564:	2300      	movs	r3, #0
 8001566:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001568:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800156c:	4619      	mov	r1, r3
 800156e:	4827      	ldr	r0, [pc, #156]	@ (800160c <MX_TIM1_Init+0x11c>)
 8001570:	f004 fffc 	bl	800656c <HAL_TIMEx_MasterConfigSynchronization>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800157a:	f000 f905 	bl	8001788 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800157e:	2360      	movs	r3, #96	@ 0x60
 8001580:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 63;
 8001582:	233f      	movs	r3, #63	@ 0x3f
 8001584:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001586:	2300      	movs	r3, #0
 8001588:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800158a:	2300      	movs	r3, #0
 800158c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800158e:	2300      	movs	r3, #0
 8001590:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001592:	2300      	movs	r3, #0
 8001594:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800159a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800159e:	2204      	movs	r2, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	481a      	ldr	r0, [pc, #104]	@ (800160c <MX_TIM1_Init+0x11c>)
 80015a4:	f004 f856 	bl	8005654 <HAL_TIM_PWM_ConfigChannel>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80015ae:	f000 f8eb 	bl	8001788 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 1;
 80015be:	2301      	movs	r3, #1
 80015c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80015d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80015dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80015de:	2300      	movs	r3, #0
 80015e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80015e2:	2300      	movs	r3, #0
 80015e4:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015e6:	2300      	movs	r3, #0
 80015e8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	4619      	mov	r1, r3
 80015ee:	4807      	ldr	r0, [pc, #28]	@ (800160c <MX_TIM1_Init+0x11c>)
 80015f0:	f005 f852 	bl	8006698 <HAL_TIMEx_ConfigBreakDeadTime>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80015fa:	f000 f8c5 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80015fe:	4803      	ldr	r0, [pc, #12]	@ (800160c <MX_TIM1_Init+0x11c>)
 8001600:	f000 fa26 	bl	8001a50 <HAL_TIM_MspPostInit>

}
 8001604:	bf00      	nop
 8001606:	3760      	adds	r7, #96	@ 0x60
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000350 	.word	0x20000350
 8001610:	40012c00 	.word	0x40012c00

08001614 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001632:	4b1d      	ldr	r3, [pc, #116]	@ (80016a8 <MX_TIM3_Init+0x94>)
 8001634:	4a1d      	ldr	r2, [pc, #116]	@ (80016ac <MX_TIM3_Init+0x98>)
 8001636:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <MX_TIM3_Init+0x94>)
 800163a:	2200      	movs	r2, #0
 800163c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800163e:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <MX_TIM3_Init+0x94>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 30000;
 8001644:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <MX_TIM3_Init+0x94>)
 8001646:	f247 5230 	movw	r2, #30000	@ 0x7530
 800164a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800164c:	4b16      	ldr	r3, [pc, #88]	@ (80016a8 <MX_TIM3_Init+0x94>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001652:	4b15      	ldr	r3, [pc, #84]	@ (80016a8 <MX_TIM3_Init+0x94>)
 8001654:	2200      	movs	r2, #0
 8001656:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001658:	4813      	ldr	r0, [pc, #76]	@ (80016a8 <MX_TIM3_Init+0x94>)
 800165a:	f003 fdc9 	bl	80051f0 <HAL_TIM_Base_Init>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001664:	f000 f890 	bl	8001788 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001668:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800166c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800166e:	f107 0310 	add.w	r3, r7, #16
 8001672:	4619      	mov	r1, r3
 8001674:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <MX_TIM3_Init+0x94>)
 8001676:	f004 f901 	bl	800587c <HAL_TIM_ConfigClockSource>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001680:	f000 f882 	bl	8001788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001684:	2320      	movs	r3, #32
 8001686:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800168c:	1d3b      	adds	r3, r7, #4
 800168e:	4619      	mov	r1, r3
 8001690:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <MX_TIM3_Init+0x94>)
 8001692:	f004 ff6b 	bl	800656c <HAL_TIMEx_MasterConfigSynchronization>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800169c:	f000 f874 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	3720      	adds	r7, #32
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	2000039c 	.word	0x2000039c
 80016ac:	40000400 	.word	0x40000400

080016b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016b6:	4b12      	ldr	r3, [pc, #72]	@ (8001700 <MX_DMA_Init+0x50>)
 80016b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016ba:	4a11      	ldr	r2, [pc, #68]	@ (8001700 <MX_DMA_Init+0x50>)
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	6493      	str	r3, [r2, #72]	@ 0x48
 80016c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <MX_DMA_Init+0x50>)
 80016c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016c6:	f003 0304 	and.w	r3, r3, #4
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <MX_DMA_Init+0x50>)
 80016d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001700 <MX_DMA_Init+0x50>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80016da:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <MX_DMA_Init+0x50>)
 80016dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	200b      	movs	r0, #11
 80016ec:	f002 f927 	bl	800393e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016f0:	200b      	movs	r0, #11
 80016f2:	f002 f93e 	bl	8003972 <HAL_NVIC_EnableIRQ>

}
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000

08001704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001704:	b480      	push	{r7}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <MX_GPIO_Init+0x5c>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	4a14      	ldr	r2, [pc, #80]	@ (8001760 <MX_GPIO_Init+0x5c>)
 8001710:	f043 0304 	orr.w	r3, r3, #4
 8001714:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001716:	4b12      	ldr	r3, [pc, #72]	@ (8001760 <MX_GPIO_Init+0x5c>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <MX_GPIO_Init+0x5c>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001726:	4a0e      	ldr	r2, [pc, #56]	@ (8001760 <MX_GPIO_Init+0x5c>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800172e:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <MX_GPIO_Init+0x5c>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <MX_GPIO_Init+0x5c>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173e:	4a08      	ldr	r2, [pc, #32]	@ (8001760 <MX_GPIO_Init+0x5c>)
 8001740:	f043 0302 	orr.w	r3, r3, #2
 8001744:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <MX_GPIO_Init+0x5c>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40021000 	.word	0x40021000

08001764 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800176c:	1d39      	adds	r1, r7, #4
 800176e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001772:	2201      	movs	r2, #1
 8001774:	4803      	ldr	r0, [pc, #12]	@ (8001784 <__io_putchar+0x20>)
 8001776:	f005 f898 	bl	80068aa <HAL_UART_Transmit>
  return ch;
 800177a:	687b      	ldr	r3, [r7, #4]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200002bc 	.word	0x200002bc

08001788 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800178c:	b672      	cpsid	i
}
 800178e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <Error_Handler+0x8>

08001794 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179a:	4b0f      	ldr	r3, [pc, #60]	@ (80017d8 <HAL_MspInit+0x44>)
 800179c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800179e:	4a0e      	ldr	r2, [pc, #56]	@ (80017d8 <HAL_MspInit+0x44>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80017a6:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <HAL_MspInit+0x44>)
 80017a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b2:	4b09      	ldr	r3, [pc, #36]	@ (80017d8 <HAL_MspInit+0x44>)
 80017b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b6:	4a08      	ldr	r2, [pc, #32]	@ (80017d8 <HAL_MspInit+0x44>)
 80017b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80017be:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <HAL_MspInit+0x44>)
 80017c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c6:	603b      	str	r3, [r7, #0]
 80017c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017ca:	f002 fd85 	bl	80042d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40021000 	.word	0x40021000

080017dc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b09e      	sub	sp, #120	@ 0x78
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	2254      	movs	r2, #84	@ 0x54
 80017fa:	2100      	movs	r1, #0
 80017fc:	4618      	mov	r0, r3
 80017fe:	f006 fd23 	bl	8008248 <memset>
  if(hadc->Instance==ADC1)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800180a:	d160      	bne.n	80018ce <HAL_ADC_MspInit+0xf2>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800180c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001810:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001812:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001816:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001818:	f107 0310 	add.w	r3, r7, #16
 800181c:	4618      	mov	r0, r3
 800181e:	f003 fa99 	bl	8004d54 <HAL_RCCEx_PeriphCLKConfig>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001828:	f7ff ffae 	bl	8001788 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800182c:	4b2a      	ldr	r3, [pc, #168]	@ (80018d8 <HAL_ADC_MspInit+0xfc>)
 800182e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001830:	4a29      	ldr	r2, [pc, #164]	@ (80018d8 <HAL_ADC_MspInit+0xfc>)
 8001832:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001836:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001838:	4b27      	ldr	r3, [pc, #156]	@ (80018d8 <HAL_ADC_MspInit+0xfc>)
 800183a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b24      	ldr	r3, [pc, #144]	@ (80018d8 <HAL_ADC_MspInit+0xfc>)
 8001846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001848:	4a23      	ldr	r2, [pc, #140]	@ (80018d8 <HAL_ADC_MspInit+0xfc>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001850:	4b21      	ldr	r3, [pc, #132]	@ (80018d8 <HAL_ADC_MspInit+0xfc>)
 8001852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800185c:	2303      	movs	r3, #3
 800185e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001860:	2303      	movs	r3, #3
 8001862:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800186c:	4619      	mov	r1, r3
 800186e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001872:	f002 fb0b 	bl	8003e8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001876:	4b19      	ldr	r3, [pc, #100]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 8001878:	4a19      	ldr	r2, [pc, #100]	@ (80018e0 <HAL_ADC_MspInit+0x104>)
 800187a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800187c:	4b17      	ldr	r3, [pc, #92]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 800187e:	2205      	movs	r2, #5
 8001880:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001882:	4b16      	ldr	r3, [pc, #88]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001888:	4b14      	ldr	r3, [pc, #80]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 800188a:	2200      	movs	r2, #0
 800188c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800188e:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 8001890:	2280      	movs	r2, #128	@ 0x80
 8001892:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001894:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 8001896:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800189a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800189c:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 800189e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018a2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80018a4:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 80018a6:	2220      	movs	r2, #32
 80018a8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80018aa:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 80018ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80018b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80018b2:	480a      	ldr	r0, [pc, #40]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 80018b4:	f002 f878 	bl	80039a8 <HAL_DMA_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 80018be:	f7ff ff63 	bl	8001788 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a05      	ldr	r2, [pc, #20]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 80018c6:	655a      	str	r2, [r3, #84]	@ 0x54
 80018c8:	4a04      	ldr	r2, [pc, #16]	@ (80018dc <HAL_ADC_MspInit+0x100>)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80018ce:	bf00      	nop
 80018d0:	3778      	adds	r7, #120	@ 0x78
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40021000 	.word	0x40021000
 80018dc:	2000025c 	.word	0x2000025c
 80018e0:	40020008 	.word	0x40020008

080018e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b0a0      	sub	sp, #128	@ 0x80
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018fc:	f107 0318 	add.w	r3, r7, #24
 8001900:	2254      	movs	r2, #84	@ 0x54
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f006 fc9f 	bl	8008248 <memset>
  if(huart->Instance==LPUART1)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a2d      	ldr	r2, [pc, #180]	@ (80019c4 <HAL_UART_MspInit+0xe0>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d152      	bne.n	80019ba <HAL_UART_MspInit+0xd6>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001914:	2320      	movs	r3, #32
 8001916:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001918:	2300      	movs	r3, #0
 800191a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800191c:	f107 0318 	add.w	r3, r7, #24
 8001920:	4618      	mov	r0, r3
 8001922:	f003 fa17 	bl	8004d54 <HAL_RCCEx_PeriphCLKConfig>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800192c:	f7ff ff2c 	bl	8001788 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001930:	4b25      	ldr	r3, [pc, #148]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 8001932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001934:	4a24      	ldr	r2, [pc, #144]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800193c:	4b22      	ldr	r3, [pc, #136]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 800193e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	617b      	str	r3, [r7, #20]
 8001946:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001948:	4b1f      	ldr	r3, [pc, #124]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 800194a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194c:	4a1e      	ldr	r2, [pc, #120]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 800194e:	f043 0304 	orr.w	r3, r3, #4
 8001952:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001954:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 8001956:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001958:	f003 0304 	and.w	r3, r3, #4
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001960:	4b19      	ldr	r3, [pc, #100]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 8001962:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001964:	4a18      	ldr	r2, [pc, #96]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800196c:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <HAL_UART_MspInit+0xe4>)
 800196e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PA2     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001978:	2301      	movs	r3, #1
 800197a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197c:	2302      	movs	r3, #2
 800197e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001984:	2300      	movs	r3, #0
 8001986:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001988:	2308      	movs	r3, #8
 800198a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800198c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001990:	4619      	mov	r1, r3
 8001992:	480e      	ldr	r0, [pc, #56]	@ (80019cc <HAL_UART_MspInit+0xe8>)
 8001994:	f002 fa7a 	bl	8003e8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001998:	2304      	movs	r3, #4
 800199a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80019a8:	230c      	movs	r3, #12
 80019aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80019b0:	4619      	mov	r1, r3
 80019b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b6:	f002 fa69 	bl	8003e8c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80019ba:	bf00      	nop
 80019bc:	3780      	adds	r7, #128	@ 0x80
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40008000 	.word	0x40008000
 80019c8:	40021000 	.word	0x40021000
 80019cc:	48000800 	.word	0x48000800

080019d0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001a08 <HAL_TIM_PWM_MspInit+0x38>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d10b      	bne.n	80019fa <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019e2:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <HAL_TIM_PWM_MspInit+0x3c>)
 80019e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019e6:	4a09      	ldr	r2, [pc, #36]	@ (8001a0c <HAL_TIM_PWM_MspInit+0x3c>)
 80019e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <HAL_TIM_PWM_MspInit+0x3c>)
 80019f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80019fa:	bf00      	nop
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	40012c00 	.word	0x40012c00
 8001a0c:	40021000 	.word	0x40021000

08001a10 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b085      	sub	sp, #20
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a48 <HAL_TIM_Base_MspInit+0x38>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d10b      	bne.n	8001a3a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a22:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <HAL_TIM_Base_MspInit+0x3c>)
 8001a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a26:	4a09      	ldr	r2, [pc, #36]	@ (8001a4c <HAL_TIM_Base_MspInit+0x3c>)
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a2e:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <HAL_TIM_Base_MspInit+0x3c>)
 8001a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001a3a:	bf00      	nop
 8001a3c:	3714      	adds	r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40000400 	.word	0x40000400
 8001a4c:	40021000 	.word	0x40021000

08001a50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a1f      	ldr	r2, [pc, #124]	@ (8001aec <HAL_TIM_MspPostInit+0x9c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d137      	bne.n	8001ae2 <HAL_TIM_MspPostInit+0x92>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a72:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <HAL_TIM_MspPostInit+0xa0>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	4a1e      	ldr	r2, [pc, #120]	@ (8001af0 <HAL_TIM_MspPostInit+0xa0>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001af0 <HAL_TIM_MspPostInit+0xa0>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	4b19      	ldr	r3, [pc, #100]	@ (8001af0 <HAL_TIM_MspPostInit+0xa0>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	4a18      	ldr	r2, [pc, #96]	@ (8001af0 <HAL_TIM_MspPostInit+0xa0>)
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a96:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <HAL_TIM_MspPostInit+0xa0>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC1     ------> TIM1_CH2
    PB0     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	480d      	ldr	r0, [pc, #52]	@ (8001af4 <HAL_TIM_MspPostInit+0xa4>)
 8001abe:	f002 f9e5 	bl	8003e8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001ad2:	2306      	movs	r3, #6
 8001ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad6:	f107 0314 	add.w	r3, r7, #20
 8001ada:	4619      	mov	r1, r3
 8001adc:	4806      	ldr	r0, [pc, #24]	@ (8001af8 <HAL_TIM_MspPostInit+0xa8>)
 8001ade:	f002 f9d5 	bl	8003e8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ae2:	bf00      	nop
 8001ae4:	3728      	adds	r7, #40	@ 0x28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40012c00 	.word	0x40012c00
 8001af0:	40021000 	.word	0x40021000
 8001af4:	48000800 	.word	0x48000800
 8001af8:	48000400 	.word	0x48000400

08001afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <NMI_Handler+0x4>

08001b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <HardFault_Handler+0x4>

08001b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <MemManage_Handler+0x4>

08001b14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <BusFault_Handler+0x4>

08001b1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <UsageFault_Handler+0x4>

08001b24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b52:	f000 f961 	bl	8001e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <DMA1_Channel1_IRQHandler+0x10>)
 8001b62:	f002 f844 	bl	8003bee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	2000025c 	.word	0x2000025c

08001b70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return 1;
 8001b74:	2301      	movs	r3, #1
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_kill>:

int _kill(int pid, int sig)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b8a:	f006 fb65 	bl	8008258 <__errno>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2216      	movs	r2, #22
 8001b92:	601a      	str	r2, [r3, #0]
  return -1;
 8001b94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <_exit>:

void _exit (int status)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ffe7 	bl	8001b80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bb2:	bf00      	nop
 8001bb4:	e7fd      	b.n	8001bb2 <_exit+0x12>

08001bb6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b086      	sub	sp, #24
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	60f8      	str	r0, [r7, #12]
 8001bbe:	60b9      	str	r1, [r7, #8]
 8001bc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	e00a      	b.n	8001bde <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bc8:	f3af 8000 	nop.w
 8001bcc:	4601      	mov	r1, r0
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	1c5a      	adds	r2, r3, #1
 8001bd2:	60ba      	str	r2, [r7, #8]
 8001bd4:	b2ca      	uxtb	r2, r1
 8001bd6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	697a      	ldr	r2, [r7, #20]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	dbf0      	blt.n	8001bc8 <_read+0x12>
  }

  return len;
 8001be6:	687b      	ldr	r3, [r7, #4]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	e009      	b.n	8001c16 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	1c5a      	adds	r2, r3, #1
 8001c06:	60ba      	str	r2, [r7, #8]
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fdaa 	bl	8001764 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	3301      	adds	r3, #1
 8001c14:	617b      	str	r3, [r7, #20]
 8001c16:	697a      	ldr	r2, [r7, #20]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	dbf1      	blt.n	8001c02 <_write+0x12>
  }
  return len;
 8001c1e:	687b      	ldr	r3, [r7, #4]
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3718      	adds	r7, #24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <_close>:

int _close(int file)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c50:	605a      	str	r2, [r3, #4]
  return 0;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <_isatty>:

int _isatty(int file)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c68:	2301      	movs	r3, #1
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b085      	sub	sp, #20
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b086      	sub	sp, #24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c98:	4a14      	ldr	r2, [pc, #80]	@ (8001cec <_sbrk+0x5c>)
 8001c9a:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <_sbrk+0x60>)
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ca4:	4b13      	ldr	r3, [pc, #76]	@ (8001cf4 <_sbrk+0x64>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d102      	bne.n	8001cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cac:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <_sbrk+0x64>)
 8001cae:	4a12      	ldr	r2, [pc, #72]	@ (8001cf8 <_sbrk+0x68>)
 8001cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cb2:	4b10      	ldr	r3, [pc, #64]	@ (8001cf4 <_sbrk+0x64>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4413      	add	r3, r2
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d207      	bcs.n	8001cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cc0:	f006 faca 	bl	8008258 <__errno>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cce:	e009      	b.n	8001ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cd0:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <_sbrk+0x64>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cd6:	4b07      	ldr	r3, [pc, #28]	@ (8001cf4 <_sbrk+0x64>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	4a05      	ldr	r2, [pc, #20]	@ (8001cf4 <_sbrk+0x64>)
 8001ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3718      	adds	r7, #24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20020000 	.word	0x20020000
 8001cf0:	00000400 	.word	0x00000400
 8001cf4:	200003e8 	.word	0x200003e8
 8001cf8:	20000540 	.word	0x20000540

08001cfc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d00:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <SystemInit+0x20>)
 8001d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d06:	4a05      	ldr	r2, [pc, #20]	@ (8001d1c <SystemInit+0x20>)
 8001d08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d20:	480d      	ldr	r0, [pc, #52]	@ (8001d58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d22:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d24:	f7ff ffea 	bl	8001cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d28:	480c      	ldr	r0, [pc, #48]	@ (8001d5c <LoopForever+0x6>)
  ldr r1, =_edata
 8001d2a:	490d      	ldr	r1, [pc, #52]	@ (8001d60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d64 <LoopForever+0xe>)
  movs r3, #0
 8001d2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d30:	e002      	b.n	8001d38 <LoopCopyDataInit>

08001d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d36:	3304      	adds	r3, #4

08001d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d3c:	d3f9      	bcc.n	8001d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d40:	4c0a      	ldr	r4, [pc, #40]	@ (8001d6c <LoopForever+0x16>)
  movs r3, #0
 8001d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d44:	e001      	b.n	8001d4a <LoopFillZerobss>

08001d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d48:	3204      	adds	r2, #4

08001d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d4c:	d3fb      	bcc.n	8001d46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d4e:	f006 fa89 	bl	8008264 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d52:	f7ff f9a1 	bl	8001098 <main>

08001d56 <LoopForever>:

LoopForever:
    b LoopForever
 8001d56:	e7fe      	b.n	8001d56 <LoopForever>
  ldr   r0, =_estack
 8001d58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d60:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d64:	0800a5ac 	.word	0x0800a5ac
  ldr r2, =_sbss
 8001d68:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d6c:	2000053c 	.word	0x2000053c

08001d70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d70:	e7fe      	b.n	8001d70 <ADC1_2_IRQHandler>

08001d72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d7c:	2003      	movs	r0, #3
 8001d7e:	f001 fdd3 	bl	8003928 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d82:	2000      	movs	r0, #0
 8001d84:	f000 f80e 	bl	8001da4 <HAL_InitTick>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	71fb      	strb	r3, [r7, #7]
 8001d92:	e001      	b.n	8001d98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d94:	f7ff fcfe 	bl	8001794 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d98:	79fb      	ldrb	r3, [r7, #7]

}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001db0:	4b16      	ldr	r3, [pc, #88]	@ (8001e0c <HAL_InitTick+0x68>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d022      	beq.n	8001dfe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001db8:	4b15      	ldr	r3, [pc, #84]	@ (8001e10 <HAL_InitTick+0x6c>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <HAL_InitTick+0x68>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001dc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f001 fdde 	bl	800398e <HAL_SYSTICK_Config>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d10f      	bne.n	8001df8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b0f      	cmp	r3, #15
 8001ddc:	d809      	bhi.n	8001df2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dde:	2200      	movs	r2, #0
 8001de0:	6879      	ldr	r1, [r7, #4]
 8001de2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001de6:	f001 fdaa 	bl	800393e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dea:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <HAL_InitTick+0x70>)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6013      	str	r3, [r2, #0]
 8001df0:	e007      	b.n	8001e02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	73fb      	strb	r3, [r7, #15]
 8001df6:	e004      	b.n	8001e02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e001      	b.n	8001e02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20000008 	.word	0x20000008
 8001e10:	20000000 	.word	0x20000000
 8001e14:	20000004 	.word	0x20000004

08001e18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e1c:	4b05      	ldr	r3, [pc, #20]	@ (8001e34 <HAL_IncTick+0x1c>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4b05      	ldr	r3, [pc, #20]	@ (8001e38 <HAL_IncTick+0x20>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4413      	add	r3, r2
 8001e26:	4a03      	ldr	r2, [pc, #12]	@ (8001e34 <HAL_IncTick+0x1c>)
 8001e28:	6013      	str	r3, [r2, #0]
}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	200003ec 	.word	0x200003ec
 8001e38:	20000008 	.word	0x20000008

08001e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e40:	4b03      	ldr	r3, [pc, #12]	@ (8001e50 <HAL_GetTick+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	200003ec 	.word	0x200003ec

08001e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e5c:	f7ff ffee 	bl	8001e3c <HAL_GetTick>
 8001e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e6c:	d004      	beq.n	8001e78 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <HAL_Delay+0x40>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	4413      	add	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e78:	bf00      	nop
 8001e7a:	f7ff ffdf 	bl	8001e3c <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	68fa      	ldr	r2, [r7, #12]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d8f7      	bhi.n	8001e7a <HAL_Delay+0x26>
  {
  }
}
 8001e8a:	bf00      	nop
 8001e8c:	bf00      	nop
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000008 	.word	0x20000008

08001e98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	431a      	orrs	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
}
 8001eb2:	bf00      	nop
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
 8001ec6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
 8001f0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	3360      	adds	r3, #96	@ 0x60
 8001f12:	461a      	mov	r2, r3
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4b08      	ldr	r3, [pc, #32]	@ (8001f44 <LL_ADC_SetOffset+0x44>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f38:	bf00      	nop
 8001f3a:	371c      	adds	r7, #28
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	03fff000 	.word	0x03fff000

08001f48 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	3360      	adds	r3, #96	@ 0x60
 8001f56:	461a      	mov	r2, r3
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3714      	adds	r7, #20
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b087      	sub	sp, #28
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	3360      	adds	r3, #96	@ 0x60
 8001f84:	461a      	mov	r2, r3
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f9e:	bf00      	nop
 8001fa0:	371c      	adds	r7, #28
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b087      	sub	sp, #28
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	60f8      	str	r0, [r7, #12]
 8001fb2:	60b9      	str	r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	3360      	adds	r3, #96	@ 0x60
 8001fba:	461a      	mov	r2, r3
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001fd4:	bf00      	nop
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	3360      	adds	r3, #96	@ 0x60
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	431a      	orrs	r2, r3
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800200a:	bf00      	nop
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002016:	b480      	push	{r7}
 8002018:	b083      	sub	sp, #12
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	695b      	ldr	r3, [r3, #20]
 8002024:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	615a      	str	r2, [r3, #20]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	370c      	adds	r7, #12
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002062:	b480      	push	{r7}
 8002064:	b087      	sub	sp, #28
 8002066:	af00      	add	r7, sp, #0
 8002068:	60f8      	str	r0, [r7, #12]
 800206a:	60b9      	str	r1, [r7, #8]
 800206c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	3330      	adds	r3, #48	@ 0x30
 8002072:	461a      	mov	r2, r3
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	f003 030c 	and.w	r3, r3, #12
 800207e:	4413      	add	r3, r2
 8002080:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	f003 031f 	and.w	r3, r3, #31
 800208c:	211f      	movs	r1, #31
 800208e:	fa01 f303 	lsl.w	r3, r1, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	401a      	ands	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	0e9b      	lsrs	r3, r3, #26
 800209a:	f003 011f 	and.w	r1, r3, #31
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	f003 031f 	and.w	r3, r3, #31
 80020a4:	fa01 f303 	lsl.w	r3, r1, r3
 80020a8:	431a      	orrs	r2, r3
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020ae:	bf00      	nop
 80020b0:	371c      	adds	r7, #28
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b087      	sub	sp, #28
 80020be:	af00      	add	r7, sp, #0
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	3314      	adds	r3, #20
 80020ca:	461a      	mov	r2, r3
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	0e5b      	lsrs	r3, r3, #25
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	4413      	add	r3, r2
 80020d8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	0d1b      	lsrs	r3, r3, #20
 80020e2:	f003 031f 	and.w	r3, r3, #31
 80020e6:	2107      	movs	r1, #7
 80020e8:	fa01 f303 	lsl.w	r3, r1, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	401a      	ands	r2, r3
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	0d1b      	lsrs	r3, r3, #20
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	6879      	ldr	r1, [r7, #4]
 80020fa:	fa01 f303 	lsl.w	r3, r1, r3
 80020fe:	431a      	orrs	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002104:	bf00      	nop
 8002106:	371c      	adds	r7, #28
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002128:	43db      	mvns	r3, r3
 800212a:	401a      	ands	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f003 0318 	and.w	r3, r3, #24
 8002132:	4908      	ldr	r1, [pc, #32]	@ (8002154 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002134:	40d9      	lsrs	r1, r3
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	400b      	ands	r3, r1
 800213a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800213e:	431a      	orrs	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002146:	bf00      	nop
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	0007ffff 	.word	0x0007ffff

08002158 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f003 031f 	and.w	r3, r3, #31
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002184:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6093      	str	r3, [r2, #8]
}
 800218c:	bf00      	nop
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80021a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80021ac:	d101      	bne.n	80021b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80021ae:	2301      	movs	r3, #1
 80021b0:	e000      	b.n	80021b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80021d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80021fc:	d101      	bne.n	8002202 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80021fe:	2301      	movs	r3, #1
 8002200:	e000      	b.n	8002204 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002220:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002224:	f043 0201 	orr.w	r2, r3, #1
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800224c:	f043 0202 	orr.w	r2, r3, #2
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b01      	cmp	r3, #1
 8002272:	d101      	bne.n	8002278 <LL_ADC_IsEnabled+0x18>
 8002274:	2301      	movs	r3, #1
 8002276:	e000      	b.n	800227a <LL_ADC_IsEnabled+0x1a>
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b02      	cmp	r3, #2
 8002298:	d101      	bne.n	800229e <LL_ADC_IsDisableOngoing+0x18>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <LL_ADC_IsDisableOngoing+0x1a>
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022c0:	f043 0204 	orr.w	r2, r3, #4
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d101      	bne.n	80022ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80022e8:	2301      	movs	r3, #1
 80022ea:	e000      	b.n	80022ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr

080022fa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80022fa:	b480      	push	{r7}
 80022fc:	b083      	sub	sp, #12
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b08      	cmp	r3, #8
 800230c:	d101      	bne.n	8002312 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800230e:	2301      	movs	r3, #1
 8002310:	e000      	b.n	8002314 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b089      	sub	sp, #36	@ 0x24
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002328:	2300      	movs	r3, #0
 800232a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800232c:	2300      	movs	r3, #0
 800232e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e1a9      	b.n	800268e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002344:	2b00      	cmp	r3, #0
 8002346:	d109      	bne.n	800235c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f7ff fa47 	bl	80017dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff19 	bl	8002198 <LL_ADC_IsDeepPowerDownEnabled>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d004      	beq.n	8002376 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff feff 	bl	8002174 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff ff34 	bl	80021e8 <LL_ADC_IsInternalRegulatorEnabled>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d115      	bne.n	80023b2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff ff18 	bl	80021c0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002390:	4b9c      	ldr	r3, [pc, #624]	@ (8002604 <HAL_ADC_Init+0x2e4>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	099b      	lsrs	r3, r3, #6
 8002396:	4a9c      	ldr	r2, [pc, #624]	@ (8002608 <HAL_ADC_Init+0x2e8>)
 8002398:	fba2 2303 	umull	r2, r3, r2, r3
 800239c:	099b      	lsrs	r3, r3, #6
 800239e:	3301      	adds	r3, #1
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023a4:	e002      	b.n	80023ac <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	3b01      	subs	r3, #1
 80023aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1f9      	bne.n	80023a6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ff16 	bl	80021e8 <LL_ADC_IsInternalRegulatorEnabled>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10d      	bne.n	80023de <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c6:	f043 0210 	orr.w	r2, r3, #16
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d2:	f043 0201 	orr.w	r2, r3, #1
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff ff76 	bl	80022d4 <LL_ADC_REG_IsConversionOngoing>
 80023e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ee:	f003 0310 	and.w	r3, r3, #16
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 8142 	bne.w	800267c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f040 813e 	bne.w	800267c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002404:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002408:	f043 0202 	orr.w	r2, r3, #2
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff ff23 	bl	8002260 <LL_ADC_IsEnabled>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d141      	bne.n	80024a4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002428:	d004      	beq.n	8002434 <HAL_ADC_Init+0x114>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a77      	ldr	r2, [pc, #476]	@ (800260c <HAL_ADC_Init+0x2ec>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d10f      	bne.n	8002454 <HAL_ADC_Init+0x134>
 8002434:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002438:	f7ff ff12 	bl	8002260 <LL_ADC_IsEnabled>
 800243c:	4604      	mov	r4, r0
 800243e:	4873      	ldr	r0, [pc, #460]	@ (800260c <HAL_ADC_Init+0x2ec>)
 8002440:	f7ff ff0e 	bl	8002260 <LL_ADC_IsEnabled>
 8002444:	4603      	mov	r3, r0
 8002446:	4323      	orrs	r3, r4
 8002448:	2b00      	cmp	r3, #0
 800244a:	bf0c      	ite	eq
 800244c:	2301      	moveq	r3, #1
 800244e:	2300      	movne	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	e012      	b.n	800247a <HAL_ADC_Init+0x15a>
 8002454:	486e      	ldr	r0, [pc, #440]	@ (8002610 <HAL_ADC_Init+0x2f0>)
 8002456:	f7ff ff03 	bl	8002260 <LL_ADC_IsEnabled>
 800245a:	4604      	mov	r4, r0
 800245c:	486d      	ldr	r0, [pc, #436]	@ (8002614 <HAL_ADC_Init+0x2f4>)
 800245e:	f7ff feff 	bl	8002260 <LL_ADC_IsEnabled>
 8002462:	4603      	mov	r3, r0
 8002464:	431c      	orrs	r4, r3
 8002466:	486c      	ldr	r0, [pc, #432]	@ (8002618 <HAL_ADC_Init+0x2f8>)
 8002468:	f7ff fefa 	bl	8002260 <LL_ADC_IsEnabled>
 800246c:	4603      	mov	r3, r0
 800246e:	4323      	orrs	r3, r4
 8002470:	2b00      	cmp	r3, #0
 8002472:	bf0c      	ite	eq
 8002474:	2301      	moveq	r3, #1
 8002476:	2300      	movne	r3, #0
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d012      	beq.n	80024a4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002486:	d004      	beq.n	8002492 <HAL_ADC_Init+0x172>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a5f      	ldr	r2, [pc, #380]	@ (800260c <HAL_ADC_Init+0x2ec>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d101      	bne.n	8002496 <HAL_ADC_Init+0x176>
 8002492:	4a62      	ldr	r2, [pc, #392]	@ (800261c <HAL_ADC_Init+0x2fc>)
 8002494:	e000      	b.n	8002498 <HAL_ADC_Init+0x178>
 8002496:	4a62      	ldr	r2, [pc, #392]	@ (8002620 <HAL_ADC_Init+0x300>)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4619      	mov	r1, r3
 800249e:	4610      	mov	r0, r2
 80024a0:	f7ff fcfa 	bl	8001e98 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	7f5b      	ldrb	r3, [r3, #29]
 80024a8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024ae:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80024b4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80024ba:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024c2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d106      	bne.n	80024e0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d6:	3b01      	subs	r3, #1
 80024d8:	045b      	lsls	r3, r3, #17
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4313      	orrs	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d009      	beq.n	80024fc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ec:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68da      	ldr	r2, [r3, #12]
 8002502:	4b48      	ldr	r3, [pc, #288]	@ (8002624 <HAL_ADC_Init+0x304>)
 8002504:	4013      	ands	r3, r2
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	6812      	ldr	r2, [r2, #0]
 800250a:	69b9      	ldr	r1, [r7, #24]
 800250c:	430b      	orrs	r3, r1
 800250e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	691b      	ldr	r3, [r3, #16]
 8002516:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fee5 	bl	80022fa <LL_ADC_INJ_IsConversionOngoing>
 8002530:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d17f      	bne.n	8002638 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d17c      	bne.n	8002638 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002542:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800254a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800255a:	f023 0302 	bic.w	r3, r3, #2
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	6812      	ldr	r2, [r2, #0]
 8002562:	69b9      	ldr	r1, [r7, #24]
 8002564:	430b      	orrs	r3, r1
 8002566:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d017      	beq.n	80025a0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	691a      	ldr	r2, [r3, #16]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800257e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002588:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800258c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6911      	ldr	r1, [r2, #16]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6812      	ldr	r2, [r2, #0]
 8002598:	430b      	orrs	r3, r1
 800259a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800259e:	e013      	b.n	80025c8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	691a      	ldr	r2, [r3, #16]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80025ae:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80025c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025c4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d12a      	bne.n	8002628 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	691b      	ldr	r3, [r3, #16]
 80025d8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80025dc:	f023 0304 	bic.w	r3, r3, #4
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025e8:	4311      	orrs	r1, r2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80025ee:	4311      	orrs	r1, r2
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80025f4:	430a      	orrs	r2, r1
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f042 0201 	orr.w	r2, r2, #1
 8002600:	611a      	str	r2, [r3, #16]
 8002602:	e019      	b.n	8002638 <HAL_ADC_Init+0x318>
 8002604:	20000000 	.word	0x20000000
 8002608:	053e2d63 	.word	0x053e2d63
 800260c:	50000100 	.word	0x50000100
 8002610:	50000400 	.word	0x50000400
 8002614:	50000500 	.word	0x50000500
 8002618:	50000600 	.word	0x50000600
 800261c:	50000300 	.word	0x50000300
 8002620:	50000700 	.word	0x50000700
 8002624:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	691a      	ldr	r2, [r3, #16]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0201 	bic.w	r2, r2, #1
 8002636:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	695b      	ldr	r3, [r3, #20]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d10c      	bne.n	800265a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002646:	f023 010f 	bic.w	r1, r3, #15
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a1b      	ldr	r3, [r3, #32]
 800264e:	1e5a      	subs	r2, r3, #1
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	631a      	str	r2, [r3, #48]	@ 0x30
 8002658:	e007      	b.n	800266a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 020f 	bic.w	r2, r2, #15
 8002668:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800266e:	f023 0303 	bic.w	r3, r3, #3
 8002672:	f043 0201 	orr.w	r2, r3, #1
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	65da      	str	r2, [r3, #92]	@ 0x5c
 800267a:	e007      	b.n	800268c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002680:	f043 0210 	orr.w	r2, r3, #16
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800268c:	7ffb      	ldrb	r3, [r7, #31]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3724      	adds	r7, #36	@ 0x24
 8002692:	46bd      	mov	sp, r7
 8002694:	bd90      	pop	{r4, r7, pc}
 8002696:	bf00      	nop

08002698 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026ac:	d004      	beq.n	80026b8 <HAL_ADC_Start_DMA+0x20>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a5a      	ldr	r2, [pc, #360]	@ (800281c <HAL_ADC_Start_DMA+0x184>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d101      	bne.n	80026bc <HAL_ADC_Start_DMA+0x24>
 80026b8:	4b59      	ldr	r3, [pc, #356]	@ (8002820 <HAL_ADC_Start_DMA+0x188>)
 80026ba:	e000      	b.n	80026be <HAL_ADC_Start_DMA+0x26>
 80026bc:	4b59      	ldr	r3, [pc, #356]	@ (8002824 <HAL_ADC_Start_DMA+0x18c>)
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff fd4a 	bl	8002158 <LL_ADC_GetMultimode>
 80026c4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fe02 	bl	80022d4 <LL_ADC_REG_IsConversionOngoing>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f040 809b 	bne.w	800280e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d101      	bne.n	80026e6 <HAL_ADC_Start_DMA+0x4e>
 80026e2:	2302      	movs	r3, #2
 80026e4:	e096      	b.n	8002814 <HAL_ADC_Start_DMA+0x17c>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a4d      	ldr	r2, [pc, #308]	@ (8002828 <HAL_ADC_Start_DMA+0x190>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d008      	beq.n	800270a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d005      	beq.n	800270a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	2b05      	cmp	r3, #5
 8002702:	d002      	beq.n	800270a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	2b09      	cmp	r3, #9
 8002708:	d17a      	bne.n	8002800 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fcf6 	bl	80030fc <ADC_Enable>
 8002710:	4603      	mov	r3, r0
 8002712:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002714:	7dfb      	ldrb	r3, [r7, #23]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d16d      	bne.n	80027f6 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002722:	f023 0301 	bic.w	r3, r3, #1
 8002726:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a3a      	ldr	r2, [pc, #232]	@ (800281c <HAL_ADC_Start_DMA+0x184>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d009      	beq.n	800274c <HAL_ADC_Start_DMA+0xb4>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a3b      	ldr	r2, [pc, #236]	@ (800282c <HAL_ADC_Start_DMA+0x194>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d002      	beq.n	8002748 <HAL_ADC_Start_DMA+0xb0>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	e003      	b.n	8002750 <HAL_ADC_Start_DMA+0xb8>
 8002748:	4b39      	ldr	r3, [pc, #228]	@ (8002830 <HAL_ADC_Start_DMA+0x198>)
 800274a:	e001      	b.n	8002750 <HAL_ADC_Start_DMA+0xb8>
 800274c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	4293      	cmp	r3, r2
 8002756:	d002      	beq.n	800275e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d105      	bne.n	800276a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002762:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d006      	beq.n	8002784 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800277a:	f023 0206 	bic.w	r2, r3, #6
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	661a      	str	r2, [r3, #96]	@ 0x60
 8002782:	e002      	b.n	800278a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800278e:	4a29      	ldr	r2, [pc, #164]	@ (8002834 <HAL_ADC_Start_DMA+0x19c>)
 8002790:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002796:	4a28      	ldr	r2, [pc, #160]	@ (8002838 <HAL_ADC_Start_DMA+0x1a0>)
 8002798:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800279e:	4a27      	ldr	r2, [pc, #156]	@ (800283c <HAL_ADC_Start_DMA+0x1a4>)
 80027a0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	221c      	movs	r2, #28
 80027a8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f042 0210 	orr.w	r2, r2, #16
 80027c0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 0201 	orr.w	r2, r2, #1
 80027d0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3340      	adds	r3, #64	@ 0x40
 80027dc:	4619      	mov	r1, r3
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f001 f989 	bl	8003af8 <HAL_DMA_Start_IT>
 80027e6:	4603      	mov	r3, r0
 80027e8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff fd5c 	bl	80022ac <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80027f4:	e00d      	b.n	8002812 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80027fe:	e008      	b.n	8002812 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800280c:	e001      	b.n	8002812 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800280e:	2302      	movs	r3, #2
 8002810:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002812:	7dfb      	ldrb	r3, [r7, #23]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	50000100 	.word	0x50000100
 8002820:	50000300 	.word	0x50000300
 8002824:	50000700 	.word	0x50000700
 8002828:	50000600 	.word	0x50000600
 800282c:	50000500 	.word	0x50000500
 8002830:	50000400 	.word	0x50000400
 8002834:	080032e7 	.word	0x080032e7
 8002838:	080033bf 	.word	0x080033bf
 800283c:	080033db 	.word	0x080033db

08002840 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b0b6      	sub	sp, #216	@ 0xd8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800288c:	2300      	movs	r3, #0
 800288e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002896:	2b01      	cmp	r3, #1
 8002898:	d102      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x24>
 800289a:	2302      	movs	r3, #2
 800289c:	f000 bc13 	b.w	80030c6 <HAL_ADC_ConfigChannel+0x84a>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fd11 	bl	80022d4 <LL_ADC_REG_IsConversionOngoing>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f040 83f3 	bne.w	80030a0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6818      	ldr	r0, [r3, #0]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	6859      	ldr	r1, [r3, #4]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	f7ff fbcb 	bl	8002062 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff fcff 	bl	80022d4 <LL_ADC_REG_IsConversionOngoing>
 80028d6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7ff fd0b 	bl	80022fa <LL_ADC_INJ_IsConversionOngoing>
 80028e4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f040 81d9 	bne.w	8002ca4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f040 81d4 	bne.w	8002ca4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002904:	d10f      	bne.n	8002926 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6818      	ldr	r0, [r3, #0]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2200      	movs	r2, #0
 8002910:	4619      	mov	r1, r3
 8002912:	f7ff fbd2 	bl	80020ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff fb79 	bl	8002016 <LL_ADC_SetSamplingTimeCommonConfig>
 8002924:	e00e      	b.n	8002944 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6818      	ldr	r0, [r3, #0]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	6819      	ldr	r1, [r3, #0]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	461a      	mov	r2, r3
 8002934:	f7ff fbc1 	bl	80020ba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2100      	movs	r1, #0
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff fb69 	bl	8002016 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	695a      	ldr	r2, [r3, #20]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	08db      	lsrs	r3, r3, #3
 8002950:	f003 0303 	and.w	r3, r3, #3
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	2b04      	cmp	r3, #4
 8002964:	d022      	beq.n	80029ac <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6818      	ldr	r0, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	6919      	ldr	r1, [r3, #16]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002976:	f7ff fac3 	bl	8001f00 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6818      	ldr	r0, [r3, #0]
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	6919      	ldr	r1, [r3, #16]
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	461a      	mov	r2, r3
 8002988:	f7ff fb0f 	bl	8001faa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6818      	ldr	r0, [r3, #0]
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002998:	2b01      	cmp	r3, #1
 800299a:	d102      	bne.n	80029a2 <HAL_ADC_ConfigChannel+0x126>
 800299c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029a0:	e000      	b.n	80029a4 <HAL_ADC_ConfigChannel+0x128>
 80029a2:	2300      	movs	r3, #0
 80029a4:	461a      	mov	r2, r3
 80029a6:	f7ff fb1b 	bl	8001fe0 <LL_ADC_SetOffsetSaturation>
 80029aa:	e17b      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2100      	movs	r1, #0
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff fac8 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d10a      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x15c>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2100      	movs	r1, #0
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff fabd 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 80029ce:	4603      	mov	r3, r0
 80029d0:	0e9b      	lsrs	r3, r3, #26
 80029d2:	f003 021f 	and.w	r2, r3, #31
 80029d6:	e01e      	b.n	8002a16 <HAL_ADC_ConfigChannel+0x19a>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2100      	movs	r1, #0
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff fab2 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80029fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002a06:	2320      	movs	r3, #32
 8002a08:	e004      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002a0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a0e:	fab3 f383 	clz	r3, r3
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d105      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x1b2>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	0e9b      	lsrs	r3, r3, #26
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	e018      	b.n	8002a60 <HAL_ADC_ConfigChannel+0x1e4>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a3a:	fa93 f3a3 	rbit	r3, r3
 8002a3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002a42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002a4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002a52:	2320      	movs	r3, #32
 8002a54:	e004      	b.n	8002a60 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002a56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a5a:	fab3 f383 	clz	r3, r3
 8002a5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d106      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fa81 	bl	8001f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2101      	movs	r1, #1
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fa65 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10a      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x222>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2101      	movs	r1, #1
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fa5a 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002a94:	4603      	mov	r3, r0
 8002a96:	0e9b      	lsrs	r3, r3, #26
 8002a98:	f003 021f 	and.w	r2, r3, #31
 8002a9c:	e01e      	b.n	8002adc <HAL_ADC_ConfigChannel+0x260>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fa4f 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ab4:	fa93 f3a3 	rbit	r3, r3
 8002ab8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002abc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ac0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002ac4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002acc:	2320      	movs	r3, #32
 8002ace:	e004      	b.n	8002ada <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002ad0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ad4:	fab3 f383 	clz	r3, r3
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d105      	bne.n	8002af4 <HAL_ADC_ConfigChannel+0x278>
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	0e9b      	lsrs	r3, r3, #26
 8002aee:	f003 031f 	and.w	r3, r3, #31
 8002af2:	e018      	b.n	8002b26 <HAL_ADC_ConfigChannel+0x2aa>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b00:	fa93 f3a3 	rbit	r3, r3
 8002b04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002b08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002b10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002b18:	2320      	movs	r3, #32
 8002b1a:	e004      	b.n	8002b26 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002b1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b20:	fab3 f383 	clz	r3, r3
 8002b24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d106      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2101      	movs	r1, #1
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff fa1e 	bl	8001f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2102      	movs	r1, #2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff fa02 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002b44:	4603      	mov	r3, r0
 8002b46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10a      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x2e8>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2102      	movs	r1, #2
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff f9f7 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	0e9b      	lsrs	r3, r3, #26
 8002b5e:	f003 021f 	and.w	r2, r3, #31
 8002b62:	e01e      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x326>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2102      	movs	r1, #2
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7ff f9ec 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002b70:	4603      	mov	r3, r0
 8002b72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b7a:	fa93 f3a3 	rbit	r3, r3
 8002b7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002b82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002b8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002b92:	2320      	movs	r3, #32
 8002b94:	e004      	b.n	8002ba0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002b96:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b9a:	fab3 f383 	clz	r3, r3
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d105      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x33e>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	0e9b      	lsrs	r3, r3, #26
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	e016      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x36c>
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002bc6:	fa93 f3a3 	rbit	r3, r3
 8002bca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002bcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002bce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002bd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002bda:	2320      	movs	r3, #32
 8002bdc:	e004      	b.n	8002be8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002bde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002be2:	fab3 f383 	clz	r3, r3
 8002be6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d106      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	2102      	movs	r1, #2
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f7ff f9bd 	bl	8001f74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2103      	movs	r1, #3
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff f9a1 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002c06:	4603      	mov	r3, r0
 8002c08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d10a      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x3aa>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2103      	movs	r1, #3
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff f996 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	0e9b      	lsrs	r3, r3, #26
 8002c20:	f003 021f 	and.w	r2, r3, #31
 8002c24:	e017      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x3da>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2103      	movs	r1, #3
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff f98b 	bl	8001f48 <LL_ADC_GetOffsetChannel>
 8002c32:	4603      	mov	r3, r0
 8002c34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c38:	fa93 f3a3 	rbit	r3, r3
 8002c3c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002c3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c40:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002c42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002c48:	2320      	movs	r3, #32
 8002c4a:	e003      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002c4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c4e:	fab3 f383 	clz	r3, r3
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d105      	bne.n	8002c6e <HAL_ADC_ConfigChannel+0x3f2>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	0e9b      	lsrs	r3, r3, #26
 8002c68:	f003 031f 	and.w	r3, r3, #31
 8002c6c:	e011      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x416>
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c76:	fa93 f3a3 	rbit	r3, r3
 8002c7a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002c7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002c80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002c86:	2320      	movs	r3, #32
 8002c88:	e003      	b.n	8002c92 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002c8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c8c:	fab3 f383 	clz	r3, r3
 8002c90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d106      	bne.n	8002ca4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	2103      	movs	r1, #3
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff f968 	bl	8001f74 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff fad9 	bl	8002260 <LL_ADC_IsEnabled>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f040 813d 	bne.w	8002f30 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6818      	ldr	r0, [r3, #0]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	6819      	ldr	r1, [r3, #0]
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	f7ff fa24 	bl	8002110 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	4aa2      	ldr	r2, [pc, #648]	@ (8002f58 <HAL_ADC_ConfigChannel+0x6dc>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	f040 812e 	bne.w	8002f30 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d10b      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x480>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	0e9b      	lsrs	r3, r3, #26
 8002cea:	3301      	adds	r3, #1
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	2b09      	cmp	r3, #9
 8002cf2:	bf94      	ite	ls
 8002cf4:	2301      	movls	r3, #1
 8002cf6:	2300      	movhi	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	e019      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x4b4>
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d04:	fa93 f3a3 	rbit	r3, r3
 8002d08:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002d0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d0c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002d0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002d14:	2320      	movs	r3, #32
 8002d16:	e003      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002d18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d1a:	fab3 f383 	clz	r3, r3
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	3301      	adds	r3, #1
 8002d22:	f003 031f 	and.w	r3, r3, #31
 8002d26:	2b09      	cmp	r3, #9
 8002d28:	bf94      	ite	ls
 8002d2a:	2301      	movls	r3, #1
 8002d2c:	2300      	movhi	r3, #0
 8002d2e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d079      	beq.n	8002e28 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d107      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x4d4>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	0e9b      	lsrs	r3, r3, #26
 8002d46:	3301      	adds	r3, #1
 8002d48:	069b      	lsls	r3, r3, #26
 8002d4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d4e:	e015      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x500>
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d58:	fa93 f3a3 	rbit	r3, r3
 8002d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d60:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002d62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002d68:	2320      	movs	r3, #32
 8002d6a:	e003      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002d6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d6e:	fab3 f383 	clz	r3, r3
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	069b      	lsls	r3, r3, #26
 8002d78:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d109      	bne.n	8002d9c <HAL_ADC_ConfigChannel+0x520>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	0e9b      	lsrs	r3, r3, #26
 8002d8e:	3301      	adds	r3, #1
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	2101      	movs	r1, #1
 8002d96:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9a:	e017      	b.n	8002dcc <HAL_ADC_ConfigChannel+0x550>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002da4:	fa93 f3a3 	rbit	r3, r3
 8002da8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002daa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002dac:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002db4:	2320      	movs	r3, #32
 8002db6:	e003      	b.n	8002dc0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dba:	fab3 f383 	clz	r3, r3
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	f003 031f 	and.w	r3, r3, #31
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dcc:	ea42 0103 	orr.w	r1, r2, r3
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d10a      	bne.n	8002df2 <HAL_ADC_ConfigChannel+0x576>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	0e9b      	lsrs	r3, r3, #26
 8002de2:	3301      	adds	r3, #1
 8002de4:	f003 021f 	and.w	r2, r3, #31
 8002de8:	4613      	mov	r3, r2
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	4413      	add	r3, r2
 8002dee:	051b      	lsls	r3, r3, #20
 8002df0:	e018      	b.n	8002e24 <HAL_ADC_ConfigChannel+0x5a8>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dfa:	fa93 f3a3 	rbit	r3, r3
 8002dfe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002e0a:	2320      	movs	r3, #32
 8002e0c:	e003      	b.n	8002e16 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e10:	fab3 f383 	clz	r3, r3
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	3301      	adds	r3, #1
 8002e18:	f003 021f 	and.w	r2, r3, #31
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	4413      	add	r3, r2
 8002e22:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e24:	430b      	orrs	r3, r1
 8002e26:	e07e      	b.n	8002f26 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d107      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x5c8>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	0e9b      	lsrs	r3, r3, #26
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	069b      	lsls	r3, r3, #26
 8002e3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e42:	e015      	b.n	8002e70 <HAL_ADC_ConfigChannel+0x5f4>
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e4c:	fa93 f3a3 	rbit	r3, r3
 8002e50:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e54:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d101      	bne.n	8002e60 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002e5c:	2320      	movs	r3, #32
 8002e5e:	e003      	b.n	8002e68 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e62:	fab3 f383 	clz	r3, r3
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	3301      	adds	r3, #1
 8002e6a:	069b      	lsls	r3, r3, #26
 8002e6c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d109      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x614>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	0e9b      	lsrs	r3, r3, #26
 8002e82:	3301      	adds	r3, #1
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	2101      	movs	r1, #1
 8002e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8e:	e017      	b.n	8002ec0 <HAL_ADC_ConfigChannel+0x644>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	fa93 f3a3 	rbit	r3, r3
 8002e9c:	61fb      	str	r3, [r7, #28]
  return result;
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002ea8:	2320      	movs	r3, #32
 8002eaa:	e003      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	f003 031f 	and.w	r3, r3, #31
 8002eba:	2101      	movs	r1, #1
 8002ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec0:	ea42 0103 	orr.w	r1, r2, r3
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10d      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x670>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	0e9b      	lsrs	r3, r3, #26
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f003 021f 	and.w	r2, r3, #31
 8002edc:	4613      	mov	r3, r2
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3b1e      	subs	r3, #30
 8002ee4:	051b      	lsls	r3, r3, #20
 8002ee6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002eea:	e01b      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x6a8>
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	fa93 f3a3 	rbit	r3, r3
 8002ef8:	613b      	str	r3, [r7, #16]
  return result;
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d101      	bne.n	8002f08 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002f04:	2320      	movs	r3, #32
 8002f06:	e003      	b.n	8002f10 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	fab3 f383 	clz	r3, r3
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	3301      	adds	r3, #1
 8002f12:	f003 021f 	and.w	r2, r3, #31
 8002f16:	4613      	mov	r3, r2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	4413      	add	r3, r2
 8002f1c:	3b1e      	subs	r3, #30
 8002f1e:	051b      	lsls	r3, r3, #20
 8002f20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f24:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f7ff f8c5 	bl	80020ba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4b09      	ldr	r3, [pc, #36]	@ (8002f5c <HAL_ADC_ConfigChannel+0x6e0>)
 8002f36:	4013      	ands	r3, r2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 80be 	beq.w	80030ba <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f46:	d004      	beq.n	8002f52 <HAL_ADC_ConfigChannel+0x6d6>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a04      	ldr	r2, [pc, #16]	@ (8002f60 <HAL_ADC_ConfigChannel+0x6e4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d10a      	bne.n	8002f68 <HAL_ADC_ConfigChannel+0x6ec>
 8002f52:	4b04      	ldr	r3, [pc, #16]	@ (8002f64 <HAL_ADC_ConfigChannel+0x6e8>)
 8002f54:	e009      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x6ee>
 8002f56:	bf00      	nop
 8002f58:	407f0000 	.word	0x407f0000
 8002f5c:	80080000 	.word	0x80080000
 8002f60:	50000100 	.word	0x50000100
 8002f64:	50000300 	.word	0x50000300
 8002f68:	4b59      	ldr	r3, [pc, #356]	@ (80030d0 <HAL_ADC_ConfigChannel+0x854>)
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7fe ffba 	bl	8001ee4 <LL_ADC_GetCommonPathInternalCh>
 8002f70:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a56      	ldr	r2, [pc, #344]	@ (80030d4 <HAL_ADC_ConfigChannel+0x858>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d004      	beq.n	8002f88 <HAL_ADC_ConfigChannel+0x70c>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a55      	ldr	r2, [pc, #340]	@ (80030d8 <HAL_ADC_ConfigChannel+0x85c>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d13a      	bne.n	8002ffe <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002f88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d134      	bne.n	8002ffe <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f9c:	d005      	beq.n	8002faa <HAL_ADC_ConfigChannel+0x72e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a4e      	ldr	r2, [pc, #312]	@ (80030dc <HAL_ADC_ConfigChannel+0x860>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	f040 8085 	bne.w	80030b4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fb2:	d004      	beq.n	8002fbe <HAL_ADC_ConfigChannel+0x742>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a49      	ldr	r2, [pc, #292]	@ (80030e0 <HAL_ADC_ConfigChannel+0x864>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d101      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x746>
 8002fbe:	4a49      	ldr	r2, [pc, #292]	@ (80030e4 <HAL_ADC_ConfigChannel+0x868>)
 8002fc0:	e000      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x748>
 8002fc2:	4a43      	ldr	r2, [pc, #268]	@ (80030d0 <HAL_ADC_ConfigChannel+0x854>)
 8002fc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fc8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002fcc:	4619      	mov	r1, r3
 8002fce:	4610      	mov	r0, r2
 8002fd0:	f7fe ff75 	bl	8001ebe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fd4:	4b44      	ldr	r3, [pc, #272]	@ (80030e8 <HAL_ADC_ConfigChannel+0x86c>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	099b      	lsrs	r3, r3, #6
 8002fda:	4a44      	ldr	r2, [pc, #272]	@ (80030ec <HAL_ADC_ConfigChannel+0x870>)
 8002fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe0:	099b      	lsrs	r3, r3, #6
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4413      	add	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002fee:	e002      	b.n	8002ff6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f9      	bne.n	8002ff0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ffc:	e05a      	b.n	80030b4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a3b      	ldr	r2, [pc, #236]	@ (80030f0 <HAL_ADC_ConfigChannel+0x874>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d125      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003008:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800300c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d11f      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a31      	ldr	r2, [pc, #196]	@ (80030e0 <HAL_ADC_ConfigChannel+0x864>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d104      	bne.n	8003028 <HAL_ADC_ConfigChannel+0x7ac>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a34      	ldr	r2, [pc, #208]	@ (80030f4 <HAL_ADC_ConfigChannel+0x878>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d047      	beq.n	80030b8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003030:	d004      	beq.n	800303c <HAL_ADC_ConfigChannel+0x7c0>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a2a      	ldr	r2, [pc, #168]	@ (80030e0 <HAL_ADC_ConfigChannel+0x864>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d101      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x7c4>
 800303c:	4a29      	ldr	r2, [pc, #164]	@ (80030e4 <HAL_ADC_ConfigChannel+0x868>)
 800303e:	e000      	b.n	8003042 <HAL_ADC_ConfigChannel+0x7c6>
 8003040:	4a23      	ldr	r2, [pc, #140]	@ (80030d0 <HAL_ADC_ConfigChannel+0x854>)
 8003042:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003046:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800304a:	4619      	mov	r1, r3
 800304c:	4610      	mov	r0, r2
 800304e:	f7fe ff36 	bl	8001ebe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003052:	e031      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a27      	ldr	r2, [pc, #156]	@ (80030f8 <HAL_ADC_ConfigChannel+0x87c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d12d      	bne.n	80030ba <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800305e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d127      	bne.n	80030ba <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a1c      	ldr	r2, [pc, #112]	@ (80030e0 <HAL_ADC_ConfigChannel+0x864>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d022      	beq.n	80030ba <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800307c:	d004      	beq.n	8003088 <HAL_ADC_ConfigChannel+0x80c>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a17      	ldr	r2, [pc, #92]	@ (80030e0 <HAL_ADC_ConfigChannel+0x864>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d101      	bne.n	800308c <HAL_ADC_ConfigChannel+0x810>
 8003088:	4a16      	ldr	r2, [pc, #88]	@ (80030e4 <HAL_ADC_ConfigChannel+0x868>)
 800308a:	e000      	b.n	800308e <HAL_ADC_ConfigChannel+0x812>
 800308c:	4a10      	ldr	r2, [pc, #64]	@ (80030d0 <HAL_ADC_ConfigChannel+0x854>)
 800308e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003092:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003096:	4619      	mov	r1, r3
 8003098:	4610      	mov	r0, r2
 800309a:	f7fe ff10 	bl	8001ebe <LL_ADC_SetCommonPathInternalCh>
 800309e:	e00c      	b.n	80030ba <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	f043 0220 	orr.w	r2, r3, #32
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80030b2:	e002      	b.n	80030ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030b4:	bf00      	nop
 80030b6:	e000      	b.n	80030ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80030c2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	37d8      	adds	r7, #216	@ 0xd8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	50000700 	.word	0x50000700
 80030d4:	c3210000 	.word	0xc3210000
 80030d8:	90c00010 	.word	0x90c00010
 80030dc:	50000600 	.word	0x50000600
 80030e0:	50000100 	.word	0x50000100
 80030e4:	50000300 	.word	0x50000300
 80030e8:	20000000 	.word	0x20000000
 80030ec:	053e2d63 	.word	0x053e2d63
 80030f0:	c7520000 	.word	0xc7520000
 80030f4:	50000500 	.word	0x50000500
 80030f8:	cb840000 	.word	0xcb840000

080030fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003104:	2300      	movs	r3, #0
 8003106:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff f8a7 	bl	8002260 <LL_ADC_IsEnabled>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d176      	bne.n	8003206 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	4b3c      	ldr	r3, [pc, #240]	@ (8003210 <ADC_Enable+0x114>)
 8003120:	4013      	ands	r3, r2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d00d      	beq.n	8003142 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312a:	f043 0210 	orr.w	r2, r3, #16
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003136:	f043 0201 	orr.w	r2, r3, #1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e062      	b.n	8003208 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f7ff f862 	bl	8002210 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003154:	d004      	beq.n	8003160 <ADC_Enable+0x64>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a2e      	ldr	r2, [pc, #184]	@ (8003214 <ADC_Enable+0x118>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d101      	bne.n	8003164 <ADC_Enable+0x68>
 8003160:	4b2d      	ldr	r3, [pc, #180]	@ (8003218 <ADC_Enable+0x11c>)
 8003162:	e000      	b.n	8003166 <ADC_Enable+0x6a>
 8003164:	4b2d      	ldr	r3, [pc, #180]	@ (800321c <ADC_Enable+0x120>)
 8003166:	4618      	mov	r0, r3
 8003168:	f7fe febc 	bl	8001ee4 <LL_ADC_GetCommonPathInternalCh>
 800316c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800316e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003172:	2b00      	cmp	r3, #0
 8003174:	d013      	beq.n	800319e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003176:	4b2a      	ldr	r3, [pc, #168]	@ (8003220 <ADC_Enable+0x124>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	099b      	lsrs	r3, r3, #6
 800317c:	4a29      	ldr	r2, [pc, #164]	@ (8003224 <ADC_Enable+0x128>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	099b      	lsrs	r3, r3, #6
 8003184:	1c5a      	adds	r2, r3, #1
 8003186:	4613      	mov	r3, r2
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	4413      	add	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003190:	e002      	b.n	8003198 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	3b01      	subs	r3, #1
 8003196:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f9      	bne.n	8003192 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800319e:	f7fe fe4d 	bl	8001e3c <HAL_GetTick>
 80031a2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031a4:	e028      	b.n	80031f8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff f858 	bl	8002260 <LL_ADC_IsEnabled>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d104      	bne.n	80031c0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff f828 	bl	8002210 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80031c0:	f7fe fe3c 	bl	8001e3c <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d914      	bls.n	80031f8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d00d      	beq.n	80031f8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e0:	f043 0210 	orr.w	r2, r3, #16
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ec:	f043 0201 	orr.w	r2, r3, #1
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e007      	b.n	8003208 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b01      	cmp	r3, #1
 8003204:	d1cf      	bne.n	80031a6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}
 8003210:	8000003f 	.word	0x8000003f
 8003214:	50000100 	.word	0x50000100
 8003218:	50000300 	.word	0x50000300
 800321c:	50000700 	.word	0x50000700
 8003220:	20000000 	.word	0x20000000
 8003224:	053e2d63 	.word	0x053e2d63

08003228 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4618      	mov	r0, r3
 8003236:	f7ff f826 	bl	8002286 <LL_ADC_IsDisableOngoing>
 800323a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4618      	mov	r0, r3
 8003242:	f7ff f80d 	bl	8002260 <LL_ADC_IsEnabled>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d047      	beq.n	80032dc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d144      	bne.n	80032dc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 030d 	and.w	r3, r3, #13
 800325c:	2b01      	cmp	r3, #1
 800325e:	d10c      	bne.n	800327a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f7fe ffe7 	bl	8002238 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2203      	movs	r2, #3
 8003270:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003272:	f7fe fde3 	bl	8001e3c <HAL_GetTick>
 8003276:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003278:	e029      	b.n	80032ce <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800327e:	f043 0210 	orr.w	r2, r3, #16
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800328a:	f043 0201 	orr.w	r2, r3, #1
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e023      	b.n	80032de <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003296:	f7fe fdd1 	bl	8001e3c <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d914      	bls.n	80032ce <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00d      	beq.n	80032ce <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b6:	f043 0210 	orr.w	r2, r3, #16
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c2:	f043 0201 	orr.w	r2, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e007      	b.n	80032de <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1dc      	bne.n	8003296 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b084      	sub	sp, #16
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d14b      	bne.n	8003398 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003304:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b00      	cmp	r3, #0
 8003318:	d021      	beq.n	800335e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4618      	mov	r0, r3
 8003320:	f7fe fe8c 	bl	800203c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d032      	beq.n	8003390 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d12b      	bne.n	8003390 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003348:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d11f      	bne.n	8003390 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003354:	f043 0201 	orr.w	r2, r3, #1
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800335c:	e018      	b.n	8003390 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d111      	bne.n	8003390 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003370:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d105      	bne.n	8003390 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003388:	f043 0201 	orr.w	r2, r3, #1
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f7ff fa55 	bl	8002840 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003396:	e00e      	b.n	80033b6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339c:	f003 0310 	and.w	r3, r3, #16
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d003      	beq.n	80033ac <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f7ff fa5f 	bl	8002868 <HAL_ADC_ErrorCallback>
}
 80033aa:	e004      	b.n	80033b6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	4798      	blx	r3
}
 80033b6:	bf00      	nop
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b084      	sub	sp, #16
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ca:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f7ff fa41 	bl	8002854 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033d2:	bf00      	nop
 80033d4:	3710      	adds	r7, #16
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b084      	sub	sp, #16
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033f8:	f043 0204 	orr.w	r2, r3, #4
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff fa31 	bl	8002868 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <LL_ADC_IsEnabled>:
{
 800340e:	b480      	push	{r7}
 8003410:	b083      	sub	sp, #12
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b01      	cmp	r3, #1
 8003420:	d101      	bne.n	8003426 <LL_ADC_IsEnabled+0x18>
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <LL_ADC_IsEnabled+0x1a>
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <LL_ADC_StartCalibration>:
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003446:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003450:	4313      	orrs	r3, r2
 8003452:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	609a      	str	r2, [r3, #8]
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr

08003466 <LL_ADC_IsCalibrationOnGoing>:
{
 8003466:	b480      	push	{r7}
 8003468:	b083      	sub	sp, #12
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003476:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800347a:	d101      	bne.n	8003480 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr

0800348e <LL_ADC_REG_IsConversionOngoing>:
{
 800348e:	b480      	push	{r7}
 8003490:	b083      	sub	sp, #12
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d101      	bne.n	80034a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80034a2:	2301      	movs	r3, #1
 80034a4:	e000      	b.n	80034a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80034be:	2300      	movs	r3, #0
 80034c0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d101      	bne.n	80034d0 <HAL_ADCEx_Calibration_Start+0x1c>
 80034cc:	2302      	movs	r3, #2
 80034ce:	e04d      	b.n	800356c <HAL_ADCEx_Calibration_Start+0xb8>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7ff fea5 	bl	8003228 <ADC_Disable>
 80034de:	4603      	mov	r3, r0
 80034e0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80034e2:	7bfb      	ldrb	r3, [r7, #15]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d136      	bne.n	8003556 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ec:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80034f0:	f023 0302 	bic.w	r3, r3, #2
 80034f4:	f043 0202 	orr.w	r2, r3, #2
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6839      	ldr	r1, [r7, #0]
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff ff96 	bl	8003434 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003508:	e014      	b.n	8003534 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	3301      	adds	r3, #1
 800350e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	4a18      	ldr	r2, [pc, #96]	@ (8003574 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d90d      	bls.n	8003534 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351c:	f023 0312 	bic.w	r3, r3, #18
 8003520:	f043 0210 	orr.w	r2, r3, #16
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e01b      	b.n	800356c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff ff94 	bl	8003466 <LL_ADC_IsCalibrationOnGoing>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1e2      	bne.n	800350a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003548:	f023 0303 	bic.w	r3, r3, #3
 800354c:	f043 0201 	orr.w	r2, r3, #1
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003554:	e005      	b.n	8003562 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355a:	f043 0210 	orr.w	r2, r3, #16
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800356a:	7bfb      	ldrb	r3, [r7, #15]
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	0004de01 	.word	0x0004de01

08003578 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003578:	b590      	push	{r4, r7, lr}
 800357a:	b0a1      	sub	sp, #132	@ 0x84
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003582:	2300      	movs	r3, #0
 8003584:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800358e:	2b01      	cmp	r3, #1
 8003590:	d101      	bne.n	8003596 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003592:	2302      	movs	r3, #2
 8003594:	e0e7      	b.n	8003766 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800359e:	2300      	movs	r3, #0
 80035a0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80035a2:	2300      	movs	r3, #0
 80035a4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035ae:	d102      	bne.n	80035b6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80035b0:	4b6f      	ldr	r3, [pc, #444]	@ (8003770 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035b2:	60bb      	str	r3, [r7, #8]
 80035b4:	e009      	b.n	80035ca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a6e      	ldr	r2, [pc, #440]	@ (8003774 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d102      	bne.n	80035c6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80035c0:	4b6d      	ldr	r3, [pc, #436]	@ (8003778 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80035c2:	60bb      	str	r3, [r7, #8]
 80035c4:	e001      	b.n	80035ca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80035c6:	2300      	movs	r3, #0
 80035c8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d10b      	bne.n	80035e8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d4:	f043 0220 	orr.w	r2, r3, #32
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0be      	b.n	8003766 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff ff4f 	bl	800348e <LL_ADC_REG_IsConversionOngoing>
 80035f0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7ff ff49 	bl	800348e <LL_ADC_REG_IsConversionOngoing>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f040 80a0 	bne.w	8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003604:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003606:	2b00      	cmp	r3, #0
 8003608:	f040 809c 	bne.w	8003744 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003614:	d004      	beq.n	8003620 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a55      	ldr	r2, [pc, #340]	@ (8003770 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d101      	bne.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003620:	4b56      	ldr	r3, [pc, #344]	@ (800377c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003622:	e000      	b.n	8003626 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003624:	4b56      	ldr	r3, [pc, #344]	@ (8003780 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003626:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d04b      	beq.n	80036c8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003630:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003642:	035b      	lsls	r3, r3, #13
 8003644:	430b      	orrs	r3, r1
 8003646:	431a      	orrs	r2, r3
 8003648:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800364a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003654:	d004      	beq.n	8003660 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a45      	ldr	r2, [pc, #276]	@ (8003770 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d10f      	bne.n	8003680 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003660:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003664:	f7ff fed3 	bl	800340e <LL_ADC_IsEnabled>
 8003668:	4604      	mov	r4, r0
 800366a:	4841      	ldr	r0, [pc, #260]	@ (8003770 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800366c:	f7ff fecf 	bl	800340e <LL_ADC_IsEnabled>
 8003670:	4603      	mov	r3, r0
 8003672:	4323      	orrs	r3, r4
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf0c      	ite	eq
 8003678:	2301      	moveq	r3, #1
 800367a:	2300      	movne	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	e012      	b.n	80036a6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003680:	483c      	ldr	r0, [pc, #240]	@ (8003774 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003682:	f7ff fec4 	bl	800340e <LL_ADC_IsEnabled>
 8003686:	4604      	mov	r4, r0
 8003688:	483b      	ldr	r0, [pc, #236]	@ (8003778 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800368a:	f7ff fec0 	bl	800340e <LL_ADC_IsEnabled>
 800368e:	4603      	mov	r3, r0
 8003690:	431c      	orrs	r4, r3
 8003692:	483c      	ldr	r0, [pc, #240]	@ (8003784 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003694:	f7ff febb 	bl	800340e <LL_ADC_IsEnabled>
 8003698:	4603      	mov	r3, r0
 800369a:	4323      	orrs	r3, r4
 800369c:	2b00      	cmp	r3, #0
 800369e:	bf0c      	ite	eq
 80036a0:	2301      	moveq	r3, #1
 80036a2:	2300      	movne	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d056      	beq.n	8003758 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80036aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80036b2:	f023 030f 	bic.w	r3, r3, #15
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	6811      	ldr	r1, [r2, #0]
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	6892      	ldr	r2, [r2, #8]
 80036be:	430a      	orrs	r2, r1
 80036c0:	431a      	orrs	r2, r3
 80036c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036c4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036c6:	e047      	b.n	8003758 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80036c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036d2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036dc:	d004      	beq.n	80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a23      	ldr	r2, [pc, #140]	@ (8003770 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d10f      	bne.n	8003708 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80036e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80036ec:	f7ff fe8f 	bl	800340e <LL_ADC_IsEnabled>
 80036f0:	4604      	mov	r4, r0
 80036f2:	481f      	ldr	r0, [pc, #124]	@ (8003770 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036f4:	f7ff fe8b 	bl	800340e <LL_ADC_IsEnabled>
 80036f8:	4603      	mov	r3, r0
 80036fa:	4323      	orrs	r3, r4
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	bf0c      	ite	eq
 8003700:	2301      	moveq	r3, #1
 8003702:	2300      	movne	r3, #0
 8003704:	b2db      	uxtb	r3, r3
 8003706:	e012      	b.n	800372e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003708:	481a      	ldr	r0, [pc, #104]	@ (8003774 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800370a:	f7ff fe80 	bl	800340e <LL_ADC_IsEnabled>
 800370e:	4604      	mov	r4, r0
 8003710:	4819      	ldr	r0, [pc, #100]	@ (8003778 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003712:	f7ff fe7c 	bl	800340e <LL_ADC_IsEnabled>
 8003716:	4603      	mov	r3, r0
 8003718:	431c      	orrs	r4, r3
 800371a:	481a      	ldr	r0, [pc, #104]	@ (8003784 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800371c:	f7ff fe77 	bl	800340e <LL_ADC_IsEnabled>
 8003720:	4603      	mov	r3, r0
 8003722:	4323      	orrs	r3, r4
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d012      	beq.n	8003758 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003732:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800373a:	f023 030f 	bic.w	r3, r3, #15
 800373e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003740:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003742:	e009      	b.n	8003758 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003748:	f043 0220 	orr.w	r2, r3, #32
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003756:	e000      	b.n	800375a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003758:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003762:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003766:	4618      	mov	r0, r3
 8003768:	3784      	adds	r7, #132	@ 0x84
 800376a:	46bd      	mov	sp, r7
 800376c:	bd90      	pop	{r4, r7, pc}
 800376e:	bf00      	nop
 8003770:	50000100 	.word	0x50000100
 8003774:	50000400 	.word	0x50000400
 8003778:	50000500 	.word	0x50000500
 800377c:	50000300 	.word	0x50000300
 8003780:	50000700 	.word	0x50000700
 8003784:	50000600 	.word	0x50000600

08003788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003798:	4b0c      	ldr	r3, [pc, #48]	@ (80037cc <__NVIC_SetPriorityGrouping+0x44>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800379e:	68ba      	ldr	r2, [r7, #8]
 80037a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037a4:	4013      	ands	r3, r2
 80037a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ba:	4a04      	ldr	r2, [pc, #16]	@ (80037cc <__NVIC_SetPriorityGrouping+0x44>)
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	60d3      	str	r3, [r2, #12]
}
 80037c0:	bf00      	nop
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d4:	4b04      	ldr	r3, [pc, #16]	@ (80037e8 <__NVIC_GetPriorityGrouping+0x18>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	0a1b      	lsrs	r3, r3, #8
 80037da:	f003 0307 	and.w	r3, r3, #7
}
 80037de:	4618      	mov	r0, r3
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	e000ed00 	.word	0xe000ed00

080037ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	4603      	mov	r3, r0
 80037f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	db0b      	blt.n	8003816 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	f003 021f 	and.w	r2, r3, #31
 8003804:	4907      	ldr	r1, [pc, #28]	@ (8003824 <__NVIC_EnableIRQ+0x38>)
 8003806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380a:	095b      	lsrs	r3, r3, #5
 800380c:	2001      	movs	r0, #1
 800380e:	fa00 f202 	lsl.w	r2, r0, r2
 8003812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	e000e100 	.word	0xe000e100

08003828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	6039      	str	r1, [r7, #0]
 8003832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003838:	2b00      	cmp	r3, #0
 800383a:	db0a      	blt.n	8003852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	b2da      	uxtb	r2, r3
 8003840:	490c      	ldr	r1, [pc, #48]	@ (8003874 <__NVIC_SetPriority+0x4c>)
 8003842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003846:	0112      	lsls	r2, r2, #4
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	440b      	add	r3, r1
 800384c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003850:	e00a      	b.n	8003868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	b2da      	uxtb	r2, r3
 8003856:	4908      	ldr	r1, [pc, #32]	@ (8003878 <__NVIC_SetPriority+0x50>)
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	3b04      	subs	r3, #4
 8003860:	0112      	lsls	r2, r2, #4
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	440b      	add	r3, r1
 8003866:	761a      	strb	r2, [r3, #24]
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	e000e100 	.word	0xe000e100
 8003878:	e000ed00 	.word	0xe000ed00

0800387c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800387c:	b480      	push	{r7}
 800387e:	b089      	sub	sp, #36	@ 0x24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f1c3 0307 	rsb	r3, r3, #7
 8003896:	2b04      	cmp	r3, #4
 8003898:	bf28      	it	cs
 800389a:	2304      	movcs	r3, #4
 800389c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	3304      	adds	r3, #4
 80038a2:	2b06      	cmp	r3, #6
 80038a4:	d902      	bls.n	80038ac <NVIC_EncodePriority+0x30>
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	3b03      	subs	r3, #3
 80038aa:	e000      	b.n	80038ae <NVIC_EncodePriority+0x32>
 80038ac:	2300      	movs	r3, #0
 80038ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	43da      	mvns	r2, r3
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	401a      	ands	r2, r3
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	fa01 f303 	lsl.w	r3, r1, r3
 80038ce:	43d9      	mvns	r1, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d4:	4313      	orrs	r3, r2
         );
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3724      	adds	r7, #36	@ 0x24
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
	...

080038e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	3b01      	subs	r3, #1
 80038f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038f4:	d301      	bcc.n	80038fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038f6:	2301      	movs	r3, #1
 80038f8:	e00f      	b.n	800391a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003924 <SysTick_Config+0x40>)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	3b01      	subs	r3, #1
 8003900:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003902:	210f      	movs	r1, #15
 8003904:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003908:	f7ff ff8e 	bl	8003828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800390c:	4b05      	ldr	r3, [pc, #20]	@ (8003924 <SysTick_Config+0x40>)
 800390e:	2200      	movs	r2, #0
 8003910:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003912:	4b04      	ldr	r3, [pc, #16]	@ (8003924 <SysTick_Config+0x40>)
 8003914:	2207      	movs	r2, #7
 8003916:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	e000e010 	.word	0xe000e010

08003928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f7ff ff29 	bl	8003788 <__NVIC_SetPriorityGrouping>
}
 8003936:	bf00      	nop
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b086      	sub	sp, #24
 8003942:	af00      	add	r7, sp, #0
 8003944:	4603      	mov	r3, r0
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	607a      	str	r2, [r7, #4]
 800394a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800394c:	f7ff ff40 	bl	80037d0 <__NVIC_GetPriorityGrouping>
 8003950:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	6978      	ldr	r0, [r7, #20]
 8003958:	f7ff ff90 	bl	800387c <NVIC_EncodePriority>
 800395c:	4602      	mov	r2, r0
 800395e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff ff5f 	bl	8003828 <__NVIC_SetPriority>
}
 800396a:	bf00      	nop
 800396c:	3718      	adds	r7, #24
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b082      	sub	sp, #8
 8003976:	af00      	add	r7, sp, #0
 8003978:	4603      	mov	r3, r0
 800397a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff33 	bl	80037ec <__NVIC_EnableIRQ>
}
 8003986:	bf00      	nop
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff ffa4 	bl	80038e4 <SysTick_Config>
 800399c:	4603      	mov	r3, r0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
	...

080039a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e08d      	b.n	8003ad6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	461a      	mov	r2, r3
 80039c0:	4b47      	ldr	r3, [pc, #284]	@ (8003ae0 <HAL_DMA_Init+0x138>)
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d80f      	bhi.n	80039e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	4b45      	ldr	r3, [pc, #276]	@ (8003ae4 <HAL_DMA_Init+0x13c>)
 80039ce:	4413      	add	r3, r2
 80039d0:	4a45      	ldr	r2, [pc, #276]	@ (8003ae8 <HAL_DMA_Init+0x140>)
 80039d2:	fba2 2303 	umull	r2, r3, r2, r3
 80039d6:	091b      	lsrs	r3, r3, #4
 80039d8:	009a      	lsls	r2, r3, #2
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4a42      	ldr	r2, [pc, #264]	@ (8003aec <HAL_DMA_Init+0x144>)
 80039e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80039e4:	e00e      	b.n	8003a04 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	461a      	mov	r2, r3
 80039ec:	4b40      	ldr	r3, [pc, #256]	@ (8003af0 <HAL_DMA_Init+0x148>)
 80039ee:	4413      	add	r3, r2
 80039f0:	4a3d      	ldr	r2, [pc, #244]	@ (8003ae8 <HAL_DMA_Init+0x140>)
 80039f2:	fba2 2303 	umull	r2, r3, r2, r3
 80039f6:	091b      	lsrs	r3, r3, #4
 80039f8:	009a      	lsls	r2, r3, #2
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a3c      	ldr	r2, [pc, #240]	@ (8003af4 <HAL_DMA_Init+0x14c>)
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a1e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003a28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a1b      	ldr	r3, [r3, #32]
 8003a46:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a48:	68fa      	ldr	r2, [r7, #12]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 f9b6 	bl	8003dc8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a64:	d102      	bne.n	8003a6c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a80:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d010      	beq.n	8003aac <HAL_DMA_Init+0x104>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d80c      	bhi.n	8003aac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f9d6 	bl	8003e44 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003aa8:	605a      	str	r2, [r3, #4]
 8003aaa:	e008      	b.n	8003abe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40020407 	.word	0x40020407
 8003ae4:	bffdfff8 	.word	0xbffdfff8
 8003ae8:	cccccccd 	.word	0xcccccccd
 8003aec:	40020000 	.word	0x40020000
 8003af0:	bffdfbf8 	.word	0xbffdfbf8
 8003af4:	40020400 	.word	0x40020400

08003af8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
 8003b04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_DMA_Start_IT+0x20>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e066      	b.n	8003be6 <HAL_DMA_Start_IT+0xee>
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d155      	bne.n	8003bd8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0201 	bic.w	r2, r2, #1
 8003b48:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	68b9      	ldr	r1, [r7, #8]
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 f8fb 	bl	8003d4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d008      	beq.n	8003b70 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f042 020e 	orr.w	r2, r2, #14
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	e00f      	b.n	8003b90 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0204 	bic.w	r2, r2, #4
 8003b7e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 020a 	orr.w	r2, r2, #10
 8003b8e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d007      	beq.n	8003bae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d007      	beq.n	8003bc6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bc4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f042 0201 	orr.w	r2, r2, #1
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	e005      	b.n	8003be4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003be0:	2302      	movs	r3, #2
 8003be2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0a:	f003 031f 	and.w	r3, r3, #31
 8003c0e:	2204      	movs	r2, #4
 8003c10:	409a      	lsls	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4013      	ands	r3, r2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d026      	beq.n	8003c68 <HAL_DMA_IRQHandler+0x7a>
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f003 0304 	and.w	r3, r3, #4
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d021      	beq.n	8003c68 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0320 	and.w	r3, r3, #32
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d107      	bne.n	8003c42 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f022 0204 	bic.w	r2, r2, #4
 8003c40:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c46:	f003 021f 	and.w	r2, r3, #31
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4e:	2104      	movs	r1, #4
 8003c50:	fa01 f202 	lsl.w	r2, r1, r2
 8003c54:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d071      	beq.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003c66:	e06c      	b.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6c:	f003 031f 	and.w	r3, r3, #31
 8003c70:	2202      	movs	r2, #2
 8003c72:	409a      	lsls	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4013      	ands	r3, r2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d02e      	beq.n	8003cda <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d029      	beq.n	8003cda <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0320 	and.w	r3, r3, #32
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d10b      	bne.n	8003cac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 020a 	bic.w	r2, r2, #10
 8003ca2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb0:	f003 021f 	and.w	r2, r3, #31
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb8:	2102      	movs	r1, #2
 8003cba:	fa01 f202 	lsl.w	r2, r1, r2
 8003cbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d038      	beq.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003cd8:	e033      	b.n	8003d42 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	f003 031f 	and.w	r3, r3, #31
 8003ce2:	2208      	movs	r2, #8
 8003ce4:	409a      	lsls	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d02a      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	f003 0308 	and.w	r3, r3, #8
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d025      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 020e 	bic.w	r2, r2, #14
 8003d06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0c:	f003 021f 	and.w	r2, r3, #31
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	2101      	movs	r1, #1
 8003d16:	fa01 f202 	lsl.w	r2, r1, r2
 8003d1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d004      	beq.n	8003d44 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003d42:	bf00      	nop
 8003d44:	bf00      	nop
}
 8003d46:	3710      	adds	r7, #16
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d62:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d004      	beq.n	8003d76 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d74:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7a:	f003 021f 	and.w	r2, r3, #31
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d82:	2101      	movs	r1, #1
 8003d84:	fa01 f202 	lsl.w	r2, r1, r2
 8003d88:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	2b10      	cmp	r3, #16
 8003d98:	d108      	bne.n	8003dac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003daa:	e007      	b.n	8003dbc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	60da      	str	r2, [r3, #12]
}
 8003dbc:	bf00      	nop
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4b16      	ldr	r3, [pc, #88]	@ (8003e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d802      	bhi.n	8003de2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003ddc:	4b15      	ldr	r3, [pc, #84]	@ (8003e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003dde:	617b      	str	r3, [r7, #20]
 8003de0:	e001      	b.n	8003de6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003de2:	4b15      	ldr	r3, [pc, #84]	@ (8003e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003de4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	3b08      	subs	r3, #8
 8003df2:	4a12      	ldr	r2, [pc, #72]	@ (8003e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003df4:	fba2 2303 	umull	r2, r3, r2, r3
 8003df8:	091b      	lsrs	r3, r3, #4
 8003dfa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e00:	089b      	lsrs	r3, r3, #2
 8003e02:	009a      	lsls	r2, r3, #2
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	4413      	add	r3, r2
 8003e08:	461a      	mov	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a0b      	ldr	r2, [pc, #44]	@ (8003e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003e12:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f003 031f 	and.w	r3, r3, #31
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	409a      	lsls	r2, r3
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003e22:	bf00      	nop
 8003e24:	371c      	adds	r7, #28
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	40020407 	.word	0x40020407
 8003e34:	40020800 	.word	0x40020800
 8003e38:	40020820 	.word	0x40020820
 8003e3c:	cccccccd 	.word	0xcccccccd
 8003e40:	40020880 	.word	0x40020880

08003e44 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	4b0b      	ldr	r3, [pc, #44]	@ (8003e84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003e58:	4413      	add	r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a08      	ldr	r2, [pc, #32]	@ (8003e88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003e66:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	f003 031f 	and.w	r3, r3, #31
 8003e70:	2201      	movs	r2, #1
 8003e72:	409a      	lsls	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003e78:	bf00      	nop
 8003e7a:	3714      	adds	r7, #20
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr
 8003e84:	1000823f 	.word	0x1000823f
 8003e88:	40020940 	.word	0x40020940

08003e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b087      	sub	sp, #28
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e9a:	e15a      	b.n	8004152 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	2101      	movs	r1, #1
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	f000 814c 	beq.w	800414c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	f003 0303 	and.w	r3, r3, #3
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d005      	beq.n	8003ecc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d130      	bne.n	8003f2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	2203      	movs	r2, #3
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	68da      	ldr	r2, [r3, #12]
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f02:	2201      	movs	r2, #1
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	091b      	lsrs	r3, r3, #4
 8003f18:	f003 0201 	and.w	r2, r3, #1
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	2b03      	cmp	r3, #3
 8003f38:	d017      	beq.n	8003f6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	2203      	movs	r2, #3
 8003f46:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4a:	43db      	mvns	r3, r3
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	689a      	ldr	r2, [r3, #8]
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	693a      	ldr	r2, [r7, #16]
 8003f68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d123      	bne.n	8003fbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	08da      	lsrs	r2, r3, #3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	3208      	adds	r2, #8
 8003f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	220f      	movs	r2, #15
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43db      	mvns	r3, r3
 8003f94:	693a      	ldr	r2, [r7, #16]
 8003f96:	4013      	ands	r3, r2
 8003f98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f003 0307 	and.w	r3, r3, #7
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	08da      	lsrs	r2, r3, #3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3208      	adds	r2, #8
 8003fb8:	6939      	ldr	r1, [r7, #16]
 8003fba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	2203      	movs	r2, #3
 8003fca:	fa02 f303 	lsl.w	r3, r2, r3
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	693a      	ldr	r2, [r7, #16]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f003 0203 	and.w	r2, r3, #3
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 80a6 	beq.w	800414c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004000:	4b5b      	ldr	r3, [pc, #364]	@ (8004170 <HAL_GPIO_Init+0x2e4>)
 8004002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004004:	4a5a      	ldr	r2, [pc, #360]	@ (8004170 <HAL_GPIO_Init+0x2e4>)
 8004006:	f043 0301 	orr.w	r3, r3, #1
 800400a:	6613      	str	r3, [r2, #96]	@ 0x60
 800400c:	4b58      	ldr	r3, [pc, #352]	@ (8004170 <HAL_GPIO_Init+0x2e4>)
 800400e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004018:	4a56      	ldr	r2, [pc, #344]	@ (8004174 <HAL_GPIO_Init+0x2e8>)
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	089b      	lsrs	r3, r3, #2
 800401e:	3302      	adds	r3, #2
 8004020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004024:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	f003 0303 	and.w	r3, r3, #3
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	220f      	movs	r2, #15
 8004030:	fa02 f303 	lsl.w	r3, r2, r3
 8004034:	43db      	mvns	r3, r3
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	4013      	ands	r3, r2
 800403a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004042:	d01f      	beq.n	8004084 <HAL_GPIO_Init+0x1f8>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a4c      	ldr	r2, [pc, #304]	@ (8004178 <HAL_GPIO_Init+0x2ec>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d019      	beq.n	8004080 <HAL_GPIO_Init+0x1f4>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a4b      	ldr	r2, [pc, #300]	@ (800417c <HAL_GPIO_Init+0x2f0>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d013      	beq.n	800407c <HAL_GPIO_Init+0x1f0>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a4a      	ldr	r2, [pc, #296]	@ (8004180 <HAL_GPIO_Init+0x2f4>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d00d      	beq.n	8004078 <HAL_GPIO_Init+0x1ec>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a49      	ldr	r2, [pc, #292]	@ (8004184 <HAL_GPIO_Init+0x2f8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d007      	beq.n	8004074 <HAL_GPIO_Init+0x1e8>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a48      	ldr	r2, [pc, #288]	@ (8004188 <HAL_GPIO_Init+0x2fc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d101      	bne.n	8004070 <HAL_GPIO_Init+0x1e4>
 800406c:	2305      	movs	r3, #5
 800406e:	e00a      	b.n	8004086 <HAL_GPIO_Init+0x1fa>
 8004070:	2306      	movs	r3, #6
 8004072:	e008      	b.n	8004086 <HAL_GPIO_Init+0x1fa>
 8004074:	2304      	movs	r3, #4
 8004076:	e006      	b.n	8004086 <HAL_GPIO_Init+0x1fa>
 8004078:	2303      	movs	r3, #3
 800407a:	e004      	b.n	8004086 <HAL_GPIO_Init+0x1fa>
 800407c:	2302      	movs	r3, #2
 800407e:	e002      	b.n	8004086 <HAL_GPIO_Init+0x1fa>
 8004080:	2301      	movs	r3, #1
 8004082:	e000      	b.n	8004086 <HAL_GPIO_Init+0x1fa>
 8004084:	2300      	movs	r3, #0
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	f002 0203 	and.w	r2, r2, #3
 800408c:	0092      	lsls	r2, r2, #2
 800408e:	4093      	lsls	r3, r2
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4313      	orrs	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004096:	4937      	ldr	r1, [pc, #220]	@ (8004174 <HAL_GPIO_Init+0x2e8>)
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	089b      	lsrs	r3, r3, #2
 800409c:	3302      	adds	r3, #2
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040a4:	4b39      	ldr	r3, [pc, #228]	@ (800418c <HAL_GPIO_Init+0x300>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	43db      	mvns	r3, r3
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	4013      	ands	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d003      	beq.n	80040c8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80040c0:	693a      	ldr	r2, [r7, #16]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80040c8:	4a30      	ldr	r2, [pc, #192]	@ (800418c <HAL_GPIO_Init+0x300>)
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80040ce:	4b2f      	ldr	r3, [pc, #188]	@ (800418c <HAL_GPIO_Init+0x300>)
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	43db      	mvns	r3, r3
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	4013      	ands	r3, r2
 80040dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80040f2:	4a26      	ldr	r2, [pc, #152]	@ (800418c <HAL_GPIO_Init+0x300>)
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80040f8:	4b24      	ldr	r3, [pc, #144]	@ (800418c <HAL_GPIO_Init+0x300>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	43db      	mvns	r3, r3
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	4013      	ands	r3, r2
 8004106:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d003      	beq.n	800411c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4313      	orrs	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800411c:	4a1b      	ldr	r2, [pc, #108]	@ (800418c <HAL_GPIO_Init+0x300>)
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004122:	4b1a      	ldr	r3, [pc, #104]	@ (800418c <HAL_GPIO_Init+0x300>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	43db      	mvns	r3, r3
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4013      	ands	r3, r2
 8004130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004146:	4a11      	ldr	r2, [pc, #68]	@ (800418c <HAL_GPIO_Init+0x300>)
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	3301      	adds	r3, #1
 8004150:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	fa22 f303 	lsr.w	r3, r2, r3
 800415c:	2b00      	cmp	r3, #0
 800415e:	f47f ae9d 	bne.w	8003e9c <HAL_GPIO_Init+0x10>
  }
}
 8004162:	bf00      	nop
 8004164:	bf00      	nop
 8004166:	371c      	adds	r7, #28
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr
 8004170:	40021000 	.word	0x40021000
 8004174:	40010000 	.word	0x40010000
 8004178:	48000400 	.word	0x48000400
 800417c:	48000800 	.word	0x48000800
 8004180:	48000c00 	.word	0x48000c00
 8004184:	48001000 	.word	0x48001000
 8004188:	48001400 	.word	0x48001400
 800418c:	40010400 	.word	0x40010400

08004190 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d141      	bne.n	8004222 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800419e:	4b4b      	ldr	r3, [pc, #300]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041aa:	d131      	bne.n	8004210 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041ac:	4b47      	ldr	r3, [pc, #284]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041b2:	4a46      	ldr	r2, [pc, #280]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041bc:	4b43      	ldr	r3, [pc, #268]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041c4:	4a41      	ldr	r2, [pc, #260]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041cc:	4b40      	ldr	r3, [pc, #256]	@ (80042d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2232      	movs	r2, #50	@ 0x32
 80041d2:	fb02 f303 	mul.w	r3, r2, r3
 80041d6:	4a3f      	ldr	r2, [pc, #252]	@ (80042d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80041d8:	fba2 2303 	umull	r2, r3, r2, r3
 80041dc:	0c9b      	lsrs	r3, r3, #18
 80041de:	3301      	adds	r3, #1
 80041e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041e2:	e002      	b.n	80041ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041ea:	4b38      	ldr	r3, [pc, #224]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041f6:	d102      	bne.n	80041fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f2      	bne.n	80041e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041fe:	4b33      	ldr	r3, [pc, #204]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800420a:	d158      	bne.n	80042be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e057      	b.n	80042c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004210:	4b2e      	ldr	r3, [pc, #184]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004212:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004216:	4a2d      	ldr	r2, [pc, #180]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800421c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004220:	e04d      	b.n	80042be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004228:	d141      	bne.n	80042ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800422a:	4b28      	ldr	r3, [pc, #160]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004236:	d131      	bne.n	800429c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004238:	4b24      	ldr	r3, [pc, #144]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800423a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800423e:	4a23      	ldr	r2, [pc, #140]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004240:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004244:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004248:	4b20      	ldr	r3, [pc, #128]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004250:	4a1e      	ldr	r2, [pc, #120]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004252:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004256:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004258:	4b1d      	ldr	r3, [pc, #116]	@ (80042d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2232      	movs	r2, #50	@ 0x32
 800425e:	fb02 f303 	mul.w	r3, r2, r3
 8004262:	4a1c      	ldr	r2, [pc, #112]	@ (80042d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004264:	fba2 2303 	umull	r2, r3, r2, r3
 8004268:	0c9b      	lsrs	r3, r3, #18
 800426a:	3301      	adds	r3, #1
 800426c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800426e:	e002      	b.n	8004276 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	3b01      	subs	r3, #1
 8004274:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004276:	4b15      	ldr	r3, [pc, #84]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800427e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004282:	d102      	bne.n	800428a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f2      	bne.n	8004270 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800428a:	4b10      	ldr	r3, [pc, #64]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004296:	d112      	bne.n	80042be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e011      	b.n	80042c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800429c:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800429e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a2:	4a0a      	ldr	r2, [pc, #40]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042ac:	e007      	b.n	80042be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042ae:	4b07      	ldr	r3, [pc, #28]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042b6:	4a05      	ldr	r2, [pc, #20]	@ (80042cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3714      	adds	r7, #20
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr
 80042cc:	40007000 	.word	0x40007000
 80042d0:	20000000 	.word	0x20000000
 80042d4:	431bde83 	.word	0x431bde83

080042d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80042dc:	4b05      	ldr	r3, [pc, #20]	@ (80042f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	4a04      	ldr	r2, [pc, #16]	@ (80042f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80042e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042e6:	6093      	str	r3, [r2, #8]
}
 80042e8:	bf00      	nop
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40007000 	.word	0x40007000

080042f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b088      	sub	sp, #32
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e2fe      	b.n	8004908 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d075      	beq.n	8004402 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004316:	4b97      	ldr	r3, [pc, #604]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f003 030c 	and.w	r3, r3, #12
 800431e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004320:	4b94      	ldr	r3, [pc, #592]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f003 0303 	and.w	r3, r3, #3
 8004328:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	2b0c      	cmp	r3, #12
 800432e:	d102      	bne.n	8004336 <HAL_RCC_OscConfig+0x3e>
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	2b03      	cmp	r3, #3
 8004334:	d002      	beq.n	800433c <HAL_RCC_OscConfig+0x44>
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	2b08      	cmp	r3, #8
 800433a:	d10b      	bne.n	8004354 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800433c:	4b8d      	ldr	r3, [pc, #564]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d05b      	beq.n	8004400 <HAL_RCC_OscConfig+0x108>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d157      	bne.n	8004400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e2d9      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800435c:	d106      	bne.n	800436c <HAL_RCC_OscConfig+0x74>
 800435e:	4b85      	ldr	r3, [pc, #532]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a84      	ldr	r2, [pc, #528]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e01d      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004374:	d10c      	bne.n	8004390 <HAL_RCC_OscConfig+0x98>
 8004376:	4b7f      	ldr	r3, [pc, #508]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a7e      	ldr	r2, [pc, #504]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800437c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	4b7c      	ldr	r3, [pc, #496]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a7b      	ldr	r2, [pc, #492]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800438c:	6013      	str	r3, [r2, #0]
 800438e:	e00b      	b.n	80043a8 <HAL_RCC_OscConfig+0xb0>
 8004390:	4b78      	ldr	r3, [pc, #480]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a77      	ldr	r2, [pc, #476]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004396:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800439a:	6013      	str	r3, [r2, #0]
 800439c:	4b75      	ldr	r3, [pc, #468]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a74      	ldr	r2, [pc, #464]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80043a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d013      	beq.n	80043d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b0:	f7fd fd44 	bl	8001e3c <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043b8:	f7fd fd40 	bl	8001e3c <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b64      	cmp	r3, #100	@ 0x64
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e29e      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0xc0>
 80043d6:	e014      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043d8:	f7fd fd30 	bl	8001e3c <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043e0:	f7fd fd2c 	bl	8001e3c <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b64      	cmp	r3, #100	@ 0x64
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e28a      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043f2:	4b60      	ldr	r3, [pc, #384]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0xe8>
 80043fe:	e000      	b.n	8004402 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d075      	beq.n	80044fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800440e:	4b59      	ldr	r3, [pc, #356]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f003 030c 	and.w	r3, r3, #12
 8004416:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004418:	4b56      	ldr	r3, [pc, #344]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f003 0303 	and.w	r3, r3, #3
 8004420:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	2b0c      	cmp	r3, #12
 8004426:	d102      	bne.n	800442e <HAL_RCC_OscConfig+0x136>
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	2b02      	cmp	r3, #2
 800442c:	d002      	beq.n	8004434 <HAL_RCC_OscConfig+0x13c>
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	2b04      	cmp	r3, #4
 8004432:	d11f      	bne.n	8004474 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004434:	4b4f      	ldr	r3, [pc, #316]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800443c:	2b00      	cmp	r3, #0
 800443e:	d005      	beq.n	800444c <HAL_RCC_OscConfig+0x154>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e25d      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800444c:	4b49      	ldr	r3, [pc, #292]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	691b      	ldr	r3, [r3, #16]
 8004458:	061b      	lsls	r3, r3, #24
 800445a:	4946      	ldr	r1, [pc, #280]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800445c:	4313      	orrs	r3, r2
 800445e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004460:	4b45      	ldr	r3, [pc, #276]	@ (8004578 <HAL_RCC_OscConfig+0x280>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4618      	mov	r0, r3
 8004466:	f7fd fc9d 	bl	8001da4 <HAL_InitTick>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d043      	beq.n	80044f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e249      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d023      	beq.n	80044c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800447c:	4b3d      	ldr	r3, [pc, #244]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a3c      	ldr	r2, [pc, #240]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004488:	f7fd fcd8 	bl	8001e3c <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004490:	f7fd fcd4 	bl	8001e3c <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e232      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044a2:	4b34      	ldr	r3, [pc, #208]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d0f0      	beq.n	8004490 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ae:	4b31      	ldr	r3, [pc, #196]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	061b      	lsls	r3, r3, #24
 80044bc:	492d      	ldr	r1, [pc, #180]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	604b      	str	r3, [r1, #4]
 80044c2:	e01a      	b.n	80044fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80044ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d0:	f7fd fcb4 	bl	8001e3c <HAL_GetTick>
 80044d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044d6:	e008      	b.n	80044ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044d8:	f7fd fcb0 	bl	8001e3c <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e20e      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044ea:	4b22      	ldr	r3, [pc, #136]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1f0      	bne.n	80044d8 <HAL_RCC_OscConfig+0x1e0>
 80044f6:	e000      	b.n	80044fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d041      	beq.n	800458a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d01c      	beq.n	8004548 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800450e:	4b19      	ldr	r3, [pc, #100]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004510:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004514:	4a17      	ldr	r2, [pc, #92]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004516:	f043 0301 	orr.w	r3, r3, #1
 800451a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800451e:	f7fd fc8d 	bl	8001e3c <HAL_GetTick>
 8004522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004524:	e008      	b.n	8004538 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004526:	f7fd fc89 	bl	8001e3c <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b02      	cmp	r3, #2
 8004532:	d901      	bls.n	8004538 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e1e7      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004538:	4b0e      	ldr	r3, [pc, #56]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800453a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d0ef      	beq.n	8004526 <HAL_RCC_OscConfig+0x22e>
 8004546:	e020      	b.n	800458a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004548:	4b0a      	ldr	r3, [pc, #40]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 800454a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800454e:	4a09      	ldr	r2, [pc, #36]	@ (8004574 <HAL_RCC_OscConfig+0x27c>)
 8004550:	f023 0301 	bic.w	r3, r3, #1
 8004554:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004558:	f7fd fc70 	bl	8001e3c <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800455e:	e00d      	b.n	800457c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004560:	f7fd fc6c 	bl	8001e3c <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d906      	bls.n	800457c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e1ca      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
 8004572:	bf00      	nop
 8004574:	40021000 	.word	0x40021000
 8004578:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800457c:	4b8c      	ldr	r3, [pc, #560]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 800457e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004582:	f003 0302 	and.w	r3, r3, #2
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1ea      	bne.n	8004560 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 80a6 	beq.w	80046e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004598:	2300      	movs	r3, #0
 800459a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800459c:	4b84      	ldr	r3, [pc, #528]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 800459e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d101      	bne.n	80045ac <HAL_RCC_OscConfig+0x2b4>
 80045a8:	2301      	movs	r3, #1
 80045aa:	e000      	b.n	80045ae <HAL_RCC_OscConfig+0x2b6>
 80045ac:	2300      	movs	r3, #0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d00d      	beq.n	80045ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045b2:	4b7f      	ldr	r3, [pc, #508]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 80045b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b6:	4a7e      	ldr	r2, [pc, #504]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 80045b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80045be:	4b7c      	ldr	r3, [pc, #496]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 80045c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80045ca:	2301      	movs	r3, #1
 80045cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045ce:	4b79      	ldr	r3, [pc, #484]	@ (80047b4 <HAL_RCC_OscConfig+0x4bc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d118      	bne.n	800460c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045da:	4b76      	ldr	r3, [pc, #472]	@ (80047b4 <HAL_RCC_OscConfig+0x4bc>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a75      	ldr	r2, [pc, #468]	@ (80047b4 <HAL_RCC_OscConfig+0x4bc>)
 80045e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045e6:	f7fd fc29 	bl	8001e3c <HAL_GetTick>
 80045ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045ec:	e008      	b.n	8004600 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ee:	f7fd fc25 	bl	8001e3c <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e183      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004600:	4b6c      	ldr	r3, [pc, #432]	@ (80047b4 <HAL_RCC_OscConfig+0x4bc>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004608:	2b00      	cmp	r3, #0
 800460a:	d0f0      	beq.n	80045ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d108      	bne.n	8004626 <HAL_RCC_OscConfig+0x32e>
 8004614:	4b66      	ldr	r3, [pc, #408]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800461a:	4a65      	ldr	r2, [pc, #404]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 800461c:	f043 0301 	orr.w	r3, r3, #1
 8004620:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004624:	e024      	b.n	8004670 <HAL_RCC_OscConfig+0x378>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	2b05      	cmp	r3, #5
 800462c:	d110      	bne.n	8004650 <HAL_RCC_OscConfig+0x358>
 800462e:	4b60      	ldr	r3, [pc, #384]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004634:	4a5e      	ldr	r2, [pc, #376]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004636:	f043 0304 	orr.w	r3, r3, #4
 800463a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800463e:	4b5c      	ldr	r3, [pc, #368]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004644:	4a5a      	ldr	r2, [pc, #360]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004646:	f043 0301 	orr.w	r3, r3, #1
 800464a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800464e:	e00f      	b.n	8004670 <HAL_RCC_OscConfig+0x378>
 8004650:	4b57      	ldr	r3, [pc, #348]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004656:	4a56      	ldr	r2, [pc, #344]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004658:	f023 0301 	bic.w	r3, r3, #1
 800465c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004660:	4b53      	ldr	r3, [pc, #332]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004666:	4a52      	ldr	r2, [pc, #328]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004668:	f023 0304 	bic.w	r3, r3, #4
 800466c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d016      	beq.n	80046a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004678:	f7fd fbe0 	bl	8001e3c <HAL_GetTick>
 800467c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800467e:	e00a      	b.n	8004696 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004680:	f7fd fbdc 	bl	8001e3c <HAL_GetTick>
 8004684:	4602      	mov	r2, r0
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	1ad3      	subs	r3, r2, r3
 800468a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800468e:	4293      	cmp	r3, r2
 8004690:	d901      	bls.n	8004696 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e138      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004696:	4b46      	ldr	r3, [pc, #280]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0ed      	beq.n	8004680 <HAL_RCC_OscConfig+0x388>
 80046a4:	e015      	b.n	80046d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a6:	f7fd fbc9 	bl	8001e3c <HAL_GetTick>
 80046aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046ac:	e00a      	b.n	80046c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ae:	f7fd fbc5 	bl	8001e3c <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046bc:	4293      	cmp	r3, r2
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e121      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046c4:	4b3a      	ldr	r3, [pc, #232]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 80046c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1ed      	bne.n	80046ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046d2:	7ffb      	ldrb	r3, [r7, #31]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d105      	bne.n	80046e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046d8:	4b35      	ldr	r3, [pc, #212]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 80046da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046dc:	4a34      	ldr	r2, [pc, #208]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 80046de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0320 	and.w	r3, r3, #32
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d03c      	beq.n	800476a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	699b      	ldr	r3, [r3, #24]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d01c      	beq.n	8004732 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80046f8:	4b2d      	ldr	r3, [pc, #180]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 80046fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046fe:	4a2c      	ldr	r2, [pc, #176]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004708:	f7fd fb98 	bl	8001e3c <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004710:	f7fd fb94 	bl	8001e3c <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b02      	cmp	r3, #2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e0f2      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004722:	4b23      	ldr	r3, [pc, #140]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004724:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0ef      	beq.n	8004710 <HAL_RCC_OscConfig+0x418>
 8004730:	e01b      	b.n	800476a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004732:	4b1f      	ldr	r3, [pc, #124]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004734:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004738:	4a1d      	ldr	r2, [pc, #116]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 800473a:	f023 0301 	bic.w	r3, r3, #1
 800473e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004742:	f7fd fb7b 	bl	8001e3c <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004748:	e008      	b.n	800475c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800474a:	f7fd fb77 	bl	8001e3c <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	2b02      	cmp	r3, #2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e0d5      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800475c:	4b14      	ldr	r3, [pc, #80]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 800475e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1ef      	bne.n	800474a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	69db      	ldr	r3, [r3, #28]
 800476e:	2b00      	cmp	r3, #0
 8004770:	f000 80c9 	beq.w	8004906 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004774:	4b0e      	ldr	r3, [pc, #56]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	f003 030c 	and.w	r3, r3, #12
 800477c:	2b0c      	cmp	r3, #12
 800477e:	f000 8083 	beq.w	8004888 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d15e      	bne.n	8004848 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800478a:	4b09      	ldr	r3, [pc, #36]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a08      	ldr	r2, [pc, #32]	@ (80047b0 <HAL_RCC_OscConfig+0x4b8>)
 8004790:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004794:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004796:	f7fd fb51 	bl	8001e3c <HAL_GetTick>
 800479a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800479c:	e00c      	b.n	80047b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800479e:	f7fd fb4d 	bl	8001e3c <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d905      	bls.n	80047b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e0ab      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
 80047b0:	40021000 	.word	0x40021000
 80047b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b8:	4b55      	ldr	r3, [pc, #340]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1ec      	bne.n	800479e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047c4:	4b52      	ldr	r3, [pc, #328]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	4b52      	ldr	r3, [pc, #328]	@ (8004914 <HAL_RCC_OscConfig+0x61c>)
 80047ca:	4013      	ands	r3, r2
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6a11      	ldr	r1, [r2, #32]
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047d4:	3a01      	subs	r2, #1
 80047d6:	0112      	lsls	r2, r2, #4
 80047d8:	4311      	orrs	r1, r2
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80047de:	0212      	lsls	r2, r2, #8
 80047e0:	4311      	orrs	r1, r2
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80047e6:	0852      	lsrs	r2, r2, #1
 80047e8:	3a01      	subs	r2, #1
 80047ea:	0552      	lsls	r2, r2, #21
 80047ec:	4311      	orrs	r1, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80047f2:	0852      	lsrs	r2, r2, #1
 80047f4:	3a01      	subs	r2, #1
 80047f6:	0652      	lsls	r2, r2, #25
 80047f8:	4311      	orrs	r1, r2
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80047fe:	06d2      	lsls	r2, r2, #27
 8004800:	430a      	orrs	r2, r1
 8004802:	4943      	ldr	r1, [pc, #268]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 8004804:	4313      	orrs	r3, r2
 8004806:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004808:	4b41      	ldr	r3, [pc, #260]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a40      	ldr	r2, [pc, #256]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 800480e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004812:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004814:	4b3e      	ldr	r3, [pc, #248]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	4a3d      	ldr	r2, [pc, #244]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 800481a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800481e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004820:	f7fd fb0c 	bl	8001e3c <HAL_GetTick>
 8004824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004826:	e008      	b.n	800483a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004828:	f7fd fb08 	bl	8001e3c <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e066      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800483a:	4b35      	ldr	r3, [pc, #212]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d0f0      	beq.n	8004828 <HAL_RCC_OscConfig+0x530>
 8004846:	e05e      	b.n	8004906 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004848:	4b31      	ldr	r3, [pc, #196]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a30      	ldr	r2, [pc, #192]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 800484e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004854:	f7fd faf2 	bl	8001e3c <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800485a:	e008      	b.n	800486e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800485c:	f7fd faee 	bl	8001e3c <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b02      	cmp	r3, #2
 8004868:	d901      	bls.n	800486e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e04c      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800486e:	4b28      	ldr	r3, [pc, #160]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1f0      	bne.n	800485c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800487a:	4b25      	ldr	r3, [pc, #148]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	4924      	ldr	r1, [pc, #144]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 8004880:	4b25      	ldr	r3, [pc, #148]	@ (8004918 <HAL_RCC_OscConfig+0x620>)
 8004882:	4013      	ands	r3, r2
 8004884:	60cb      	str	r3, [r1, #12]
 8004886:	e03e      	b.n	8004906 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	69db      	ldr	r3, [r3, #28]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e039      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004894:	4b1e      	ldr	r3, [pc, #120]	@ (8004910 <HAL_RCC_OscConfig+0x618>)
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f003 0203 	and.w	r2, r3, #3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a1b      	ldr	r3, [r3, #32]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d12c      	bne.n	8004902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b2:	3b01      	subs	r3, #1
 80048b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d123      	bne.n	8004902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d11b      	bne.n	8004902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d113      	bne.n	8004902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e4:	085b      	lsrs	r3, r3, #1
 80048e6:	3b01      	subs	r3, #1
 80048e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d109      	bne.n	8004902 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048f8:	085b      	lsrs	r3, r3, #1
 80048fa:	3b01      	subs	r3, #1
 80048fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048fe:	429a      	cmp	r2, r3
 8004900:	d001      	beq.n	8004906 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004902:	2301      	movs	r3, #1
 8004904:	e000      	b.n	8004908 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3720      	adds	r7, #32
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	40021000 	.word	0x40021000
 8004914:	019f800c 	.word	0x019f800c
 8004918:	feeefffc 	.word	0xfeeefffc

0800491c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004926:	2300      	movs	r3, #0
 8004928:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d101      	bne.n	8004934 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e11e      	b.n	8004b72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004934:	4b91      	ldr	r3, [pc, #580]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 030f 	and.w	r3, r3, #15
 800493c:	683a      	ldr	r2, [r7, #0]
 800493e:	429a      	cmp	r2, r3
 8004940:	d910      	bls.n	8004964 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004942:	4b8e      	ldr	r3, [pc, #568]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f023 020f 	bic.w	r2, r3, #15
 800494a:	498c      	ldr	r1, [pc, #560]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	4313      	orrs	r3, r2
 8004950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004952:	4b8a      	ldr	r3, [pc, #552]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 030f 	and.w	r3, r3, #15
 800495a:	683a      	ldr	r2, [r7, #0]
 800495c:	429a      	cmp	r2, r3
 800495e:	d001      	beq.n	8004964 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e106      	b.n	8004b72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b00      	cmp	r3, #0
 800496e:	d073      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	2b03      	cmp	r3, #3
 8004976:	d129      	bne.n	80049cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004978:	4b81      	ldr	r3, [pc, #516]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d101      	bne.n	8004988 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e0f4      	b.n	8004b72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004988:	f000 f99e 	bl	8004cc8 <RCC_GetSysClockFreqFromPLLSource>
 800498c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	4a7c      	ldr	r2, [pc, #496]	@ (8004b84 <HAL_RCC_ClockConfig+0x268>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d93f      	bls.n	8004a16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004996:	4b7a      	ldr	r3, [pc, #488]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d009      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d033      	beq.n	8004a16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d12f      	bne.n	8004a16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049b6:	4b72      	ldr	r3, [pc, #456]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049be:	4a70      	ldr	r2, [pc, #448]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 80049c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80049c6:	2380      	movs	r3, #128	@ 0x80
 80049c8:	617b      	str	r3, [r7, #20]
 80049ca:	e024      	b.n	8004a16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d107      	bne.n	80049e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d109      	bne.n	80049f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e0c6      	b.n	8004b72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049e4:	4b66      	ldr	r3, [pc, #408]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	e0be      	b.n	8004b72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80049f4:	f000 f8ce 	bl	8004b94 <HAL_RCC_GetSysClockFreq>
 80049f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	4a61      	ldr	r2, [pc, #388]	@ (8004b84 <HAL_RCC_ClockConfig+0x268>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d909      	bls.n	8004a16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a02:	4b5f      	ldr	r3, [pc, #380]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a0a:	4a5d      	ldr	r2, [pc, #372]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004a12:	2380      	movs	r3, #128	@ 0x80
 8004a14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a16:	4b5a      	ldr	r3, [pc, #360]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f023 0203 	bic.w	r2, r3, #3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	4957      	ldr	r1, [pc, #348]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a28:	f7fd fa08 	bl	8001e3c <HAL_GetTick>
 8004a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a2e:	e00a      	b.n	8004a46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a30:	f7fd fa04 	bl	8001e3c <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e095      	b.n	8004b72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a46:	4b4e      	ldr	r3, [pc, #312]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 020c 	and.w	r2, r3, #12
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d1eb      	bne.n	8004a30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d023      	beq.n	8004aac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0304 	and.w	r3, r3, #4
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a70:	4b43      	ldr	r3, [pc, #268]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	4a42      	ldr	r2, [pc, #264]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0308 	and.w	r3, r3, #8
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d007      	beq.n	8004a98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004a88:	4b3d      	ldr	r3, [pc, #244]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004a90:	4a3b      	ldr	r2, [pc, #236]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a98:	4b39      	ldr	r3, [pc, #228]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	4936      	ldr	r1, [pc, #216]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	608b      	str	r3, [r1, #8]
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	2b80      	cmp	r3, #128	@ 0x80
 8004ab0:	d105      	bne.n	8004abe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ab2:	4b33      	ldr	r3, [pc, #204]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	4a32      	ldr	r2, [pc, #200]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004ab8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004abc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004abe:	4b2f      	ldr	r3, [pc, #188]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d21d      	bcs.n	8004b08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004acc:	4b2b      	ldr	r3, [pc, #172]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f023 020f 	bic.w	r2, r3, #15
 8004ad4:	4929      	ldr	r1, [pc, #164]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004adc:	f7fd f9ae 	bl	8001e3c <HAL_GetTick>
 8004ae0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ae2:	e00a      	b.n	8004afa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ae4:	f7fd f9aa 	bl	8001e3c <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d901      	bls.n	8004afa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e03b      	b.n	8004b72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afa:	4b20      	ldr	r3, [pc, #128]	@ (8004b7c <HAL_RCC_ClockConfig+0x260>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 030f 	and.w	r3, r3, #15
 8004b02:	683a      	ldr	r2, [r7, #0]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d1ed      	bne.n	8004ae4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d008      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b14:	4b1a      	ldr	r3, [pc, #104]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	4917      	ldr	r1, [pc, #92]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d009      	beq.n	8004b46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b32:	4b13      	ldr	r3, [pc, #76]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	490f      	ldr	r1, [pc, #60]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b46:	f000 f825 	bl	8004b94 <HAL_RCC_GetSysClockFreq>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b80 <HAL_RCC_ClockConfig+0x264>)
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	091b      	lsrs	r3, r3, #4
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	490c      	ldr	r1, [pc, #48]	@ (8004b88 <HAL_RCC_ClockConfig+0x26c>)
 8004b58:	5ccb      	ldrb	r3, [r1, r3]
 8004b5a:	f003 031f 	and.w	r3, r3, #31
 8004b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b62:	4a0a      	ldr	r2, [pc, #40]	@ (8004b8c <HAL_RCC_ClockConfig+0x270>)
 8004b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004b66:	4b0a      	ldr	r3, [pc, #40]	@ (8004b90 <HAL_RCC_ClockConfig+0x274>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fd f91a 	bl	8001da4 <HAL_InitTick>
 8004b70:	4603      	mov	r3, r0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3718      	adds	r7, #24
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	40022000 	.word	0x40022000
 8004b80:	40021000 	.word	0x40021000
 8004b84:	04c4b400 	.word	0x04c4b400
 8004b88:	0800a1e4 	.word	0x0800a1e4
 8004b8c:	20000000 	.word	0x20000000
 8004b90:	20000004 	.word	0x20000004

08004b94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b087      	sub	sp, #28
 8004b98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b9a:	4b2c      	ldr	r3, [pc, #176]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f003 030c 	and.w	r3, r3, #12
 8004ba2:	2b04      	cmp	r3, #4
 8004ba4:	d102      	bne.n	8004bac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ba6:	4b2a      	ldr	r3, [pc, #168]	@ (8004c50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ba8:	613b      	str	r3, [r7, #16]
 8004baa:	e047      	b.n	8004c3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004bac:	4b27      	ldr	r3, [pc, #156]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 030c 	and.w	r3, r3, #12
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d102      	bne.n	8004bbe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bb8:	4b26      	ldr	r3, [pc, #152]	@ (8004c54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bba:	613b      	str	r3, [r7, #16]
 8004bbc:	e03e      	b.n	8004c3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004bbe:	4b23      	ldr	r3, [pc, #140]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	f003 030c 	and.w	r3, r3, #12
 8004bc6:	2b0c      	cmp	r3, #12
 8004bc8:	d136      	bne.n	8004c38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bca:	4b20      	ldr	r3, [pc, #128]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	f003 0303 	and.w	r3, r3, #3
 8004bd2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	091b      	lsrs	r3, r3, #4
 8004bda:	f003 030f 	and.w	r3, r3, #15
 8004bde:	3301      	adds	r3, #1
 8004be0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d10c      	bne.n	8004c02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004be8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bf0:	4a16      	ldr	r2, [pc, #88]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bf2:	68d2      	ldr	r2, [r2, #12]
 8004bf4:	0a12      	lsrs	r2, r2, #8
 8004bf6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004bfa:	fb02 f303 	mul.w	r3, r2, r3
 8004bfe:	617b      	str	r3, [r7, #20]
      break;
 8004c00:	e00c      	b.n	8004c1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c02:	4a13      	ldr	r2, [pc, #76]	@ (8004c50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c0a:	4a10      	ldr	r2, [pc, #64]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c0c:	68d2      	ldr	r2, [r2, #12]
 8004c0e:	0a12      	lsrs	r2, r2, #8
 8004c10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c14:	fb02 f303 	mul.w	r3, r2, r3
 8004c18:	617b      	str	r3, [r7, #20]
      break;
 8004c1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	0e5b      	lsrs	r3, r3, #25
 8004c22:	f003 0303 	and.w	r3, r3, #3
 8004c26:	3301      	adds	r3, #1
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c34:	613b      	str	r3, [r7, #16]
 8004c36:	e001      	b.n	8004c3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004c3c:	693b      	ldr	r3, [r7, #16]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	371c      	adds	r7, #28
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	00f42400 	.word	0x00f42400
 8004c54:	016e3600 	.word	0x016e3600

08004c58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c5c:	4b03      	ldr	r3, [pc, #12]	@ (8004c6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	20000000 	.word	0x20000000

08004c70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c74:	f7ff fff0 	bl	8004c58 <HAL_RCC_GetHCLKFreq>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	4b06      	ldr	r3, [pc, #24]	@ (8004c94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	0a1b      	lsrs	r3, r3, #8
 8004c80:	f003 0307 	and.w	r3, r3, #7
 8004c84:	4904      	ldr	r1, [pc, #16]	@ (8004c98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c86:	5ccb      	ldrb	r3, [r1, r3]
 8004c88:	f003 031f 	and.w	r3, r3, #31
 8004c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40021000 	.word	0x40021000
 8004c98:	0800a1f4 	.word	0x0800a1f4

08004c9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ca0:	f7ff ffda 	bl	8004c58 <HAL_RCC_GetHCLKFreq>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	4b06      	ldr	r3, [pc, #24]	@ (8004cc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	0adb      	lsrs	r3, r3, #11
 8004cac:	f003 0307 	and.w	r3, r3, #7
 8004cb0:	4904      	ldr	r1, [pc, #16]	@ (8004cc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004cb2:	5ccb      	ldrb	r3, [r1, r3]
 8004cb4:	f003 031f 	and.w	r3, r3, #31
 8004cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40021000 	.word	0x40021000
 8004cc4:	0800a1f4 	.word	0x0800a1f4

08004cc8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cce:	4b1e      	ldr	r3, [pc, #120]	@ (8004d48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	f003 0303 	and.w	r3, r3, #3
 8004cd6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004d48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	091b      	lsrs	r3, r3, #4
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	d10c      	bne.n	8004d06 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cec:	4a17      	ldr	r2, [pc, #92]	@ (8004d4c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf4:	4a14      	ldr	r2, [pc, #80]	@ (8004d48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cf6:	68d2      	ldr	r2, [r2, #12]
 8004cf8:	0a12      	lsrs	r2, r2, #8
 8004cfa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004cfe:	fb02 f303 	mul.w	r3, r2, r3
 8004d02:	617b      	str	r3, [r7, #20]
    break;
 8004d04:	e00c      	b.n	8004d20 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d06:	4a12      	ldr	r2, [pc, #72]	@ (8004d50 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8004d48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d10:	68d2      	ldr	r2, [r2, #12]
 8004d12:	0a12      	lsrs	r2, r2, #8
 8004d14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d18:	fb02 f303 	mul.w	r3, r2, r3
 8004d1c:	617b      	str	r3, [r7, #20]
    break;
 8004d1e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d20:	4b09      	ldr	r3, [pc, #36]	@ (8004d48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	0e5b      	lsrs	r3, r3, #25
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d38:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004d3a:	687b      	ldr	r3, [r7, #4]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	371c      	adds	r7, #28
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	016e3600 	.word	0x016e3600
 8004d50:	00f42400 	.word	0x00f42400

08004d54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d60:	2300      	movs	r3, #0
 8004d62:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 8098 	beq.w	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d72:	2300      	movs	r3, #0
 8004d74:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d76:	4b43      	ldr	r3, [pc, #268]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10d      	bne.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d82:	4b40      	ldr	r3, [pc, #256]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d86:	4a3f      	ldr	r2, [pc, #252]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d96:	60bb      	str	r3, [r7, #8]
 8004d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a39      	ldr	r2, [pc, #228]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004daa:	f7fd f847 	bl	8001e3c <HAL_GetTick>
 8004dae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004db0:	e009      	b.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004db2:	f7fd f843 	bl	8001e3c <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d902      	bls.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	74fb      	strb	r3, [r7, #19]
        break;
 8004dc4:	e005      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dc6:	4b30      	ldr	r3, [pc, #192]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0ef      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004dd2:	7cfb      	ldrb	r3, [r7, #19]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d159      	bne.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004de2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d01e      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d019      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004df4:	4b23      	ldr	r3, [pc, #140]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dfe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e00:	4b20      	ldr	r3, [pc, #128]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e06:	4a1f      	ldr	r2, [pc, #124]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e10:	4b1c      	ldr	r3, [pc, #112]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e16:	4a1b      	ldr	r2, [pc, #108]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e20:	4a18      	ldr	r2, [pc, #96]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d016      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e32:	f7fd f803 	bl	8001e3c <HAL_GetTick>
 8004e36:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e38:	e00b      	b.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e3a:	f7fc ffff 	bl	8001e3c <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d902      	bls.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	74fb      	strb	r3, [r7, #19]
            break;
 8004e50:	e006      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e52:	4b0c      	ldr	r3, [pc, #48]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d0ec      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004e60:	7cfb      	ldrb	r3, [r7, #19]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10b      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e66:	4b07      	ldr	r3, [pc, #28]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e74:	4903      	ldr	r1, [pc, #12]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004e7c:	e008      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e7e:	7cfb      	ldrb	r3, [r7, #19]
 8004e80:	74bb      	strb	r3, [r7, #18]
 8004e82:	e005      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e84:	40021000 	.word	0x40021000
 8004e88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e8c:	7cfb      	ldrb	r3, [r7, #19]
 8004e8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e90:	7c7b      	ldrb	r3, [r7, #17]
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d105      	bne.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e96:	4ba7      	ldr	r3, [pc, #668]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e9a:	4aa6      	ldr	r2, [pc, #664]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004e9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ea0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004eae:	4ba1      	ldr	r3, [pc, #644]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb4:	f023 0203 	bic.w	r2, r3, #3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	499d      	ldr	r1, [pc, #628]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ed0:	4b98      	ldr	r3, [pc, #608]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed6:	f023 020c 	bic.w	r2, r3, #12
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	4995      	ldr	r1, [pc, #596]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0304 	and.w	r3, r3, #4
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ef2:	4b90      	ldr	r3, [pc, #576]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	498c      	ldr	r1, [pc, #560]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0308 	and.w	r3, r3, #8
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00a      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f14:	4b87      	ldr	r3, [pc, #540]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	4984      	ldr	r1, [pc, #528]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0310 	and.w	r3, r3, #16
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f36:	4b7f      	ldr	r3, [pc, #508]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	497b      	ldr	r1, [pc, #492]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0320 	and.w	r3, r3, #32
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f58:	4b76      	ldr	r3, [pc, #472]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	4973      	ldr	r1, [pc, #460]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f7a:	4b6e      	ldr	r3, [pc, #440]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f80:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	496a      	ldr	r1, [pc, #424]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f9c:	4b65      	ldr	r3, [pc, #404]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	4962      	ldr	r1, [pc, #392]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004fbe:	4b5d      	ldr	r3, [pc, #372]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fcc:	4959      	ldr	r1, [pc, #356]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004fe0:	4b54      	ldr	r3, [pc, #336]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fe2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fe6:	f023 0203 	bic.w	r2, r3, #3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fee:	4951      	ldr	r1, [pc, #324]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005002:	4b4c      	ldr	r3, [pc, #304]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005008:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	4948      	ldr	r1, [pc, #288]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005012:	4313      	orrs	r3, r2
 8005014:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005020:	2b00      	cmp	r3, #0
 8005022:	d015      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005024:	4b43      	ldr	r3, [pc, #268]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005032:	4940      	ldr	r1, [pc, #256]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005034:	4313      	orrs	r3, r2
 8005036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005042:	d105      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005044:	4b3b      	ldr	r3, [pc, #236]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	4a3a      	ldr	r2, [pc, #232]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800504a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800504e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005058:	2b00      	cmp	r3, #0
 800505a:	d015      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800505c:	4b35      	ldr	r3, [pc, #212]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800505e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005062:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800506a:	4932      	ldr	r1, [pc, #200]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800506c:	4313      	orrs	r3, r2
 800506e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005076:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800507a:	d105      	bne.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800507c:	4b2d      	ldr	r3, [pc, #180]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	4a2c      	ldr	r2, [pc, #176]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005082:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005086:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d015      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005094:	4b27      	ldr	r3, [pc, #156]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a2:	4924      	ldr	r1, [pc, #144]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050b2:	d105      	bne.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050be:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d015      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050cc:	4b19      	ldr	r3, [pc, #100]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050da:	4916      	ldr	r1, [pc, #88]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050ea:	d105      	bne.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050ec:	4b11      	ldr	r3, [pc, #68]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	4a10      	ldr	r2, [pc, #64]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050f6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d019      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005104:	4b0b      	ldr	r3, [pc, #44]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005112:	4908      	ldr	r1, [pc, #32]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005114:	4313      	orrs	r3, r2
 8005116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005122:	d109      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005124:	4b03      	ldr	r3, [pc, #12]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	4a02      	ldr	r2, [pc, #8]	@ (8005134 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800512a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800512e:	60d3      	str	r3, [r2, #12]
 8005130:	e002      	b.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005132:	bf00      	nop
 8005134:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005140:	2b00      	cmp	r3, #0
 8005142:	d015      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005144:	4b29      	ldr	r3, [pc, #164]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005152:	4926      	ldr	r1, [pc, #152]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005154:	4313      	orrs	r3, r2
 8005156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800515e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005162:	d105      	bne.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005164:	4b21      	ldr	r3, [pc, #132]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	4a20      	ldr	r2, [pc, #128]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800516a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800516e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d015      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800517c:	4b1b      	ldr	r3, [pc, #108]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800517e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005182:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800518a:	4918      	ldr	r1, [pc, #96]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800518c:	4313      	orrs	r3, r2
 800518e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800519a:	d105      	bne.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800519c:	4b13      	ldr	r3, [pc, #76]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	4a12      	ldr	r2, [pc, #72]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80051a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051a6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d015      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80051b4:	4b0d      	ldr	r3, [pc, #52]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80051b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051c2:	490a      	ldr	r1, [pc, #40]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051d2:	d105      	bne.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051d4:	4b05      	ldr	r3, [pc, #20]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	4a04      	ldr	r2, [pc, #16]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80051da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80051e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	40021000 	.word	0x40021000

080051f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e049      	b.n	8005296 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d106      	bne.n	800521c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7fc fbfa 	bl	8001a10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	3304      	adds	r3, #4
 800522c:	4619      	mov	r1, r3
 800522e:	4610      	mov	r0, r2
 8005230:	f000 fc3a 	bl	8005aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3708      	adds	r7, #8
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
	...

080052a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d001      	beq.n	80052b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e04c      	b.n	8005352 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a26      	ldr	r2, [pc, #152]	@ (8005360 <HAL_TIM_Base_Start+0xc0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d022      	beq.n	8005310 <HAL_TIM_Base_Start+0x70>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052d2:	d01d      	beq.n	8005310 <HAL_TIM_Base_Start+0x70>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a22      	ldr	r2, [pc, #136]	@ (8005364 <HAL_TIM_Base_Start+0xc4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d018      	beq.n	8005310 <HAL_TIM_Base_Start+0x70>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a21      	ldr	r2, [pc, #132]	@ (8005368 <HAL_TIM_Base_Start+0xc8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d013      	beq.n	8005310 <HAL_TIM_Base_Start+0x70>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a1f      	ldr	r2, [pc, #124]	@ (800536c <HAL_TIM_Base_Start+0xcc>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d00e      	beq.n	8005310 <HAL_TIM_Base_Start+0x70>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005370 <HAL_TIM_Base_Start+0xd0>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d009      	beq.n	8005310 <HAL_TIM_Base_Start+0x70>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a1c      	ldr	r2, [pc, #112]	@ (8005374 <HAL_TIM_Base_Start+0xd4>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d004      	beq.n	8005310 <HAL_TIM_Base_Start+0x70>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a1b      	ldr	r2, [pc, #108]	@ (8005378 <HAL_TIM_Base_Start+0xd8>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d115      	bne.n	800533c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	4b19      	ldr	r3, [pc, #100]	@ (800537c <HAL_TIM_Base_Start+0xdc>)
 8005318:	4013      	ands	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2b06      	cmp	r3, #6
 8005320:	d015      	beq.n	800534e <HAL_TIM_Base_Start+0xae>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005328:	d011      	beq.n	800534e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f042 0201 	orr.w	r2, r2, #1
 8005338:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800533a:	e008      	b.n	800534e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0201 	orr.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	e000      	b.n	8005350 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40012c00 	.word	0x40012c00
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800
 800536c:	40000c00 	.word	0x40000c00
 8005370:	40013400 	.word	0x40013400
 8005374:	40014000 	.word	0x40014000
 8005378:	40015000 	.word	0x40015000
 800537c:	00010007 	.word	0x00010007

08005380 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e049      	b.n	8005426 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d106      	bne.n	80053ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f7fc fb12 	bl	80019d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2202      	movs	r2, #2
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	3304      	adds	r3, #4
 80053bc:	4619      	mov	r1, r3
 80053be:	4610      	mov	r0, r2
 80053c0:	f000 fb72 	bl	8005aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005424:	2300      	movs	r3, #0
}
 8005426:	4618      	mov	r0, r3
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
	...

08005430 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b084      	sub	sp, #16
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d109      	bne.n	8005454 <HAL_TIM_PWM_Start+0x24>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2b01      	cmp	r3, #1
 800544a:	bf14      	ite	ne
 800544c:	2301      	movne	r3, #1
 800544e:	2300      	moveq	r3, #0
 8005450:	b2db      	uxtb	r3, r3
 8005452:	e03c      	b.n	80054ce <HAL_TIM_PWM_Start+0x9e>
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b04      	cmp	r3, #4
 8005458:	d109      	bne.n	800546e <HAL_TIM_PWM_Start+0x3e>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b01      	cmp	r3, #1
 8005464:	bf14      	ite	ne
 8005466:	2301      	movne	r3, #1
 8005468:	2300      	moveq	r3, #0
 800546a:	b2db      	uxtb	r3, r3
 800546c:	e02f      	b.n	80054ce <HAL_TIM_PWM_Start+0x9e>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d109      	bne.n	8005488 <HAL_TIM_PWM_Start+0x58>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b01      	cmp	r3, #1
 800547e:	bf14      	ite	ne
 8005480:	2301      	movne	r3, #1
 8005482:	2300      	moveq	r3, #0
 8005484:	b2db      	uxtb	r3, r3
 8005486:	e022      	b.n	80054ce <HAL_TIM_PWM_Start+0x9e>
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2b0c      	cmp	r3, #12
 800548c:	d109      	bne.n	80054a2 <HAL_TIM_PWM_Start+0x72>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005494:	b2db      	uxtb	r3, r3
 8005496:	2b01      	cmp	r3, #1
 8005498:	bf14      	ite	ne
 800549a:	2301      	movne	r3, #1
 800549c:	2300      	moveq	r3, #0
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	e015      	b.n	80054ce <HAL_TIM_PWM_Start+0x9e>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b10      	cmp	r3, #16
 80054a6:	d109      	bne.n	80054bc <HAL_TIM_PWM_Start+0x8c>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	bf14      	ite	ne
 80054b4:	2301      	movne	r3, #1
 80054b6:	2300      	moveq	r3, #0
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	e008      	b.n	80054ce <HAL_TIM_PWM_Start+0x9e>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	bf14      	ite	ne
 80054c8:	2301      	movne	r3, #1
 80054ca:	2300      	moveq	r3, #0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e0a6      	b.n	8005624 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d104      	bne.n	80054e6 <HAL_TIM_PWM_Start+0xb6>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2202      	movs	r2, #2
 80054e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80054e4:	e023      	b.n	800552e <HAL_TIM_PWM_Start+0xfe>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	2b04      	cmp	r3, #4
 80054ea:	d104      	bne.n	80054f6 <HAL_TIM_PWM_Start+0xc6>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2202      	movs	r2, #2
 80054f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054f4:	e01b      	b.n	800552e <HAL_TIM_PWM_Start+0xfe>
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d104      	bne.n	8005506 <HAL_TIM_PWM_Start+0xd6>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005504:	e013      	b.n	800552e <HAL_TIM_PWM_Start+0xfe>
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	2b0c      	cmp	r3, #12
 800550a:	d104      	bne.n	8005516 <HAL_TIM_PWM_Start+0xe6>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005514:	e00b      	b.n	800552e <HAL_TIM_PWM_Start+0xfe>
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	2b10      	cmp	r3, #16
 800551a:	d104      	bne.n	8005526 <HAL_TIM_PWM_Start+0xf6>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005524:	e003      	b.n	800552e <HAL_TIM_PWM_Start+0xfe>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2202      	movs	r2, #2
 800552a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2201      	movs	r2, #1
 8005534:	6839      	ldr	r1, [r7, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f000 ff30 	bl	800639c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a3a      	ldr	r2, [pc, #232]	@ (800562c <HAL_TIM_PWM_Start+0x1fc>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d018      	beq.n	8005578 <HAL_TIM_PWM_Start+0x148>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a39      	ldr	r2, [pc, #228]	@ (8005630 <HAL_TIM_PWM_Start+0x200>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d013      	beq.n	8005578 <HAL_TIM_PWM_Start+0x148>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a37      	ldr	r2, [pc, #220]	@ (8005634 <HAL_TIM_PWM_Start+0x204>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d00e      	beq.n	8005578 <HAL_TIM_PWM_Start+0x148>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a36      	ldr	r2, [pc, #216]	@ (8005638 <HAL_TIM_PWM_Start+0x208>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d009      	beq.n	8005578 <HAL_TIM_PWM_Start+0x148>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a34      	ldr	r2, [pc, #208]	@ (800563c <HAL_TIM_PWM_Start+0x20c>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d004      	beq.n	8005578 <HAL_TIM_PWM_Start+0x148>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a33      	ldr	r2, [pc, #204]	@ (8005640 <HAL_TIM_PWM_Start+0x210>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d101      	bne.n	800557c <HAL_TIM_PWM_Start+0x14c>
 8005578:	2301      	movs	r3, #1
 800557a:	e000      	b.n	800557e <HAL_TIM_PWM_Start+0x14e>
 800557c:	2300      	movs	r3, #0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d007      	beq.n	8005592 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a25      	ldr	r2, [pc, #148]	@ (800562c <HAL_TIM_PWM_Start+0x1fc>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d022      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1b2>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055a4:	d01d      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1b2>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a26      	ldr	r2, [pc, #152]	@ (8005644 <HAL_TIM_PWM_Start+0x214>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d018      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1b2>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a24      	ldr	r2, [pc, #144]	@ (8005648 <HAL_TIM_PWM_Start+0x218>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d013      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1b2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a23      	ldr	r2, [pc, #140]	@ (800564c <HAL_TIM_PWM_Start+0x21c>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d00e      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1b2>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a19      	ldr	r2, [pc, #100]	@ (8005630 <HAL_TIM_PWM_Start+0x200>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d009      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1b2>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a18      	ldr	r2, [pc, #96]	@ (8005634 <HAL_TIM_PWM_Start+0x204>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d004      	beq.n	80055e2 <HAL_TIM_PWM_Start+0x1b2>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a18      	ldr	r2, [pc, #96]	@ (8005640 <HAL_TIM_PWM_Start+0x210>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d115      	bne.n	800560e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	689a      	ldr	r2, [r3, #8]
 80055e8:	4b19      	ldr	r3, [pc, #100]	@ (8005650 <HAL_TIM_PWM_Start+0x220>)
 80055ea:	4013      	ands	r3, r2
 80055ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2b06      	cmp	r3, #6
 80055f2:	d015      	beq.n	8005620 <HAL_TIM_PWM_Start+0x1f0>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055fa:	d011      	beq.n	8005620 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f042 0201 	orr.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800560c:	e008      	b.n	8005620 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f042 0201 	orr.w	r2, r2, #1
 800561c:	601a      	str	r2, [r3, #0]
 800561e:	e000      	b.n	8005622 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005620:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	40012c00 	.word	0x40012c00
 8005630:	40013400 	.word	0x40013400
 8005634:	40014000 	.word	0x40014000
 8005638:	40014400 	.word	0x40014400
 800563c:	40014800 	.word	0x40014800
 8005640:	40015000 	.word	0x40015000
 8005644:	40000400 	.word	0x40000400
 8005648:	40000800 	.word	0x40000800
 800564c:	40000c00 	.word	0x40000c00
 8005650:	00010007 	.word	0x00010007

08005654 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005660:	2300      	movs	r3, #0
 8005662:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800566e:	2302      	movs	r3, #2
 8005670:	e0ff      	b.n	8005872 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b14      	cmp	r3, #20
 800567e:	f200 80f0 	bhi.w	8005862 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005682:	a201      	add	r2, pc, #4	@ (adr r2, 8005688 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005688:	080056dd 	.word	0x080056dd
 800568c:	08005863 	.word	0x08005863
 8005690:	08005863 	.word	0x08005863
 8005694:	08005863 	.word	0x08005863
 8005698:	0800571d 	.word	0x0800571d
 800569c:	08005863 	.word	0x08005863
 80056a0:	08005863 	.word	0x08005863
 80056a4:	08005863 	.word	0x08005863
 80056a8:	0800575f 	.word	0x0800575f
 80056ac:	08005863 	.word	0x08005863
 80056b0:	08005863 	.word	0x08005863
 80056b4:	08005863 	.word	0x08005863
 80056b8:	0800579f 	.word	0x0800579f
 80056bc:	08005863 	.word	0x08005863
 80056c0:	08005863 	.word	0x08005863
 80056c4:	08005863 	.word	0x08005863
 80056c8:	080057e1 	.word	0x080057e1
 80056cc:	08005863 	.word	0x08005863
 80056d0:	08005863 	.word	0x08005863
 80056d4:	08005863 	.word	0x08005863
 80056d8:	08005821 	.word	0x08005821
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68b9      	ldr	r1, [r7, #8]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fa94 	bl	8005c10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699a      	ldr	r2, [r3, #24]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0208 	orr.w	r2, r2, #8
 80056f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	699a      	ldr	r2, [r3, #24]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f022 0204 	bic.w	r2, r2, #4
 8005706:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6999      	ldr	r1, [r3, #24]
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	691a      	ldr	r2, [r3, #16]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	619a      	str	r2, [r3, #24]
      break;
 800571a:	e0a5      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68b9      	ldr	r1, [r7, #8]
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fb0e 	bl	8005d44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699a      	ldr	r2, [r3, #24]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005736:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699a      	ldr	r2, [r3, #24]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005746:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6999      	ldr	r1, [r3, #24]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	021a      	lsls	r2, r3, #8
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	619a      	str	r2, [r3, #24]
      break;
 800575c:	e084      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	4618      	mov	r0, r3
 8005766:	f000 fb81 	bl	8005e6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	69da      	ldr	r2, [r3, #28]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f042 0208 	orr.w	r2, r2, #8
 8005778:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69da      	ldr	r2, [r3, #28]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 0204 	bic.w	r2, r2, #4
 8005788:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	69d9      	ldr	r1, [r3, #28]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	691a      	ldr	r2, [r3, #16]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	430a      	orrs	r2, r1
 800579a:	61da      	str	r2, [r3, #28]
      break;
 800579c:	e064      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68b9      	ldr	r1, [r7, #8]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f000 fbf3 	bl	8005f90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	69da      	ldr	r2, [r3, #28]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	69da      	ldr	r2, [r3, #28]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	69d9      	ldr	r1, [r3, #28]
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	021a      	lsls	r2, r3, #8
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	61da      	str	r2, [r3, #28]
      break;
 80057de:	e043      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68b9      	ldr	r1, [r7, #8]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fc66 	bl	80060b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0208 	orr.w	r2, r2, #8
 80057fa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f022 0204 	bic.w	r2, r2, #4
 800580a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	691a      	ldr	r2, [r3, #16]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800581e:	e023      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68b9      	ldr	r1, [r7, #8]
 8005826:	4618      	mov	r0, r3
 8005828:	f000 fcb0 	bl	800618c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800583a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800584a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	021a      	lsls	r2, r3, #8
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005860:	e002      	b.n	8005868 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	75fb      	strb	r3, [r7, #23]
      break;
 8005866:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005870:	7dfb      	ldrb	r3, [r7, #23]
}
 8005872:	4618      	mov	r0, r3
 8005874:	3718      	adds	r7, #24
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop

0800587c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005890:	2b01      	cmp	r3, #1
 8005892:	d101      	bne.n	8005898 <HAL_TIM_ConfigClockSource+0x1c>
 8005894:	2302      	movs	r3, #2
 8005896:	e0f6      	b.n	8005a86 <HAL_TIM_ConfigClockSource+0x20a>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2202      	movs	r2, #2
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80058b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a6f      	ldr	r2, [pc, #444]	@ (8005a90 <HAL_TIM_ConfigClockSource+0x214>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	f000 80c1 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 80058d8:	4a6d      	ldr	r2, [pc, #436]	@ (8005a90 <HAL_TIM_ConfigClockSource+0x214>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	f200 80c6 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 80058e0:	4a6c      	ldr	r2, [pc, #432]	@ (8005a94 <HAL_TIM_ConfigClockSource+0x218>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	f000 80b9 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 80058e8:	4a6a      	ldr	r2, [pc, #424]	@ (8005a94 <HAL_TIM_ConfigClockSource+0x218>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	f200 80be 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 80058f0:	4a69      	ldr	r2, [pc, #420]	@ (8005a98 <HAL_TIM_ConfigClockSource+0x21c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	f000 80b1 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 80058f8:	4a67      	ldr	r2, [pc, #412]	@ (8005a98 <HAL_TIM_ConfigClockSource+0x21c>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	f200 80b6 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005900:	4a66      	ldr	r2, [pc, #408]	@ (8005a9c <HAL_TIM_ConfigClockSource+0x220>)
 8005902:	4293      	cmp	r3, r2
 8005904:	f000 80a9 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 8005908:	4a64      	ldr	r2, [pc, #400]	@ (8005a9c <HAL_TIM_ConfigClockSource+0x220>)
 800590a:	4293      	cmp	r3, r2
 800590c:	f200 80ae 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005910:	4a63      	ldr	r2, [pc, #396]	@ (8005aa0 <HAL_TIM_ConfigClockSource+0x224>)
 8005912:	4293      	cmp	r3, r2
 8005914:	f000 80a1 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 8005918:	4a61      	ldr	r2, [pc, #388]	@ (8005aa0 <HAL_TIM_ConfigClockSource+0x224>)
 800591a:	4293      	cmp	r3, r2
 800591c:	f200 80a6 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005920:	4a60      	ldr	r2, [pc, #384]	@ (8005aa4 <HAL_TIM_ConfigClockSource+0x228>)
 8005922:	4293      	cmp	r3, r2
 8005924:	f000 8099 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 8005928:	4a5e      	ldr	r2, [pc, #376]	@ (8005aa4 <HAL_TIM_ConfigClockSource+0x228>)
 800592a:	4293      	cmp	r3, r2
 800592c:	f200 809e 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005930:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005934:	f000 8091 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 8005938:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800593c:	f200 8096 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005940:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005944:	f000 8089 	beq.w	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 8005948:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800594c:	f200 808e 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005950:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005954:	d03e      	beq.n	80059d4 <HAL_TIM_ConfigClockSource+0x158>
 8005956:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800595a:	f200 8087 	bhi.w	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 800595e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005962:	f000 8086 	beq.w	8005a72 <HAL_TIM_ConfigClockSource+0x1f6>
 8005966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800596a:	d87f      	bhi.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 800596c:	2b70      	cmp	r3, #112	@ 0x70
 800596e:	d01a      	beq.n	80059a6 <HAL_TIM_ConfigClockSource+0x12a>
 8005970:	2b70      	cmp	r3, #112	@ 0x70
 8005972:	d87b      	bhi.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005974:	2b60      	cmp	r3, #96	@ 0x60
 8005976:	d050      	beq.n	8005a1a <HAL_TIM_ConfigClockSource+0x19e>
 8005978:	2b60      	cmp	r3, #96	@ 0x60
 800597a:	d877      	bhi.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 800597c:	2b50      	cmp	r3, #80	@ 0x50
 800597e:	d03c      	beq.n	80059fa <HAL_TIM_ConfigClockSource+0x17e>
 8005980:	2b50      	cmp	r3, #80	@ 0x50
 8005982:	d873      	bhi.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005984:	2b40      	cmp	r3, #64	@ 0x40
 8005986:	d058      	beq.n	8005a3a <HAL_TIM_ConfigClockSource+0x1be>
 8005988:	2b40      	cmp	r3, #64	@ 0x40
 800598a:	d86f      	bhi.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 800598c:	2b30      	cmp	r3, #48	@ 0x30
 800598e:	d064      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 8005990:	2b30      	cmp	r3, #48	@ 0x30
 8005992:	d86b      	bhi.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 8005994:	2b20      	cmp	r3, #32
 8005996:	d060      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 8005998:	2b20      	cmp	r3, #32
 800599a:	d867      	bhi.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
 800599c:	2b00      	cmp	r3, #0
 800599e:	d05c      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 80059a0:	2b10      	cmp	r3, #16
 80059a2:	d05a      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x1de>
 80059a4:	e062      	b.n	8005a6c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059b6:	f000 fcd1 	bl	800635c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80059c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	609a      	str	r2, [r3, #8]
      break;
 80059d2:	e04f      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80059e4:	f000 fcba 	bl	800635c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689a      	ldr	r2, [r3, #8]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80059f6:	609a      	str	r2, [r3, #8]
      break;
 80059f8:	e03c      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a06:	461a      	mov	r2, r3
 8005a08:	f000 fc2c 	bl	8006264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2150      	movs	r1, #80	@ 0x50
 8005a12:	4618      	mov	r0, r3
 8005a14:	f000 fc85 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005a18:	e02c      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a26:	461a      	mov	r2, r3
 8005a28:	f000 fc4b 	bl	80062c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2160      	movs	r1, #96	@ 0x60
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 fc75 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005a38:	e01c      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a46:	461a      	mov	r2, r3
 8005a48:	f000 fc0c 	bl	8006264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2140      	movs	r1, #64	@ 0x40
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 fc65 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005a58:	e00c      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4619      	mov	r1, r3
 8005a64:	4610      	mov	r0, r2
 8005a66:	f000 fc5c 	bl	8006322 <TIM_ITRx_SetConfig>
      break;
 8005a6a:	e003      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	73fb      	strb	r3, [r7, #15]
      break;
 8005a70:	e000      	b.n	8005a74 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005a72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3710      	adds	r7, #16
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	00100070 	.word	0x00100070
 8005a94:	00100060 	.word	0x00100060
 8005a98:	00100050 	.word	0x00100050
 8005a9c:	00100040 	.word	0x00100040
 8005aa0:	00100030 	.word	0x00100030
 8005aa4:	00100020 	.word	0x00100020

08005aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a4c      	ldr	r2, [pc, #304]	@ (8005bec <TIM_Base_SetConfig+0x144>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d017      	beq.n	8005af0 <TIM_Base_SetConfig+0x48>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac6:	d013      	beq.n	8005af0 <TIM_Base_SetConfig+0x48>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a49      	ldr	r2, [pc, #292]	@ (8005bf0 <TIM_Base_SetConfig+0x148>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d00f      	beq.n	8005af0 <TIM_Base_SetConfig+0x48>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a48      	ldr	r2, [pc, #288]	@ (8005bf4 <TIM_Base_SetConfig+0x14c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d00b      	beq.n	8005af0 <TIM_Base_SetConfig+0x48>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a47      	ldr	r2, [pc, #284]	@ (8005bf8 <TIM_Base_SetConfig+0x150>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d007      	beq.n	8005af0 <TIM_Base_SetConfig+0x48>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a46      	ldr	r2, [pc, #280]	@ (8005bfc <TIM_Base_SetConfig+0x154>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d003      	beq.n	8005af0 <TIM_Base_SetConfig+0x48>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a45      	ldr	r2, [pc, #276]	@ (8005c00 <TIM_Base_SetConfig+0x158>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d108      	bne.n	8005b02 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005af6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	68fa      	ldr	r2, [r7, #12]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a39      	ldr	r2, [pc, #228]	@ (8005bec <TIM_Base_SetConfig+0x144>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d023      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b10:	d01f      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a36      	ldr	r2, [pc, #216]	@ (8005bf0 <TIM_Base_SetConfig+0x148>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d01b      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a35      	ldr	r2, [pc, #212]	@ (8005bf4 <TIM_Base_SetConfig+0x14c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d017      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a34      	ldr	r2, [pc, #208]	@ (8005bf8 <TIM_Base_SetConfig+0x150>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d013      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a33      	ldr	r2, [pc, #204]	@ (8005bfc <TIM_Base_SetConfig+0x154>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d00f      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a33      	ldr	r2, [pc, #204]	@ (8005c04 <TIM_Base_SetConfig+0x15c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00b      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a32      	ldr	r2, [pc, #200]	@ (8005c08 <TIM_Base_SetConfig+0x160>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d007      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a31      	ldr	r2, [pc, #196]	@ (8005c0c <TIM_Base_SetConfig+0x164>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d003      	beq.n	8005b52 <TIM_Base_SetConfig+0xaa>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a2c      	ldr	r2, [pc, #176]	@ (8005c00 <TIM_Base_SetConfig+0x158>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d108      	bne.n	8005b64 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a18      	ldr	r2, [pc, #96]	@ (8005bec <TIM_Base_SetConfig+0x144>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d013      	beq.n	8005bb8 <TIM_Base_SetConfig+0x110>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a1a      	ldr	r2, [pc, #104]	@ (8005bfc <TIM_Base_SetConfig+0x154>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d00f      	beq.n	8005bb8 <TIM_Base_SetConfig+0x110>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a1a      	ldr	r2, [pc, #104]	@ (8005c04 <TIM_Base_SetConfig+0x15c>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d00b      	beq.n	8005bb8 <TIM_Base_SetConfig+0x110>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a19      	ldr	r2, [pc, #100]	@ (8005c08 <TIM_Base_SetConfig+0x160>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d007      	beq.n	8005bb8 <TIM_Base_SetConfig+0x110>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a18      	ldr	r2, [pc, #96]	@ (8005c0c <TIM_Base_SetConfig+0x164>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d003      	beq.n	8005bb8 <TIM_Base_SetConfig+0x110>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a13      	ldr	r2, [pc, #76]	@ (8005c00 <TIM_Base_SetConfig+0x158>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d103      	bne.n	8005bc0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	f003 0301 	and.w	r3, r3, #1
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d105      	bne.n	8005bde <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	f023 0201 	bic.w	r2, r3, #1
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	611a      	str	r2, [r3, #16]
  }
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	40012c00 	.word	0x40012c00
 8005bf0:	40000400 	.word	0x40000400
 8005bf4:	40000800 	.word	0x40000800
 8005bf8:	40000c00 	.word	0x40000c00
 8005bfc:	40013400 	.word	0x40013400
 8005c00:	40015000 	.word	0x40015000
 8005c04:	40014000 	.word	0x40014000
 8005c08:	40014400 	.word	0x40014400
 8005c0c:	40014800 	.word	0x40014800

08005c10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b087      	sub	sp, #28
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a1b      	ldr	r3, [r3, #32]
 8005c1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a1b      	ldr	r3, [r3, #32]
 8005c24:	f023 0201 	bic.w	r2, r3, #1
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	699b      	ldr	r3, [r3, #24]
 8005c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0303 	bic.w	r3, r3, #3
 8005c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	f023 0302 	bic.w	r3, r3, #2
 8005c5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a30      	ldr	r2, [pc, #192]	@ (8005d2c <TIM_OC1_SetConfig+0x11c>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d013      	beq.n	8005c98 <TIM_OC1_SetConfig+0x88>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a2f      	ldr	r2, [pc, #188]	@ (8005d30 <TIM_OC1_SetConfig+0x120>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d00f      	beq.n	8005c98 <TIM_OC1_SetConfig+0x88>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a2e      	ldr	r2, [pc, #184]	@ (8005d34 <TIM_OC1_SetConfig+0x124>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d00b      	beq.n	8005c98 <TIM_OC1_SetConfig+0x88>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a2d      	ldr	r2, [pc, #180]	@ (8005d38 <TIM_OC1_SetConfig+0x128>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d007      	beq.n	8005c98 <TIM_OC1_SetConfig+0x88>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a2c      	ldr	r2, [pc, #176]	@ (8005d3c <TIM_OC1_SetConfig+0x12c>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d003      	beq.n	8005c98 <TIM_OC1_SetConfig+0x88>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a2b      	ldr	r2, [pc, #172]	@ (8005d40 <TIM_OC1_SetConfig+0x130>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d10c      	bne.n	8005cb2 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f023 0308 	bic.w	r3, r3, #8
 8005c9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	697a      	ldr	r2, [r7, #20]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f023 0304 	bic.w	r3, r3, #4
 8005cb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d2c <TIM_OC1_SetConfig+0x11c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d013      	beq.n	8005ce2 <TIM_OC1_SetConfig+0xd2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8005d30 <TIM_OC1_SetConfig+0x120>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d00f      	beq.n	8005ce2 <TIM_OC1_SetConfig+0xd2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d34 <TIM_OC1_SetConfig+0x124>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d00b      	beq.n	8005ce2 <TIM_OC1_SetConfig+0xd2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a1a      	ldr	r2, [pc, #104]	@ (8005d38 <TIM_OC1_SetConfig+0x128>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d007      	beq.n	8005ce2 <TIM_OC1_SetConfig+0xd2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a19      	ldr	r2, [pc, #100]	@ (8005d3c <TIM_OC1_SetConfig+0x12c>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d003      	beq.n	8005ce2 <TIM_OC1_SetConfig+0xd2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a18      	ldr	r2, [pc, #96]	@ (8005d40 <TIM_OC1_SetConfig+0x130>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d111      	bne.n	8005d06 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	695b      	ldr	r3, [r3, #20]
 8005cf6:	693a      	ldr	r2, [r7, #16]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	697a      	ldr	r2, [r7, #20]
 8005d1e:	621a      	str	r2, [r3, #32]
}
 8005d20:	bf00      	nop
 8005d22:	371c      	adds	r7, #28
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr
 8005d2c:	40012c00 	.word	0x40012c00
 8005d30:	40013400 	.word	0x40013400
 8005d34:	40014000 	.word	0x40014000
 8005d38:	40014400 	.word	0x40014400
 8005d3c:	40014800 	.word	0x40014800
 8005d40:	40015000 	.word	0x40015000

08005d44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b087      	sub	sp, #28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a1b      	ldr	r3, [r3, #32]
 8005d58:	f023 0210 	bic.w	r2, r3, #16
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	021b      	lsls	r3, r3, #8
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d8c:	697b      	ldr	r3, [r7, #20]
 8005d8e:	f023 0320 	bic.w	r3, r3, #32
 8005d92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	697a      	ldr	r2, [r7, #20]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a2c      	ldr	r2, [pc, #176]	@ (8005e54 <TIM_OC2_SetConfig+0x110>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d007      	beq.n	8005db8 <TIM_OC2_SetConfig+0x74>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a2b      	ldr	r2, [pc, #172]	@ (8005e58 <TIM_OC2_SetConfig+0x114>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d003      	beq.n	8005db8 <TIM_OC2_SetConfig+0x74>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e5c <TIM_OC2_SetConfig+0x118>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d10d      	bne.n	8005dd4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	011b      	lsls	r3, r3, #4
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8005e54 <TIM_OC2_SetConfig+0x110>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d013      	beq.n	8005e04 <TIM_OC2_SetConfig+0xc0>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a1e      	ldr	r2, [pc, #120]	@ (8005e58 <TIM_OC2_SetConfig+0x114>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d00f      	beq.n	8005e04 <TIM_OC2_SetConfig+0xc0>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a1e      	ldr	r2, [pc, #120]	@ (8005e60 <TIM_OC2_SetConfig+0x11c>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d00b      	beq.n	8005e04 <TIM_OC2_SetConfig+0xc0>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a1d      	ldr	r2, [pc, #116]	@ (8005e64 <TIM_OC2_SetConfig+0x120>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d007      	beq.n	8005e04 <TIM_OC2_SetConfig+0xc0>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a1c      	ldr	r2, [pc, #112]	@ (8005e68 <TIM_OC2_SetConfig+0x124>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d003      	beq.n	8005e04 <TIM_OC2_SetConfig+0xc0>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a17      	ldr	r2, [pc, #92]	@ (8005e5c <TIM_OC2_SetConfig+0x118>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d113      	bne.n	8005e2c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	621a      	str	r2, [r3, #32]
}
 8005e46:	bf00      	nop
 8005e48:	371c      	adds	r7, #28
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	40012c00 	.word	0x40012c00
 8005e58:	40013400 	.word	0x40013400
 8005e5c:	40015000 	.word	0x40015000
 8005e60:	40014000 	.word	0x40014000
 8005e64:	40014400 	.word	0x40014400
 8005e68:	40014800 	.word	0x40014800

08005e6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f023 0303 	bic.w	r3, r3, #3
 8005ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	021b      	lsls	r3, r3, #8
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8005f78 <TIM_OC3_SetConfig+0x10c>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d007      	beq.n	8005ede <TIM_OC3_SetConfig+0x72>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a2a      	ldr	r2, [pc, #168]	@ (8005f7c <TIM_OC3_SetConfig+0x110>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d003      	beq.n	8005ede <TIM_OC3_SetConfig+0x72>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a29      	ldr	r2, [pc, #164]	@ (8005f80 <TIM_OC3_SetConfig+0x114>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d10d      	bne.n	8005efa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ee4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	021b      	lsls	r3, r3, #8
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ef8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a1e      	ldr	r2, [pc, #120]	@ (8005f78 <TIM_OC3_SetConfig+0x10c>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d013      	beq.n	8005f2a <TIM_OC3_SetConfig+0xbe>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a1d      	ldr	r2, [pc, #116]	@ (8005f7c <TIM_OC3_SetConfig+0x110>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d00f      	beq.n	8005f2a <TIM_OC3_SetConfig+0xbe>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005f84 <TIM_OC3_SetConfig+0x118>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d00b      	beq.n	8005f2a <TIM_OC3_SetConfig+0xbe>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a1c      	ldr	r2, [pc, #112]	@ (8005f88 <TIM_OC3_SetConfig+0x11c>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d007      	beq.n	8005f2a <TIM_OC3_SetConfig+0xbe>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005f8c <TIM_OC3_SetConfig+0x120>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d003      	beq.n	8005f2a <TIM_OC3_SetConfig+0xbe>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a16      	ldr	r2, [pc, #88]	@ (8005f80 <TIM_OC3_SetConfig+0x114>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d113      	bne.n	8005f52 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	695b      	ldr	r3, [r3, #20]
 8005f3e:	011b      	lsls	r3, r3, #4
 8005f40:	693a      	ldr	r2, [r7, #16]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	011b      	lsls	r3, r3, #4
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	697a      	ldr	r2, [r7, #20]
 8005f6a:	621a      	str	r2, [r3, #32]
}
 8005f6c:	bf00      	nop
 8005f6e:	371c      	adds	r7, #28
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40013400 	.word	0x40013400
 8005f80:	40015000 	.word	0x40015000
 8005f84:	40014000 	.word	0x40014000
 8005f88:	40014400 	.word	0x40014400
 8005f8c:	40014800 	.word	0x40014800

08005f90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b087      	sub	sp, #28
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6a1b      	ldr	r3, [r3, #32]
 8005f9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	021b      	lsls	r3, r3, #8
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005fde:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	031b      	lsls	r3, r3, #12
 8005fe6:	697a      	ldr	r2, [r7, #20]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a2c      	ldr	r2, [pc, #176]	@ (80060a0 <TIM_OC4_SetConfig+0x110>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d007      	beq.n	8006004 <TIM_OC4_SetConfig+0x74>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a2b      	ldr	r2, [pc, #172]	@ (80060a4 <TIM_OC4_SetConfig+0x114>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d003      	beq.n	8006004 <TIM_OC4_SetConfig+0x74>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a2a      	ldr	r2, [pc, #168]	@ (80060a8 <TIM_OC4_SetConfig+0x118>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d10d      	bne.n	8006020 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800600a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	031b      	lsls	r3, r3, #12
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	4313      	orrs	r3, r2
 8006016:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800601e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a1f      	ldr	r2, [pc, #124]	@ (80060a0 <TIM_OC4_SetConfig+0x110>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d013      	beq.n	8006050 <TIM_OC4_SetConfig+0xc0>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a1e      	ldr	r2, [pc, #120]	@ (80060a4 <TIM_OC4_SetConfig+0x114>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00f      	beq.n	8006050 <TIM_OC4_SetConfig+0xc0>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a1e      	ldr	r2, [pc, #120]	@ (80060ac <TIM_OC4_SetConfig+0x11c>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00b      	beq.n	8006050 <TIM_OC4_SetConfig+0xc0>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a1d      	ldr	r2, [pc, #116]	@ (80060b0 <TIM_OC4_SetConfig+0x120>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d007      	beq.n	8006050 <TIM_OC4_SetConfig+0xc0>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a1c      	ldr	r2, [pc, #112]	@ (80060b4 <TIM_OC4_SetConfig+0x124>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d003      	beq.n	8006050 <TIM_OC4_SetConfig+0xc0>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a17      	ldr	r2, [pc, #92]	@ (80060a8 <TIM_OC4_SetConfig+0x118>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d113      	bne.n	8006078 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006056:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800605e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	019b      	lsls	r3, r3, #6
 8006066:	693a      	ldr	r2, [r7, #16]
 8006068:	4313      	orrs	r3, r2
 800606a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	019b      	lsls	r3, r3, #6
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	4313      	orrs	r3, r2
 8006076:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	621a      	str	r2, [r3, #32]
}
 8006092:	bf00      	nop
 8006094:	371c      	adds	r7, #28
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	40012c00 	.word	0x40012c00
 80060a4:	40013400 	.word	0x40013400
 80060a8:	40015000 	.word	0x40015000
 80060ac:	40014000 	.word	0x40014000
 80060b0:	40014400 	.word	0x40014400
 80060b4:	40014800 	.word	0x40014800

080060b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a1b      	ldr	r3, [r3, #32]
 80060cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80060fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	041b      	lsls	r3, r3, #16
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	4313      	orrs	r3, r2
 8006108:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a19      	ldr	r2, [pc, #100]	@ (8006174 <TIM_OC5_SetConfig+0xbc>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d013      	beq.n	800613a <TIM_OC5_SetConfig+0x82>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a18      	ldr	r2, [pc, #96]	@ (8006178 <TIM_OC5_SetConfig+0xc0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d00f      	beq.n	800613a <TIM_OC5_SetConfig+0x82>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a17      	ldr	r2, [pc, #92]	@ (800617c <TIM_OC5_SetConfig+0xc4>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d00b      	beq.n	800613a <TIM_OC5_SetConfig+0x82>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a16      	ldr	r2, [pc, #88]	@ (8006180 <TIM_OC5_SetConfig+0xc8>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d007      	beq.n	800613a <TIM_OC5_SetConfig+0x82>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a15      	ldr	r2, [pc, #84]	@ (8006184 <TIM_OC5_SetConfig+0xcc>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d003      	beq.n	800613a <TIM_OC5_SetConfig+0x82>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a14      	ldr	r2, [pc, #80]	@ (8006188 <TIM_OC5_SetConfig+0xd0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d109      	bne.n	800614e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006140:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	021b      	lsls	r3, r3, #8
 8006148:	697a      	ldr	r2, [r7, #20]
 800614a:	4313      	orrs	r3, r2
 800614c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	68fa      	ldr	r2, [r7, #12]
 8006158:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	685a      	ldr	r2, [r3, #4]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	621a      	str	r2, [r3, #32]
}
 8006168:	bf00      	nop
 800616a:	371c      	adds	r7, #28
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr
 8006174:	40012c00 	.word	0x40012c00
 8006178:	40013400 	.word	0x40013400
 800617c:	40014000 	.word	0x40014000
 8006180:	40014400 	.word	0x40014400
 8006184:	40014800 	.word	0x40014800
 8006188:	40015000 	.word	0x40015000

0800618c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a1b      	ldr	r3, [r3, #32]
 80061a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	021b      	lsls	r3, r3, #8
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	051b      	lsls	r3, r3, #20
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	4313      	orrs	r3, r2
 80061de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a1a      	ldr	r2, [pc, #104]	@ (800624c <TIM_OC6_SetConfig+0xc0>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d013      	beq.n	8006210 <TIM_OC6_SetConfig+0x84>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a19      	ldr	r2, [pc, #100]	@ (8006250 <TIM_OC6_SetConfig+0xc4>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d00f      	beq.n	8006210 <TIM_OC6_SetConfig+0x84>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a18      	ldr	r2, [pc, #96]	@ (8006254 <TIM_OC6_SetConfig+0xc8>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d00b      	beq.n	8006210 <TIM_OC6_SetConfig+0x84>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a17      	ldr	r2, [pc, #92]	@ (8006258 <TIM_OC6_SetConfig+0xcc>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d007      	beq.n	8006210 <TIM_OC6_SetConfig+0x84>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a16      	ldr	r2, [pc, #88]	@ (800625c <TIM_OC6_SetConfig+0xd0>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d003      	beq.n	8006210 <TIM_OC6_SetConfig+0x84>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a15      	ldr	r2, [pc, #84]	@ (8006260 <TIM_OC6_SetConfig+0xd4>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d109      	bne.n	8006224 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006216:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	029b      	lsls	r3, r3, #10
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	4313      	orrs	r3, r2
 8006222:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	693a      	ldr	r2, [r7, #16]
 800623c:	621a      	str	r2, [r3, #32]
}
 800623e:	bf00      	nop
 8006240:	371c      	adds	r7, #28
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	40012c00 	.word	0x40012c00
 8006250:	40013400 	.word	0x40013400
 8006254:	40014000 	.word	0x40014000
 8006258:	40014400 	.word	0x40014400
 800625c:	40014800 	.word	0x40014800
 8006260:	40015000 	.word	0x40015000

08006264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006264:	b480      	push	{r7}
 8006266:	b087      	sub	sp, #28
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	f023 0201 	bic.w	r2, r3, #1
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	011b      	lsls	r3, r3, #4
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f023 030a 	bic.w	r3, r3, #10
 80062a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	693a      	ldr	r2, [r7, #16]
 80062ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	621a      	str	r2, [r3, #32]
}
 80062b6:	bf00      	nop
 80062b8:	371c      	adds	r7, #28
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr

080062c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b087      	sub	sp, #28
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	60f8      	str	r0, [r7, #12]
 80062ca:	60b9      	str	r1, [r7, #8]
 80062cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	f023 0210 	bic.w	r2, r3, #16
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	031b      	lsls	r3, r3, #12
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062fe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	011b      	lsls	r3, r3, #4
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	4313      	orrs	r3, r2
 8006308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	697a      	ldr	r2, [r7, #20]
 8006314:	621a      	str	r2, [r3, #32]
}
 8006316:	bf00      	nop
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr

08006322 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006322:	b480      	push	{r7}
 8006324:	b085      	sub	sp, #20
 8006326:	af00      	add	r7, sp, #0
 8006328:	6078      	str	r0, [r7, #4]
 800632a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006338:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800633c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	f043 0307 	orr.w	r3, r3, #7
 8006348:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	609a      	str	r2, [r3, #8]
}
 8006350:	bf00      	nop
 8006352:	3714      	adds	r7, #20
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800635c:	b480      	push	{r7}
 800635e:	b087      	sub	sp, #28
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006376:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	021a      	lsls	r2, r3, #8
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	431a      	orrs	r2, r3
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	4313      	orrs	r3, r2
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	4313      	orrs	r3, r2
 8006388:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	697a      	ldr	r2, [r7, #20]
 800638e:	609a      	str	r2, [r3, #8]
}
 8006390:	bf00      	nop
 8006392:	371c      	adds	r7, #28
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800639c:	b480      	push	{r7}
 800639e:	b087      	sub	sp, #28
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f003 031f 	and.w	r3, r3, #31
 80063ae:	2201      	movs	r2, #1
 80063b0:	fa02 f303 	lsl.w	r3, r2, r3
 80063b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6a1a      	ldr	r2, [r3, #32]
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	43db      	mvns	r3, r3
 80063be:	401a      	ands	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6a1a      	ldr	r2, [r3, #32]
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	f003 031f 	and.w	r3, r3, #31
 80063ce:	6879      	ldr	r1, [r7, #4]
 80063d0:	fa01 f303 	lsl.w	r3, r1, r3
 80063d4:	431a      	orrs	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	621a      	str	r2, [r3, #32]
}
 80063da:	bf00      	nop
 80063dc:	371c      	adds	r7, #28
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr
	...

080063e8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d109      	bne.n	800640c <HAL_TIMEx_PWMN_Start+0x24>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b01      	cmp	r3, #1
 8006402:	bf14      	ite	ne
 8006404:	2301      	movne	r3, #1
 8006406:	2300      	moveq	r3, #0
 8006408:	b2db      	uxtb	r3, r3
 800640a:	e022      	b.n	8006452 <HAL_TIMEx_PWMN_Start+0x6a>
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	2b04      	cmp	r3, #4
 8006410:	d109      	bne.n	8006426 <HAL_TIMEx_PWMN_Start+0x3e>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006418:	b2db      	uxtb	r3, r3
 800641a:	2b01      	cmp	r3, #1
 800641c:	bf14      	ite	ne
 800641e:	2301      	movne	r3, #1
 8006420:	2300      	moveq	r3, #0
 8006422:	b2db      	uxtb	r3, r3
 8006424:	e015      	b.n	8006452 <HAL_TIMEx_PWMN_Start+0x6a>
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b08      	cmp	r3, #8
 800642a:	d109      	bne.n	8006440 <HAL_TIMEx_PWMN_Start+0x58>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006432:	b2db      	uxtb	r3, r3
 8006434:	2b01      	cmp	r3, #1
 8006436:	bf14      	ite	ne
 8006438:	2301      	movne	r3, #1
 800643a:	2300      	moveq	r3, #0
 800643c:	b2db      	uxtb	r3, r3
 800643e:	e008      	b.n	8006452 <HAL_TIMEx_PWMN_Start+0x6a>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006446:	b2db      	uxtb	r3, r3
 8006448:	2b01      	cmp	r3, #1
 800644a:	bf14      	ite	ne
 800644c:	2301      	movne	r3, #1
 800644e:	2300      	moveq	r3, #0
 8006450:	b2db      	uxtb	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e073      	b.n	8006542 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d104      	bne.n	800646a <HAL_TIMEx_PWMN_Start+0x82>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2202      	movs	r2, #2
 8006464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006468:	e013      	b.n	8006492 <HAL_TIMEx_PWMN_Start+0xaa>
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b04      	cmp	r3, #4
 800646e:	d104      	bne.n	800647a <HAL_TIMEx_PWMN_Start+0x92>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2202      	movs	r2, #2
 8006474:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006478:	e00b      	b.n	8006492 <HAL_TIMEx_PWMN_Start+0xaa>
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	2b08      	cmp	r3, #8
 800647e:	d104      	bne.n	800648a <HAL_TIMEx_PWMN_Start+0xa2>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006488:	e003      	b.n	8006492 <HAL_TIMEx_PWMN_Start+0xaa>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2202      	movs	r2, #2
 800648e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2204      	movs	r2, #4
 8006498:	6839      	ldr	r1, [r7, #0]
 800649a:	4618      	mov	r0, r3
 800649c:	f000 f990 	bl	80067c0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a25      	ldr	r2, [pc, #148]	@ (800654c <HAL_TIMEx_PWMN_Start+0x164>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d022      	beq.n	8006500 <HAL_TIMEx_PWMN_Start+0x118>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064c2:	d01d      	beq.n	8006500 <HAL_TIMEx_PWMN_Start+0x118>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a21      	ldr	r2, [pc, #132]	@ (8006550 <HAL_TIMEx_PWMN_Start+0x168>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d018      	beq.n	8006500 <HAL_TIMEx_PWMN_Start+0x118>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a20      	ldr	r2, [pc, #128]	@ (8006554 <HAL_TIMEx_PWMN_Start+0x16c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d013      	beq.n	8006500 <HAL_TIMEx_PWMN_Start+0x118>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a1e      	ldr	r2, [pc, #120]	@ (8006558 <HAL_TIMEx_PWMN_Start+0x170>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d00e      	beq.n	8006500 <HAL_TIMEx_PWMN_Start+0x118>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a1d      	ldr	r2, [pc, #116]	@ (800655c <HAL_TIMEx_PWMN_Start+0x174>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d009      	beq.n	8006500 <HAL_TIMEx_PWMN_Start+0x118>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006560 <HAL_TIMEx_PWMN_Start+0x178>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d004      	beq.n	8006500 <HAL_TIMEx_PWMN_Start+0x118>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a1a      	ldr	r2, [pc, #104]	@ (8006564 <HAL_TIMEx_PWMN_Start+0x17c>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d115      	bne.n	800652c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689a      	ldr	r2, [r3, #8]
 8006506:	4b18      	ldr	r3, [pc, #96]	@ (8006568 <HAL_TIMEx_PWMN_Start+0x180>)
 8006508:	4013      	ands	r3, r2
 800650a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2b06      	cmp	r3, #6
 8006510:	d015      	beq.n	800653e <HAL_TIMEx_PWMN_Start+0x156>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006518:	d011      	beq.n	800653e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f042 0201 	orr.w	r2, r2, #1
 8006528:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800652a:	e008      	b.n	800653e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f042 0201 	orr.w	r2, r2, #1
 800653a:	601a      	str	r2, [r3, #0]
 800653c:	e000      	b.n	8006540 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800653e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	40012c00 	.word	0x40012c00
 8006550:	40000400 	.word	0x40000400
 8006554:	40000800 	.word	0x40000800
 8006558:	40000c00 	.word	0x40000c00
 800655c:	40013400 	.word	0x40013400
 8006560:	40014000 	.word	0x40014000
 8006564:	40015000 	.word	0x40015000
 8006568:	00010007 	.word	0x00010007

0800656c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800656c:	b480      	push	{r7}
 800656e:	b085      	sub	sp, #20
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800657c:	2b01      	cmp	r3, #1
 800657e:	d101      	bne.n	8006584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006580:	2302      	movs	r3, #2
 8006582:	e074      	b.n	800666e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a34      	ldr	r2, [pc, #208]	@ (800667c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d009      	beq.n	80065c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a33      	ldr	r2, [pc, #204]	@ (8006680 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d004      	beq.n	80065c2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a31      	ldr	r2, [pc, #196]	@ (8006684 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d108      	bne.n	80065d4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80065c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80065da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68fa      	ldr	r2, [r7, #12]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a21      	ldr	r2, [pc, #132]	@ (800667c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d022      	beq.n	8006642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006604:	d01d      	beq.n	8006642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a1f      	ldr	r2, [pc, #124]	@ (8006688 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d018      	beq.n	8006642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a1d      	ldr	r2, [pc, #116]	@ (800668c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d013      	beq.n	8006642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a1c      	ldr	r2, [pc, #112]	@ (8006690 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d00e      	beq.n	8006642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a15      	ldr	r2, [pc, #84]	@ (8006680 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d009      	beq.n	8006642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a18      	ldr	r2, [pc, #96]	@ (8006694 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d004      	beq.n	8006642 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a11      	ldr	r2, [pc, #68]	@ (8006684 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d10c      	bne.n	800665c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006648:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	4313      	orrs	r3, r2
 8006652:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	40012c00 	.word	0x40012c00
 8006680:	40013400 	.word	0x40013400
 8006684:	40015000 	.word	0x40015000
 8006688:	40000400 	.word	0x40000400
 800668c:	40000800 	.word	0x40000800
 8006690:	40000c00 	.word	0x40000c00
 8006694:	40014000 	.word	0x40014000

08006698 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80066a2:	2300      	movs	r3, #0
 80066a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d101      	bne.n	80066b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80066b0:	2302      	movs	r3, #2
 80066b2:	e078      	b.n	80067a6 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	691b      	ldr	r3, [r3, #16]
 80066fe:	4313      	orrs	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671a:	4313      	orrs	r3, r2
 800671c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	041b      	lsls	r3, r3, #16
 800672a:	4313      	orrs	r3, r2
 800672c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	69db      	ldr	r3, [r3, #28]
 8006738:	4313      	orrs	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a1c      	ldr	r2, [pc, #112]	@ (80067b4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d009      	beq.n	800675a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a1b      	ldr	r2, [pc, #108]	@ (80067b8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d004      	beq.n	800675a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a19      	ldr	r2, [pc, #100]	@ (80067bc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d11c      	bne.n	8006794 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006764:	051b      	lsls	r3, r3, #20
 8006766:	4313      	orrs	r3, r2
 8006768:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	4313      	orrs	r3, r2
 8006776:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006790:	4313      	orrs	r3, r2
 8006792:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3714      	adds	r7, #20
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	40012c00 	.word	0x40012c00
 80067b8:	40013400 	.word	0x40013400
 80067bc:	40015000 	.word	0x40015000

080067c0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b087      	sub	sp, #28
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	f003 030f 	and.w	r3, r3, #15
 80067d2:	2204      	movs	r2, #4
 80067d4:	fa02 f303 	lsl.w	r3, r2, r3
 80067d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a1a      	ldr	r2, [r3, #32]
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	43db      	mvns	r3, r3
 80067e2:	401a      	ands	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6a1a      	ldr	r2, [r3, #32]
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f003 030f 	and.w	r3, r3, #15
 80067f2:	6879      	ldr	r1, [r7, #4]
 80067f4:	fa01 f303 	lsl.w	r3, r1, r3
 80067f8:	431a      	orrs	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	621a      	str	r2, [r3, #32]
}
 80067fe:	bf00      	nop
 8006800:	371c      	adds	r7, #28
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr

0800680a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b082      	sub	sp, #8
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d101      	bne.n	800681c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e042      	b.n	80068a2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006822:	2b00      	cmp	r3, #0
 8006824:	d106      	bne.n	8006834 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7fb f858 	bl	80018e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2224      	movs	r2, #36	@ 0x24
 8006838:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 0201 	bic.w	r2, r2, #1
 800684a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006850:	2b00      	cmp	r3, #0
 8006852:	d002      	beq.n	800685a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fbb3 	bl	8006fc0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 f8b4 	bl	80069c8 <UART_SetConfig>
 8006860:	4603      	mov	r3, r0
 8006862:	2b01      	cmp	r3, #1
 8006864:	d101      	bne.n	800686a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e01b      	b.n	80068a2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006878:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006888:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f042 0201 	orr.w	r2, r2, #1
 8006898:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fc32 	bl	8007104 <UART_CheckIdleState>
 80068a0:	4603      	mov	r3, r0
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3708      	adds	r7, #8
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b08a      	sub	sp, #40	@ 0x28
 80068ae:	af02      	add	r7, sp, #8
 80068b0:	60f8      	str	r0, [r7, #12]
 80068b2:	60b9      	str	r1, [r7, #8]
 80068b4:	603b      	str	r3, [r7, #0]
 80068b6:	4613      	mov	r3, r2
 80068b8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c0:	2b20      	cmp	r3, #32
 80068c2:	d17b      	bne.n	80069bc <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d002      	beq.n	80068d0 <HAL_UART_Transmit+0x26>
 80068ca:	88fb      	ldrh	r3, [r7, #6]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d101      	bne.n	80068d4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	e074      	b.n	80069be <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2221      	movs	r2, #33	@ 0x21
 80068e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068e4:	f7fb faaa 	bl	8001e3c <HAL_GetTick>
 80068e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	88fa      	ldrh	r2, [r7, #6]
 80068ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	88fa      	ldrh	r2, [r7, #6]
 80068f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006902:	d108      	bne.n	8006916 <HAL_UART_Transmit+0x6c>
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d104      	bne.n	8006916 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800690c:	2300      	movs	r3, #0
 800690e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	61bb      	str	r3, [r7, #24]
 8006914:	e003      	b.n	800691e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800691a:	2300      	movs	r3, #0
 800691c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800691e:	e030      	b.n	8006982 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	9300      	str	r3, [sp, #0]
 8006924:	697b      	ldr	r3, [r7, #20]
 8006926:	2200      	movs	r2, #0
 8006928:	2180      	movs	r1, #128	@ 0x80
 800692a:	68f8      	ldr	r0, [r7, #12]
 800692c:	f000 fc94 	bl	8007258 <UART_WaitOnFlagUntilTimeout>
 8006930:	4603      	mov	r3, r0
 8006932:	2b00      	cmp	r3, #0
 8006934:	d005      	beq.n	8006942 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2220      	movs	r2, #32
 800693a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e03d      	b.n	80069be <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006942:	69fb      	ldr	r3, [r7, #28]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10b      	bne.n	8006960 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	881b      	ldrh	r3, [r3, #0]
 800694c:	461a      	mov	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006956:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	3302      	adds	r3, #2
 800695c:	61bb      	str	r3, [r7, #24]
 800695e:	e007      	b.n	8006970 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	781a      	ldrb	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	3301      	adds	r3, #1
 800696e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006976:	b29b      	uxth	r3, r3
 8006978:	3b01      	subs	r3, #1
 800697a:	b29a      	uxth	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006988:	b29b      	uxth	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1c8      	bne.n	8006920 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	2200      	movs	r2, #0
 8006996:	2140      	movs	r1, #64	@ 0x40
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 fc5d 	bl	8007258 <UART_WaitOnFlagUntilTimeout>
 800699e:	4603      	mov	r3, r0
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d005      	beq.n	80069b0 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2220      	movs	r2, #32
 80069a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e006      	b.n	80069be <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2220      	movs	r2, #32
 80069b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80069b8:	2300      	movs	r3, #0
 80069ba:	e000      	b.n	80069be <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80069bc:	2302      	movs	r3, #2
  }
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3720      	adds	r7, #32
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
	...

080069c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069cc:	b08c      	sub	sp, #48	@ 0x30
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069d2:	2300      	movs	r3, #0
 80069d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	689a      	ldr	r2, [r3, #8]
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	691b      	ldr	r3, [r3, #16]
 80069e0:	431a      	orrs	r2, r3
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	431a      	orrs	r2, r3
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	69db      	ldr	r3, [r3, #28]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	4baa      	ldr	r3, [pc, #680]	@ (8006ca0 <UART_SetConfig+0x2d8>)
 80069f8:	4013      	ands	r3, r2
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	6812      	ldr	r2, [r2, #0]
 80069fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a00:	430b      	orrs	r3, r1
 8006a02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	68da      	ldr	r2, [r3, #12]
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	430a      	orrs	r2, r1
 8006a18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a9f      	ldr	r2, [pc, #636]	@ (8006ca4 <UART_SetConfig+0x2dc>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d004      	beq.n	8006a34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a30:	4313      	orrs	r3, r2
 8006a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006a3e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	6812      	ldr	r2, [r2, #0]
 8006a46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a48:	430b      	orrs	r3, r1
 8006a4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a52:	f023 010f 	bic.w	r1, r3, #15
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	430a      	orrs	r2, r1
 8006a60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a90      	ldr	r2, [pc, #576]	@ (8006ca8 <UART_SetConfig+0x2e0>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d125      	bne.n	8006ab8 <UART_SetConfig+0xf0>
 8006a6c:	4b8f      	ldr	r3, [pc, #572]	@ (8006cac <UART_SetConfig+0x2e4>)
 8006a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a72:	f003 0303 	and.w	r3, r3, #3
 8006a76:	2b03      	cmp	r3, #3
 8006a78:	d81a      	bhi.n	8006ab0 <UART_SetConfig+0xe8>
 8006a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a80 <UART_SetConfig+0xb8>)
 8006a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a80:	08006a91 	.word	0x08006a91
 8006a84:	08006aa1 	.word	0x08006aa1
 8006a88:	08006a99 	.word	0x08006a99
 8006a8c:	08006aa9 	.word	0x08006aa9
 8006a90:	2301      	movs	r3, #1
 8006a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a96:	e116      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006a98:	2302      	movs	r3, #2
 8006a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006a9e:	e112      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006aa0:	2304      	movs	r3, #4
 8006aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aa6:	e10e      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006aa8:	2308      	movs	r3, #8
 8006aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aae:	e10a      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006ab0:	2310      	movs	r3, #16
 8006ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ab6:	e106      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a7c      	ldr	r2, [pc, #496]	@ (8006cb0 <UART_SetConfig+0x2e8>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d138      	bne.n	8006b34 <UART_SetConfig+0x16c>
 8006ac2:	4b7a      	ldr	r3, [pc, #488]	@ (8006cac <UART_SetConfig+0x2e4>)
 8006ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ac8:	f003 030c 	and.w	r3, r3, #12
 8006acc:	2b0c      	cmp	r3, #12
 8006ace:	d82d      	bhi.n	8006b2c <UART_SetConfig+0x164>
 8006ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad8 <UART_SetConfig+0x110>)
 8006ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad6:	bf00      	nop
 8006ad8:	08006b0d 	.word	0x08006b0d
 8006adc:	08006b2d 	.word	0x08006b2d
 8006ae0:	08006b2d 	.word	0x08006b2d
 8006ae4:	08006b2d 	.word	0x08006b2d
 8006ae8:	08006b1d 	.word	0x08006b1d
 8006aec:	08006b2d 	.word	0x08006b2d
 8006af0:	08006b2d 	.word	0x08006b2d
 8006af4:	08006b2d 	.word	0x08006b2d
 8006af8:	08006b15 	.word	0x08006b15
 8006afc:	08006b2d 	.word	0x08006b2d
 8006b00:	08006b2d 	.word	0x08006b2d
 8006b04:	08006b2d 	.word	0x08006b2d
 8006b08:	08006b25 	.word	0x08006b25
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b12:	e0d8      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b14:	2302      	movs	r3, #2
 8006b16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b1a:	e0d4      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b1c:	2304      	movs	r3, #4
 8006b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b22:	e0d0      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b24:	2308      	movs	r3, #8
 8006b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b2a:	e0cc      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b2c:	2310      	movs	r3, #16
 8006b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b32:	e0c8      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a5e      	ldr	r2, [pc, #376]	@ (8006cb4 <UART_SetConfig+0x2ec>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d125      	bne.n	8006b8a <UART_SetConfig+0x1c2>
 8006b3e:	4b5b      	ldr	r3, [pc, #364]	@ (8006cac <UART_SetConfig+0x2e4>)
 8006b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b44:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b48:	2b30      	cmp	r3, #48	@ 0x30
 8006b4a:	d016      	beq.n	8006b7a <UART_SetConfig+0x1b2>
 8006b4c:	2b30      	cmp	r3, #48	@ 0x30
 8006b4e:	d818      	bhi.n	8006b82 <UART_SetConfig+0x1ba>
 8006b50:	2b20      	cmp	r3, #32
 8006b52:	d00a      	beq.n	8006b6a <UART_SetConfig+0x1a2>
 8006b54:	2b20      	cmp	r3, #32
 8006b56:	d814      	bhi.n	8006b82 <UART_SetConfig+0x1ba>
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d002      	beq.n	8006b62 <UART_SetConfig+0x19a>
 8006b5c:	2b10      	cmp	r3, #16
 8006b5e:	d008      	beq.n	8006b72 <UART_SetConfig+0x1aa>
 8006b60:	e00f      	b.n	8006b82 <UART_SetConfig+0x1ba>
 8006b62:	2300      	movs	r3, #0
 8006b64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b68:	e0ad      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b6a:	2302      	movs	r3, #2
 8006b6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b70:	e0a9      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b72:	2304      	movs	r3, #4
 8006b74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b78:	e0a5      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b7a:	2308      	movs	r3, #8
 8006b7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b80:	e0a1      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b82:	2310      	movs	r3, #16
 8006b84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b88:	e09d      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a4a      	ldr	r2, [pc, #296]	@ (8006cb8 <UART_SetConfig+0x2f0>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d125      	bne.n	8006be0 <UART_SetConfig+0x218>
 8006b94:	4b45      	ldr	r3, [pc, #276]	@ (8006cac <UART_SetConfig+0x2e4>)
 8006b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b9a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006b9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ba0:	d016      	beq.n	8006bd0 <UART_SetConfig+0x208>
 8006ba2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ba4:	d818      	bhi.n	8006bd8 <UART_SetConfig+0x210>
 8006ba6:	2b80      	cmp	r3, #128	@ 0x80
 8006ba8:	d00a      	beq.n	8006bc0 <UART_SetConfig+0x1f8>
 8006baa:	2b80      	cmp	r3, #128	@ 0x80
 8006bac:	d814      	bhi.n	8006bd8 <UART_SetConfig+0x210>
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d002      	beq.n	8006bb8 <UART_SetConfig+0x1f0>
 8006bb2:	2b40      	cmp	r3, #64	@ 0x40
 8006bb4:	d008      	beq.n	8006bc8 <UART_SetConfig+0x200>
 8006bb6:	e00f      	b.n	8006bd8 <UART_SetConfig+0x210>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bbe:	e082      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006bc0:	2302      	movs	r3, #2
 8006bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bc6:	e07e      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006bc8:	2304      	movs	r3, #4
 8006bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bce:	e07a      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006bd0:	2308      	movs	r3, #8
 8006bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bd6:	e076      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006bd8:	2310      	movs	r3, #16
 8006bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bde:	e072      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4a35      	ldr	r2, [pc, #212]	@ (8006cbc <UART_SetConfig+0x2f4>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d12a      	bne.n	8006c40 <UART_SetConfig+0x278>
 8006bea:	4b30      	ldr	r3, [pc, #192]	@ (8006cac <UART_SetConfig+0x2e4>)
 8006bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bf4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bf8:	d01a      	beq.n	8006c30 <UART_SetConfig+0x268>
 8006bfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bfe:	d81b      	bhi.n	8006c38 <UART_SetConfig+0x270>
 8006c00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c04:	d00c      	beq.n	8006c20 <UART_SetConfig+0x258>
 8006c06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c0a:	d815      	bhi.n	8006c38 <UART_SetConfig+0x270>
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d003      	beq.n	8006c18 <UART_SetConfig+0x250>
 8006c10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c14:	d008      	beq.n	8006c28 <UART_SetConfig+0x260>
 8006c16:	e00f      	b.n	8006c38 <UART_SetConfig+0x270>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c1e:	e052      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c20:	2302      	movs	r3, #2
 8006c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c26:	e04e      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c28:	2304      	movs	r3, #4
 8006c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c2e:	e04a      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c30:	2308      	movs	r3, #8
 8006c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c36:	e046      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c38:	2310      	movs	r3, #16
 8006c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c3e:	e042      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a17      	ldr	r2, [pc, #92]	@ (8006ca4 <UART_SetConfig+0x2dc>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d13a      	bne.n	8006cc0 <UART_SetConfig+0x2f8>
 8006c4a:	4b18      	ldr	r3, [pc, #96]	@ (8006cac <UART_SetConfig+0x2e4>)
 8006c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c50:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006c54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c58:	d01a      	beq.n	8006c90 <UART_SetConfig+0x2c8>
 8006c5a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c5e:	d81b      	bhi.n	8006c98 <UART_SetConfig+0x2d0>
 8006c60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c64:	d00c      	beq.n	8006c80 <UART_SetConfig+0x2b8>
 8006c66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c6a:	d815      	bhi.n	8006c98 <UART_SetConfig+0x2d0>
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d003      	beq.n	8006c78 <UART_SetConfig+0x2b0>
 8006c70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c74:	d008      	beq.n	8006c88 <UART_SetConfig+0x2c0>
 8006c76:	e00f      	b.n	8006c98 <UART_SetConfig+0x2d0>
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c7e:	e022      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c80:	2302      	movs	r3, #2
 8006c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c86:	e01e      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c88:	2304      	movs	r3, #4
 8006c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c8e:	e01a      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c90:	2308      	movs	r3, #8
 8006c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c96:	e016      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006c98:	2310      	movs	r3, #16
 8006c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c9e:	e012      	b.n	8006cc6 <UART_SetConfig+0x2fe>
 8006ca0:	cfff69f3 	.word	0xcfff69f3
 8006ca4:	40008000 	.word	0x40008000
 8006ca8:	40013800 	.word	0x40013800
 8006cac:	40021000 	.word	0x40021000
 8006cb0:	40004400 	.word	0x40004400
 8006cb4:	40004800 	.word	0x40004800
 8006cb8:	40004c00 	.word	0x40004c00
 8006cbc:	40005000 	.word	0x40005000
 8006cc0:	2310      	movs	r3, #16
 8006cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4aae      	ldr	r2, [pc, #696]	@ (8006f84 <UART_SetConfig+0x5bc>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	f040 8097 	bne.w	8006e00 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006cd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006cd6:	2b08      	cmp	r3, #8
 8006cd8:	d823      	bhi.n	8006d22 <UART_SetConfig+0x35a>
 8006cda:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce0 <UART_SetConfig+0x318>)
 8006cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce0:	08006d05 	.word	0x08006d05
 8006ce4:	08006d23 	.word	0x08006d23
 8006ce8:	08006d0d 	.word	0x08006d0d
 8006cec:	08006d23 	.word	0x08006d23
 8006cf0:	08006d13 	.word	0x08006d13
 8006cf4:	08006d23 	.word	0x08006d23
 8006cf8:	08006d23 	.word	0x08006d23
 8006cfc:	08006d23 	.word	0x08006d23
 8006d00:	08006d1b 	.word	0x08006d1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d04:	f7fd ffb4 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 8006d08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d0a:	e010      	b.n	8006d2e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d0c:	4b9e      	ldr	r3, [pc, #632]	@ (8006f88 <UART_SetConfig+0x5c0>)
 8006d0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d10:	e00d      	b.n	8006d2e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d12:	f7fd ff3f 	bl	8004b94 <HAL_RCC_GetSysClockFreq>
 8006d16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d18:	e009      	b.n	8006d2e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d20:	e005      	b.n	8006d2e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006d22:	2300      	movs	r3, #0
 8006d24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006d2c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f000 8130 	beq.w	8006f96 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d3a:	4a94      	ldr	r2, [pc, #592]	@ (8006f8c <UART_SetConfig+0x5c4>)
 8006d3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d40:	461a      	mov	r2, r3
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d48:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	685a      	ldr	r2, [r3, #4]
 8006d4e:	4613      	mov	r3, r2
 8006d50:	005b      	lsls	r3, r3, #1
 8006d52:	4413      	add	r3, r2
 8006d54:	69ba      	ldr	r2, [r7, #24]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d305      	bcc.n	8006d66 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d903      	bls.n	8006d6e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d6c:	e113      	b.n	8006f96 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	2200      	movs	r2, #0
 8006d72:	60bb      	str	r3, [r7, #8]
 8006d74:	60fa      	str	r2, [r7, #12]
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d7a:	4a84      	ldr	r2, [pc, #528]	@ (8006f8c <UART_SetConfig+0x5c4>)
 8006d7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	2200      	movs	r2, #0
 8006d84:	603b      	str	r3, [r7, #0]
 8006d86:	607a      	str	r2, [r7, #4]
 8006d88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d8c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d90:	f7f9 ff82 	bl	8000c98 <__aeabi_uldivmod>
 8006d94:	4602      	mov	r2, r0
 8006d96:	460b      	mov	r3, r1
 8006d98:	4610      	mov	r0, r2
 8006d9a:	4619      	mov	r1, r3
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	020b      	lsls	r3, r1, #8
 8006da6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006daa:	0202      	lsls	r2, r0, #8
 8006dac:	6979      	ldr	r1, [r7, #20]
 8006dae:	6849      	ldr	r1, [r1, #4]
 8006db0:	0849      	lsrs	r1, r1, #1
 8006db2:	2000      	movs	r0, #0
 8006db4:	460c      	mov	r4, r1
 8006db6:	4605      	mov	r5, r0
 8006db8:	eb12 0804 	adds.w	r8, r2, r4
 8006dbc:	eb43 0905 	adc.w	r9, r3, r5
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	469a      	mov	sl, r3
 8006dc8:	4693      	mov	fp, r2
 8006dca:	4652      	mov	r2, sl
 8006dcc:	465b      	mov	r3, fp
 8006dce:	4640      	mov	r0, r8
 8006dd0:	4649      	mov	r1, r9
 8006dd2:	f7f9 ff61 	bl	8000c98 <__aeabi_uldivmod>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	4613      	mov	r3, r2
 8006ddc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006dde:	6a3b      	ldr	r3, [r7, #32]
 8006de0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006de4:	d308      	bcc.n	8006df8 <UART_SetConfig+0x430>
 8006de6:	6a3b      	ldr	r3, [r7, #32]
 8006de8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dec:	d204      	bcs.n	8006df8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6a3a      	ldr	r2, [r7, #32]
 8006df4:	60da      	str	r2, [r3, #12]
 8006df6:	e0ce      	b.n	8006f96 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006dfe:	e0ca      	b.n	8006f96 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	69db      	ldr	r3, [r3, #28]
 8006e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e08:	d166      	bne.n	8006ed8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006e0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e0e:	2b08      	cmp	r3, #8
 8006e10:	d827      	bhi.n	8006e62 <UART_SetConfig+0x49a>
 8006e12:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <UART_SetConfig+0x450>)
 8006e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e18:	08006e3d 	.word	0x08006e3d
 8006e1c:	08006e45 	.word	0x08006e45
 8006e20:	08006e4d 	.word	0x08006e4d
 8006e24:	08006e63 	.word	0x08006e63
 8006e28:	08006e53 	.word	0x08006e53
 8006e2c:	08006e63 	.word	0x08006e63
 8006e30:	08006e63 	.word	0x08006e63
 8006e34:	08006e63 	.word	0x08006e63
 8006e38:	08006e5b 	.word	0x08006e5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e3c:	f7fd ff18 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 8006e40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e42:	e014      	b.n	8006e6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e44:	f7fd ff2a 	bl	8004c9c <HAL_RCC_GetPCLK2Freq>
 8006e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e4a:	e010      	b.n	8006e6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e4c:	4b4e      	ldr	r3, [pc, #312]	@ (8006f88 <UART_SetConfig+0x5c0>)
 8006e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e50:	e00d      	b.n	8006e6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e52:	f7fd fe9f 	bl	8004b94 <HAL_RCC_GetSysClockFreq>
 8006e56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e58:	e009      	b.n	8006e6e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e60:	e005      	b.n	8006e6e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 8090 	beq.w	8006f96 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7a:	4a44      	ldr	r2, [pc, #272]	@ (8006f8c <UART_SetConfig+0x5c4>)
 8006e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e80:	461a      	mov	r2, r3
 8006e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e84:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e88:	005a      	lsls	r2, r3, #1
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	085b      	lsrs	r3, r3, #1
 8006e90:	441a      	add	r2, r3
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e9c:	6a3b      	ldr	r3, [r7, #32]
 8006e9e:	2b0f      	cmp	r3, #15
 8006ea0:	d916      	bls.n	8006ed0 <UART_SetConfig+0x508>
 8006ea2:	6a3b      	ldr	r3, [r7, #32]
 8006ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ea8:	d212      	bcs.n	8006ed0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006eaa:	6a3b      	ldr	r3, [r7, #32]
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	f023 030f 	bic.w	r3, r3, #15
 8006eb2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	085b      	lsrs	r3, r3, #1
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	f003 0307 	and.w	r3, r3, #7
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	8bfb      	ldrh	r3, [r7, #30]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	8bfa      	ldrh	r2, [r7, #30]
 8006ecc:	60da      	str	r2, [r3, #12]
 8006ece:	e062      	b.n	8006f96 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ed6:	e05e      	b.n	8006f96 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ed8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006edc:	2b08      	cmp	r3, #8
 8006ede:	d828      	bhi.n	8006f32 <UART_SetConfig+0x56a>
 8006ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee8 <UART_SetConfig+0x520>)
 8006ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee6:	bf00      	nop
 8006ee8:	08006f0d 	.word	0x08006f0d
 8006eec:	08006f15 	.word	0x08006f15
 8006ef0:	08006f1d 	.word	0x08006f1d
 8006ef4:	08006f33 	.word	0x08006f33
 8006ef8:	08006f23 	.word	0x08006f23
 8006efc:	08006f33 	.word	0x08006f33
 8006f00:	08006f33 	.word	0x08006f33
 8006f04:	08006f33 	.word	0x08006f33
 8006f08:	08006f2b 	.word	0x08006f2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f0c:	f7fd feb0 	bl	8004c70 <HAL_RCC_GetPCLK1Freq>
 8006f10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f12:	e014      	b.n	8006f3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f14:	f7fd fec2 	bl	8004c9c <HAL_RCC_GetPCLK2Freq>
 8006f18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f1a:	e010      	b.n	8006f3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006f88 <UART_SetConfig+0x5c0>)
 8006f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f20:	e00d      	b.n	8006f3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f22:	f7fd fe37 	bl	8004b94 <HAL_RCC_GetSysClockFreq>
 8006f26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f28:	e009      	b.n	8006f3e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f30:	e005      	b.n	8006f3e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006f32:	2300      	movs	r3, #0
 8006f34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f3c:	bf00      	nop
    }

    if (pclk != 0U)
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d028      	beq.n	8006f96 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f48:	4a10      	ldr	r2, [pc, #64]	@ (8006f8c <UART_SetConfig+0x5c4>)
 8006f4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f4e:	461a      	mov	r2, r3
 8006f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f52:	fbb3 f2f2 	udiv	r2, r3, r2
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	085b      	lsrs	r3, r3, #1
 8006f5c:	441a      	add	r2, r3
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f66:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	2b0f      	cmp	r3, #15
 8006f6c:	d910      	bls.n	8006f90 <UART_SetConfig+0x5c8>
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f74:	d20c      	bcs.n	8006f90 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f76:	6a3b      	ldr	r3, [r7, #32]
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	60da      	str	r2, [r3, #12]
 8006f80:	e009      	b.n	8006f96 <UART_SetConfig+0x5ce>
 8006f82:	bf00      	nop
 8006f84:	40008000 	.word	0x40008000
 8006f88:	00f42400 	.word	0x00f42400
 8006f8c:	0800a1fc 	.word	0x0800a1fc
      }
      else
      {
        ret = HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006fb2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3730      	adds	r7, #48	@ 0x30
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006fc0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fcc:	f003 0308 	and.w	r3, r3, #8
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00a      	beq.n	8006fea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	430a      	orrs	r2, r1
 8006fe8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00a      	beq.n	800700c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	430a      	orrs	r2, r1
 800700a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007010:	f003 0302 	and.w	r3, r3, #2
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00a      	beq.n	800702e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	430a      	orrs	r2, r1
 800702c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007032:	f003 0304 	and.w	r3, r3, #4
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00a      	beq.n	8007050 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	430a      	orrs	r2, r1
 800704e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007054:	f003 0310 	and.w	r3, r3, #16
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00a      	beq.n	8007072 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	430a      	orrs	r2, r1
 8007070:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007076:	f003 0320 	and.w	r3, r3, #32
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	430a      	orrs	r2, r1
 8007092:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800709c:	2b00      	cmp	r3, #0
 800709e:	d01a      	beq.n	80070d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070be:	d10a      	bne.n	80070d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00a      	beq.n	80070f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	605a      	str	r2, [r3, #4]
  }
}
 80070f8:	bf00      	nop
 80070fa:	370c      	adds	r7, #12
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b098      	sub	sp, #96	@ 0x60
 8007108:	af02      	add	r7, sp, #8
 800710a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007114:	f7fa fe92 	bl	8001e3c <HAL_GetTick>
 8007118:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f003 0308 	and.w	r3, r3, #8
 8007124:	2b08      	cmp	r3, #8
 8007126:	d12f      	bne.n	8007188 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007128:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007130:	2200      	movs	r2, #0
 8007132:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f88e 	bl	8007258 <UART_WaitOnFlagUntilTimeout>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d022      	beq.n	8007188 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714a:	e853 3f00 	ldrex	r3, [r3]
 800714e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007152:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007156:	653b      	str	r3, [r7, #80]	@ 0x50
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	461a      	mov	r2, r3
 800715e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007160:	647b      	str	r3, [r7, #68]	@ 0x44
 8007162:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007164:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007166:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007168:	e841 2300 	strex	r3, r2, [r1]
 800716c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800716e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007170:	2b00      	cmp	r3, #0
 8007172:	d1e6      	bne.n	8007142 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2220      	movs	r2, #32
 8007178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	e063      	b.n	8007250 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	2b04      	cmp	r3, #4
 8007194:	d149      	bne.n	800722a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007196:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800719a:	9300      	str	r3, [sp, #0]
 800719c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800719e:	2200      	movs	r2, #0
 80071a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 f857 	bl	8007258 <UART_WaitOnFlagUntilTimeout>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d03c      	beq.n	800722a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b8:	e853 3f00 	ldrex	r3, [r3]
 80071bc:	623b      	str	r3, [r7, #32]
   return(result);
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	461a      	mov	r2, r3
 80071cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80071d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071d6:	e841 2300 	strex	r3, r2, [r1]
 80071da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1e6      	bne.n	80071b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3308      	adds	r3, #8
 80071e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	e853 3f00 	ldrex	r3, [r3]
 80071f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f023 0301 	bic.w	r3, r3, #1
 80071f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3308      	adds	r3, #8
 8007200:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007202:	61fa      	str	r2, [r7, #28]
 8007204:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007206:	69b9      	ldr	r1, [r7, #24]
 8007208:	69fa      	ldr	r2, [r7, #28]
 800720a:	e841 2300 	strex	r3, r2, [r1]
 800720e:	617b      	str	r3, [r7, #20]
   return(result);
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1e5      	bne.n	80071e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2220      	movs	r2, #32
 800721a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e012      	b.n	8007250 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2220      	movs	r2, #32
 800722e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2220      	movs	r2, #32
 8007236:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800724e:	2300      	movs	r3, #0
}
 8007250:	4618      	mov	r0, r3
 8007252:	3758      	adds	r7, #88	@ 0x58
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	603b      	str	r3, [r7, #0]
 8007264:	4613      	mov	r3, r2
 8007266:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007268:	e04f      	b.n	800730a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007270:	d04b      	beq.n	800730a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007272:	f7fa fde3 	bl	8001e3c <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	69ba      	ldr	r2, [r7, #24]
 800727e:	429a      	cmp	r2, r3
 8007280:	d302      	bcc.n	8007288 <UART_WaitOnFlagUntilTimeout+0x30>
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d101      	bne.n	800728c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007288:	2303      	movs	r3, #3
 800728a:	e04e      	b.n	800732a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 0304 	and.w	r3, r3, #4
 8007296:	2b00      	cmp	r3, #0
 8007298:	d037      	beq.n	800730a <UART_WaitOnFlagUntilTimeout+0xb2>
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	2b80      	cmp	r3, #128	@ 0x80
 800729e:	d034      	beq.n	800730a <UART_WaitOnFlagUntilTimeout+0xb2>
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	2b40      	cmp	r3, #64	@ 0x40
 80072a4:	d031      	beq.n	800730a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	f003 0308 	and.w	r3, r3, #8
 80072b0:	2b08      	cmp	r3, #8
 80072b2:	d110      	bne.n	80072d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2208      	movs	r2, #8
 80072ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 f838 	bl	8007332 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2208      	movs	r2, #8
 80072c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e029      	b.n	800732a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	69db      	ldr	r3, [r3, #28]
 80072dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072e4:	d111      	bne.n	800730a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f000 f81e 	bl	8007332 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2220      	movs	r2, #32
 80072fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e00f      	b.n	800732a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	69da      	ldr	r2, [r3, #28]
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	4013      	ands	r3, r2
 8007314:	68ba      	ldr	r2, [r7, #8]
 8007316:	429a      	cmp	r2, r3
 8007318:	bf0c      	ite	eq
 800731a:	2301      	moveq	r3, #1
 800731c:	2300      	movne	r3, #0
 800731e:	b2db      	uxtb	r3, r3
 8007320:	461a      	mov	r2, r3
 8007322:	79fb      	ldrb	r3, [r7, #7]
 8007324:	429a      	cmp	r2, r3
 8007326:	d0a0      	beq.n	800726a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}

08007332 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007332:	b480      	push	{r7}
 8007334:	b095      	sub	sp, #84	@ 0x54
 8007336:	af00      	add	r7, sp, #0
 8007338:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007342:	e853 3f00 	ldrex	r3, [r3]
 8007346:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800734e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	461a      	mov	r2, r3
 8007356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007358:	643b      	str	r3, [r7, #64]	@ 0x40
 800735a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800735e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007360:	e841 2300 	strex	r3, r2, [r1]
 8007364:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007368:	2b00      	cmp	r3, #0
 800736a:	d1e6      	bne.n	800733a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	3308      	adds	r3, #8
 8007372:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007374:	6a3b      	ldr	r3, [r7, #32]
 8007376:	e853 3f00 	ldrex	r3, [r3]
 800737a:	61fb      	str	r3, [r7, #28]
   return(result);
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007382:	f023 0301 	bic.w	r3, r3, #1
 8007386:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3308      	adds	r3, #8
 800738e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007390:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007392:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007394:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007396:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007398:	e841 2300 	strex	r3, r2, [r1]
 800739c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800739e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1e3      	bne.n	800736c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d118      	bne.n	80073de <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	e853 3f00 	ldrex	r3, [r3]
 80073b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	f023 0310 	bic.w	r3, r3, #16
 80073c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	461a      	mov	r2, r3
 80073c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073ca:	61bb      	str	r3, [r7, #24]
 80073cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ce:	6979      	ldr	r1, [r7, #20]
 80073d0:	69ba      	ldr	r2, [r7, #24]
 80073d2:	e841 2300 	strex	r3, r2, [r1]
 80073d6:	613b      	str	r3, [r7, #16]
   return(result);
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d1e6      	bne.n	80073ac <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2220      	movs	r2, #32
 80073e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80073f2:	bf00      	nop
 80073f4:	3754      	adds	r7, #84	@ 0x54
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr

080073fe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80073fe:	b480      	push	{r7}
 8007400:	b085      	sub	sp, #20
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800740c:	2b01      	cmp	r3, #1
 800740e:	d101      	bne.n	8007414 <HAL_UARTEx_DisableFifoMode+0x16>
 8007410:	2302      	movs	r3, #2
 8007412:	e027      	b.n	8007464 <HAL_UARTEx_DisableFifoMode+0x66>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2224      	movs	r2, #36	@ 0x24
 8007420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f022 0201 	bic.w	r2, r2, #1
 800743a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007442:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68fa      	ldr	r2, [r7, #12]
 8007450:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2220      	movs	r2, #32
 8007456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007480:	2b01      	cmp	r3, #1
 8007482:	d101      	bne.n	8007488 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007484:	2302      	movs	r3, #2
 8007486:	e02d      	b.n	80074e4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2224      	movs	r2, #36	@ 0x24
 8007494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f022 0201 	bic.w	r2, r2, #1
 80074ae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	430a      	orrs	r2, r1
 80074c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f84f 	bl	8007568 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2220      	movs	r2, #32
 80074d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074e2:	2300      	movs	r3, #0
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3710      	adds	r7, #16
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d101      	bne.n	8007504 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007500:	2302      	movs	r3, #2
 8007502:	e02d      	b.n	8007560 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2224      	movs	r2, #36	@ 0x24
 8007510:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f022 0201 	bic.w	r2, r2, #1
 800752a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	683a      	ldr	r2, [r7, #0]
 800753c:	430a      	orrs	r2, r1
 800753e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 f811 	bl	8007568 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2220      	movs	r2, #32
 8007552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2200      	movs	r2, #0
 800755a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	3710      	adds	r7, #16
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007574:	2b00      	cmp	r3, #0
 8007576:	d108      	bne.n	800758a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2201      	movs	r2, #1
 8007584:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007588:	e031      	b.n	80075ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800758a:	2308      	movs	r3, #8
 800758c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800758e:	2308      	movs	r3, #8
 8007590:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	0e5b      	lsrs	r3, r3, #25
 800759a:	b2db      	uxtb	r3, r3
 800759c:	f003 0307 	and.w	r3, r3, #7
 80075a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	0f5b      	lsrs	r3, r3, #29
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075b2:	7bbb      	ldrb	r3, [r7, #14]
 80075b4:	7b3a      	ldrb	r2, [r7, #12]
 80075b6:	4911      	ldr	r1, [pc, #68]	@ (80075fc <UARTEx_SetNbDataToProcess+0x94>)
 80075b8:	5c8a      	ldrb	r2, [r1, r2]
 80075ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80075be:	7b3a      	ldrb	r2, [r7, #12]
 80075c0:	490f      	ldr	r1, [pc, #60]	@ (8007600 <UARTEx_SetNbDataToProcess+0x98>)
 80075c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80075c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80075c8:	b29a      	uxth	r2, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075d0:	7bfb      	ldrb	r3, [r7, #15]
 80075d2:	7b7a      	ldrb	r2, [r7, #13]
 80075d4:	4909      	ldr	r1, [pc, #36]	@ (80075fc <UARTEx_SetNbDataToProcess+0x94>)
 80075d6:	5c8a      	ldrb	r2, [r1, r2]
 80075d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80075dc:	7b7a      	ldrb	r2, [r7, #13]
 80075de:	4908      	ldr	r1, [pc, #32]	@ (8007600 <UARTEx_SetNbDataToProcess+0x98>)
 80075e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80075e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80075ee:	bf00      	nop
 80075f0:	3714      	adds	r7, #20
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr
 80075fa:	bf00      	nop
 80075fc:	0800a214 	.word	0x0800a214
 8007600:	0800a21c 	.word	0x0800a21c

08007604 <fmaxf>:
 8007604:	b508      	push	{r3, lr}
 8007606:	ed2d 8b02 	vpush	{d8}
 800760a:	eeb0 8a40 	vmov.f32	s16, s0
 800760e:	eef0 8a60 	vmov.f32	s17, s1
 8007612:	f000 f831 	bl	8007678 <__fpclassifyf>
 8007616:	b930      	cbnz	r0, 8007626 <fmaxf+0x22>
 8007618:	eeb0 8a68 	vmov.f32	s16, s17
 800761c:	eeb0 0a48 	vmov.f32	s0, s16
 8007620:	ecbd 8b02 	vpop	{d8}
 8007624:	bd08      	pop	{r3, pc}
 8007626:	eeb0 0a68 	vmov.f32	s0, s17
 800762a:	f000 f825 	bl	8007678 <__fpclassifyf>
 800762e:	2800      	cmp	r0, #0
 8007630:	d0f4      	beq.n	800761c <fmaxf+0x18>
 8007632:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800763a:	dded      	ble.n	8007618 <fmaxf+0x14>
 800763c:	e7ee      	b.n	800761c <fmaxf+0x18>

0800763e <fminf>:
 800763e:	b508      	push	{r3, lr}
 8007640:	ed2d 8b02 	vpush	{d8}
 8007644:	eeb0 8a40 	vmov.f32	s16, s0
 8007648:	eef0 8a60 	vmov.f32	s17, s1
 800764c:	f000 f814 	bl	8007678 <__fpclassifyf>
 8007650:	b930      	cbnz	r0, 8007660 <fminf+0x22>
 8007652:	eeb0 8a68 	vmov.f32	s16, s17
 8007656:	eeb0 0a48 	vmov.f32	s0, s16
 800765a:	ecbd 8b02 	vpop	{d8}
 800765e:	bd08      	pop	{r3, pc}
 8007660:	eeb0 0a68 	vmov.f32	s0, s17
 8007664:	f000 f808 	bl	8007678 <__fpclassifyf>
 8007668:	2800      	cmp	r0, #0
 800766a:	d0f4      	beq.n	8007656 <fminf+0x18>
 800766c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007674:	d5ed      	bpl.n	8007652 <fminf+0x14>
 8007676:	e7ee      	b.n	8007656 <fminf+0x18>

08007678 <__fpclassifyf>:
 8007678:	ee10 3a10 	vmov	r3, s0
 800767c:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8007680:	d00d      	beq.n	800769e <__fpclassifyf+0x26>
 8007682:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8007686:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800768a:	d30a      	bcc.n	80076a2 <__fpclassifyf+0x2a>
 800768c:	4b07      	ldr	r3, [pc, #28]	@ (80076ac <__fpclassifyf+0x34>)
 800768e:	1e42      	subs	r2, r0, #1
 8007690:	429a      	cmp	r2, r3
 8007692:	d908      	bls.n	80076a6 <__fpclassifyf+0x2e>
 8007694:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8007698:	4258      	negs	r0, r3
 800769a:	4158      	adcs	r0, r3
 800769c:	4770      	bx	lr
 800769e:	2002      	movs	r0, #2
 80076a0:	4770      	bx	lr
 80076a2:	2004      	movs	r0, #4
 80076a4:	4770      	bx	lr
 80076a6:	2003      	movs	r0, #3
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	007ffffe 	.word	0x007ffffe

080076b0 <floorf>:
 80076b0:	ee10 3a10 	vmov	r3, s0
 80076b4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80076b8:	3a7f      	subs	r2, #127	@ 0x7f
 80076ba:	2a16      	cmp	r2, #22
 80076bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80076c0:	dc2b      	bgt.n	800771a <floorf+0x6a>
 80076c2:	2a00      	cmp	r2, #0
 80076c4:	da12      	bge.n	80076ec <floorf+0x3c>
 80076c6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800772c <floorf+0x7c>
 80076ca:	ee30 0a27 	vadd.f32	s0, s0, s15
 80076ce:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80076d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076d6:	dd06      	ble.n	80076e6 <floorf+0x36>
 80076d8:	2b00      	cmp	r3, #0
 80076da:	da24      	bge.n	8007726 <floorf+0x76>
 80076dc:	2900      	cmp	r1, #0
 80076de:	4b14      	ldr	r3, [pc, #80]	@ (8007730 <floorf+0x80>)
 80076e0:	bf08      	it	eq
 80076e2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80076e6:	ee00 3a10 	vmov	s0, r3
 80076ea:	4770      	bx	lr
 80076ec:	4911      	ldr	r1, [pc, #68]	@ (8007734 <floorf+0x84>)
 80076ee:	4111      	asrs	r1, r2
 80076f0:	420b      	tst	r3, r1
 80076f2:	d0fa      	beq.n	80076ea <floorf+0x3a>
 80076f4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800772c <floorf+0x7c>
 80076f8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80076fc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007704:	ddef      	ble.n	80076e6 <floorf+0x36>
 8007706:	2b00      	cmp	r3, #0
 8007708:	bfbe      	ittt	lt
 800770a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800770e:	fa40 f202 	asrlt.w	r2, r0, r2
 8007712:	189b      	addlt	r3, r3, r2
 8007714:	ea23 0301 	bic.w	r3, r3, r1
 8007718:	e7e5      	b.n	80076e6 <floorf+0x36>
 800771a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800771e:	d3e4      	bcc.n	80076ea <floorf+0x3a>
 8007720:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007724:	4770      	bx	lr
 8007726:	2300      	movs	r3, #0
 8007728:	e7dd      	b.n	80076e6 <floorf+0x36>
 800772a:	bf00      	nop
 800772c:	7149f2ca 	.word	0x7149f2ca
 8007730:	bf800000 	.word	0xbf800000
 8007734:	007fffff 	.word	0x007fffff

08007738 <__cvt>:
 8007738:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800773c:	ec57 6b10 	vmov	r6, r7, d0
 8007740:	2f00      	cmp	r7, #0
 8007742:	460c      	mov	r4, r1
 8007744:	4619      	mov	r1, r3
 8007746:	463b      	mov	r3, r7
 8007748:	bfbb      	ittet	lt
 800774a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800774e:	461f      	movlt	r7, r3
 8007750:	2300      	movge	r3, #0
 8007752:	232d      	movlt	r3, #45	@ 0x2d
 8007754:	700b      	strb	r3, [r1, #0]
 8007756:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007758:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800775c:	4691      	mov	r9, r2
 800775e:	f023 0820 	bic.w	r8, r3, #32
 8007762:	bfbc      	itt	lt
 8007764:	4632      	movlt	r2, r6
 8007766:	4616      	movlt	r6, r2
 8007768:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800776c:	d005      	beq.n	800777a <__cvt+0x42>
 800776e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007772:	d100      	bne.n	8007776 <__cvt+0x3e>
 8007774:	3401      	adds	r4, #1
 8007776:	2102      	movs	r1, #2
 8007778:	e000      	b.n	800777c <__cvt+0x44>
 800777a:	2103      	movs	r1, #3
 800777c:	ab03      	add	r3, sp, #12
 800777e:	9301      	str	r3, [sp, #4]
 8007780:	ab02      	add	r3, sp, #8
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	ec47 6b10 	vmov	d0, r6, r7
 8007788:	4653      	mov	r3, sl
 800778a:	4622      	mov	r2, r4
 800778c:	f000 fe20 	bl	80083d0 <_dtoa_r>
 8007790:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007794:	4605      	mov	r5, r0
 8007796:	d119      	bne.n	80077cc <__cvt+0x94>
 8007798:	f019 0f01 	tst.w	r9, #1
 800779c:	d00e      	beq.n	80077bc <__cvt+0x84>
 800779e:	eb00 0904 	add.w	r9, r0, r4
 80077a2:	2200      	movs	r2, #0
 80077a4:	2300      	movs	r3, #0
 80077a6:	4630      	mov	r0, r6
 80077a8:	4639      	mov	r1, r7
 80077aa:	f7f9 f9b5 	bl	8000b18 <__aeabi_dcmpeq>
 80077ae:	b108      	cbz	r0, 80077b4 <__cvt+0x7c>
 80077b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80077b4:	2230      	movs	r2, #48	@ 0x30
 80077b6:	9b03      	ldr	r3, [sp, #12]
 80077b8:	454b      	cmp	r3, r9
 80077ba:	d31e      	bcc.n	80077fa <__cvt+0xc2>
 80077bc:	9b03      	ldr	r3, [sp, #12]
 80077be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80077c0:	1b5b      	subs	r3, r3, r5
 80077c2:	4628      	mov	r0, r5
 80077c4:	6013      	str	r3, [r2, #0]
 80077c6:	b004      	add	sp, #16
 80077c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80077d0:	eb00 0904 	add.w	r9, r0, r4
 80077d4:	d1e5      	bne.n	80077a2 <__cvt+0x6a>
 80077d6:	7803      	ldrb	r3, [r0, #0]
 80077d8:	2b30      	cmp	r3, #48	@ 0x30
 80077da:	d10a      	bne.n	80077f2 <__cvt+0xba>
 80077dc:	2200      	movs	r2, #0
 80077de:	2300      	movs	r3, #0
 80077e0:	4630      	mov	r0, r6
 80077e2:	4639      	mov	r1, r7
 80077e4:	f7f9 f998 	bl	8000b18 <__aeabi_dcmpeq>
 80077e8:	b918      	cbnz	r0, 80077f2 <__cvt+0xba>
 80077ea:	f1c4 0401 	rsb	r4, r4, #1
 80077ee:	f8ca 4000 	str.w	r4, [sl]
 80077f2:	f8da 3000 	ldr.w	r3, [sl]
 80077f6:	4499      	add	r9, r3
 80077f8:	e7d3      	b.n	80077a2 <__cvt+0x6a>
 80077fa:	1c59      	adds	r1, r3, #1
 80077fc:	9103      	str	r1, [sp, #12]
 80077fe:	701a      	strb	r2, [r3, #0]
 8007800:	e7d9      	b.n	80077b6 <__cvt+0x7e>

08007802 <__exponent>:
 8007802:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007804:	2900      	cmp	r1, #0
 8007806:	bfba      	itte	lt
 8007808:	4249      	neglt	r1, r1
 800780a:	232d      	movlt	r3, #45	@ 0x2d
 800780c:	232b      	movge	r3, #43	@ 0x2b
 800780e:	2909      	cmp	r1, #9
 8007810:	7002      	strb	r2, [r0, #0]
 8007812:	7043      	strb	r3, [r0, #1]
 8007814:	dd29      	ble.n	800786a <__exponent+0x68>
 8007816:	f10d 0307 	add.w	r3, sp, #7
 800781a:	461d      	mov	r5, r3
 800781c:	270a      	movs	r7, #10
 800781e:	461a      	mov	r2, r3
 8007820:	fbb1 f6f7 	udiv	r6, r1, r7
 8007824:	fb07 1416 	mls	r4, r7, r6, r1
 8007828:	3430      	adds	r4, #48	@ 0x30
 800782a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800782e:	460c      	mov	r4, r1
 8007830:	2c63      	cmp	r4, #99	@ 0x63
 8007832:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007836:	4631      	mov	r1, r6
 8007838:	dcf1      	bgt.n	800781e <__exponent+0x1c>
 800783a:	3130      	adds	r1, #48	@ 0x30
 800783c:	1e94      	subs	r4, r2, #2
 800783e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007842:	1c41      	adds	r1, r0, #1
 8007844:	4623      	mov	r3, r4
 8007846:	42ab      	cmp	r3, r5
 8007848:	d30a      	bcc.n	8007860 <__exponent+0x5e>
 800784a:	f10d 0309 	add.w	r3, sp, #9
 800784e:	1a9b      	subs	r3, r3, r2
 8007850:	42ac      	cmp	r4, r5
 8007852:	bf88      	it	hi
 8007854:	2300      	movhi	r3, #0
 8007856:	3302      	adds	r3, #2
 8007858:	4403      	add	r3, r0
 800785a:	1a18      	subs	r0, r3, r0
 800785c:	b003      	add	sp, #12
 800785e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007860:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007864:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007868:	e7ed      	b.n	8007846 <__exponent+0x44>
 800786a:	2330      	movs	r3, #48	@ 0x30
 800786c:	3130      	adds	r1, #48	@ 0x30
 800786e:	7083      	strb	r3, [r0, #2]
 8007870:	70c1      	strb	r1, [r0, #3]
 8007872:	1d03      	adds	r3, r0, #4
 8007874:	e7f1      	b.n	800785a <__exponent+0x58>
	...

08007878 <_printf_float>:
 8007878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787c:	b08d      	sub	sp, #52	@ 0x34
 800787e:	460c      	mov	r4, r1
 8007880:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007884:	4616      	mov	r6, r2
 8007886:	461f      	mov	r7, r3
 8007888:	4605      	mov	r5, r0
 800788a:	f000 fd13 	bl	80082b4 <_localeconv_r>
 800788e:	6803      	ldr	r3, [r0, #0]
 8007890:	9304      	str	r3, [sp, #16]
 8007892:	4618      	mov	r0, r3
 8007894:	f7f8 fd14 	bl	80002c0 <strlen>
 8007898:	2300      	movs	r3, #0
 800789a:	930a      	str	r3, [sp, #40]	@ 0x28
 800789c:	f8d8 3000 	ldr.w	r3, [r8]
 80078a0:	9005      	str	r0, [sp, #20]
 80078a2:	3307      	adds	r3, #7
 80078a4:	f023 0307 	bic.w	r3, r3, #7
 80078a8:	f103 0208 	add.w	r2, r3, #8
 80078ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 80078b0:	f8d4 b000 	ldr.w	fp, [r4]
 80078b4:	f8c8 2000 	str.w	r2, [r8]
 80078b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80078c0:	9307      	str	r3, [sp, #28]
 80078c2:	f8cd 8018 	str.w	r8, [sp, #24]
 80078c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80078ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078ce:	4b9c      	ldr	r3, [pc, #624]	@ (8007b40 <_printf_float+0x2c8>)
 80078d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078d4:	f7f9 f952 	bl	8000b7c <__aeabi_dcmpun>
 80078d8:	bb70      	cbnz	r0, 8007938 <_printf_float+0xc0>
 80078da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078de:	4b98      	ldr	r3, [pc, #608]	@ (8007b40 <_printf_float+0x2c8>)
 80078e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078e4:	f7f9 f92c 	bl	8000b40 <__aeabi_dcmple>
 80078e8:	bb30      	cbnz	r0, 8007938 <_printf_float+0xc0>
 80078ea:	2200      	movs	r2, #0
 80078ec:	2300      	movs	r3, #0
 80078ee:	4640      	mov	r0, r8
 80078f0:	4649      	mov	r1, r9
 80078f2:	f7f9 f91b 	bl	8000b2c <__aeabi_dcmplt>
 80078f6:	b110      	cbz	r0, 80078fe <_printf_float+0x86>
 80078f8:	232d      	movs	r3, #45	@ 0x2d
 80078fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078fe:	4a91      	ldr	r2, [pc, #580]	@ (8007b44 <_printf_float+0x2cc>)
 8007900:	4b91      	ldr	r3, [pc, #580]	@ (8007b48 <_printf_float+0x2d0>)
 8007902:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007906:	bf8c      	ite	hi
 8007908:	4690      	movhi	r8, r2
 800790a:	4698      	movls	r8, r3
 800790c:	2303      	movs	r3, #3
 800790e:	6123      	str	r3, [r4, #16]
 8007910:	f02b 0304 	bic.w	r3, fp, #4
 8007914:	6023      	str	r3, [r4, #0]
 8007916:	f04f 0900 	mov.w	r9, #0
 800791a:	9700      	str	r7, [sp, #0]
 800791c:	4633      	mov	r3, r6
 800791e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007920:	4621      	mov	r1, r4
 8007922:	4628      	mov	r0, r5
 8007924:	f000 f9d2 	bl	8007ccc <_printf_common>
 8007928:	3001      	adds	r0, #1
 800792a:	f040 808d 	bne.w	8007a48 <_printf_float+0x1d0>
 800792e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007932:	b00d      	add	sp, #52	@ 0x34
 8007934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007938:	4642      	mov	r2, r8
 800793a:	464b      	mov	r3, r9
 800793c:	4640      	mov	r0, r8
 800793e:	4649      	mov	r1, r9
 8007940:	f7f9 f91c 	bl	8000b7c <__aeabi_dcmpun>
 8007944:	b140      	cbz	r0, 8007958 <_printf_float+0xe0>
 8007946:	464b      	mov	r3, r9
 8007948:	2b00      	cmp	r3, #0
 800794a:	bfbc      	itt	lt
 800794c:	232d      	movlt	r3, #45	@ 0x2d
 800794e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007952:	4a7e      	ldr	r2, [pc, #504]	@ (8007b4c <_printf_float+0x2d4>)
 8007954:	4b7e      	ldr	r3, [pc, #504]	@ (8007b50 <_printf_float+0x2d8>)
 8007956:	e7d4      	b.n	8007902 <_printf_float+0x8a>
 8007958:	6863      	ldr	r3, [r4, #4]
 800795a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800795e:	9206      	str	r2, [sp, #24]
 8007960:	1c5a      	adds	r2, r3, #1
 8007962:	d13b      	bne.n	80079dc <_printf_float+0x164>
 8007964:	2306      	movs	r3, #6
 8007966:	6063      	str	r3, [r4, #4]
 8007968:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800796c:	2300      	movs	r3, #0
 800796e:	6022      	str	r2, [r4, #0]
 8007970:	9303      	str	r3, [sp, #12]
 8007972:	ab0a      	add	r3, sp, #40	@ 0x28
 8007974:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007978:	ab09      	add	r3, sp, #36	@ 0x24
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	6861      	ldr	r1, [r4, #4]
 800797e:	ec49 8b10 	vmov	d0, r8, r9
 8007982:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007986:	4628      	mov	r0, r5
 8007988:	f7ff fed6 	bl	8007738 <__cvt>
 800798c:	9b06      	ldr	r3, [sp, #24]
 800798e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007990:	2b47      	cmp	r3, #71	@ 0x47
 8007992:	4680      	mov	r8, r0
 8007994:	d129      	bne.n	80079ea <_printf_float+0x172>
 8007996:	1cc8      	adds	r0, r1, #3
 8007998:	db02      	blt.n	80079a0 <_printf_float+0x128>
 800799a:	6863      	ldr	r3, [r4, #4]
 800799c:	4299      	cmp	r1, r3
 800799e:	dd41      	ble.n	8007a24 <_printf_float+0x1ac>
 80079a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80079a4:	fa5f fa8a 	uxtb.w	sl, sl
 80079a8:	3901      	subs	r1, #1
 80079aa:	4652      	mov	r2, sl
 80079ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80079b0:	9109      	str	r1, [sp, #36]	@ 0x24
 80079b2:	f7ff ff26 	bl	8007802 <__exponent>
 80079b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80079b8:	1813      	adds	r3, r2, r0
 80079ba:	2a01      	cmp	r2, #1
 80079bc:	4681      	mov	r9, r0
 80079be:	6123      	str	r3, [r4, #16]
 80079c0:	dc02      	bgt.n	80079c8 <_printf_float+0x150>
 80079c2:	6822      	ldr	r2, [r4, #0]
 80079c4:	07d2      	lsls	r2, r2, #31
 80079c6:	d501      	bpl.n	80079cc <_printf_float+0x154>
 80079c8:	3301      	adds	r3, #1
 80079ca:	6123      	str	r3, [r4, #16]
 80079cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0a2      	beq.n	800791a <_printf_float+0xa2>
 80079d4:	232d      	movs	r3, #45	@ 0x2d
 80079d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079da:	e79e      	b.n	800791a <_printf_float+0xa2>
 80079dc:	9a06      	ldr	r2, [sp, #24]
 80079de:	2a47      	cmp	r2, #71	@ 0x47
 80079e0:	d1c2      	bne.n	8007968 <_printf_float+0xf0>
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d1c0      	bne.n	8007968 <_printf_float+0xf0>
 80079e6:	2301      	movs	r3, #1
 80079e8:	e7bd      	b.n	8007966 <_printf_float+0xee>
 80079ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80079ee:	d9db      	bls.n	80079a8 <_printf_float+0x130>
 80079f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80079f4:	d118      	bne.n	8007a28 <_printf_float+0x1b0>
 80079f6:	2900      	cmp	r1, #0
 80079f8:	6863      	ldr	r3, [r4, #4]
 80079fa:	dd0b      	ble.n	8007a14 <_printf_float+0x19c>
 80079fc:	6121      	str	r1, [r4, #16]
 80079fe:	b913      	cbnz	r3, 8007a06 <_printf_float+0x18e>
 8007a00:	6822      	ldr	r2, [r4, #0]
 8007a02:	07d0      	lsls	r0, r2, #31
 8007a04:	d502      	bpl.n	8007a0c <_printf_float+0x194>
 8007a06:	3301      	adds	r3, #1
 8007a08:	440b      	add	r3, r1
 8007a0a:	6123      	str	r3, [r4, #16]
 8007a0c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007a0e:	f04f 0900 	mov.w	r9, #0
 8007a12:	e7db      	b.n	80079cc <_printf_float+0x154>
 8007a14:	b913      	cbnz	r3, 8007a1c <_printf_float+0x1a4>
 8007a16:	6822      	ldr	r2, [r4, #0]
 8007a18:	07d2      	lsls	r2, r2, #31
 8007a1a:	d501      	bpl.n	8007a20 <_printf_float+0x1a8>
 8007a1c:	3302      	adds	r3, #2
 8007a1e:	e7f4      	b.n	8007a0a <_printf_float+0x192>
 8007a20:	2301      	movs	r3, #1
 8007a22:	e7f2      	b.n	8007a0a <_printf_float+0x192>
 8007a24:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007a28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a2a:	4299      	cmp	r1, r3
 8007a2c:	db05      	blt.n	8007a3a <_printf_float+0x1c2>
 8007a2e:	6823      	ldr	r3, [r4, #0]
 8007a30:	6121      	str	r1, [r4, #16]
 8007a32:	07d8      	lsls	r0, r3, #31
 8007a34:	d5ea      	bpl.n	8007a0c <_printf_float+0x194>
 8007a36:	1c4b      	adds	r3, r1, #1
 8007a38:	e7e7      	b.n	8007a0a <_printf_float+0x192>
 8007a3a:	2900      	cmp	r1, #0
 8007a3c:	bfd4      	ite	le
 8007a3e:	f1c1 0202 	rsble	r2, r1, #2
 8007a42:	2201      	movgt	r2, #1
 8007a44:	4413      	add	r3, r2
 8007a46:	e7e0      	b.n	8007a0a <_printf_float+0x192>
 8007a48:	6823      	ldr	r3, [r4, #0]
 8007a4a:	055a      	lsls	r2, r3, #21
 8007a4c:	d407      	bmi.n	8007a5e <_printf_float+0x1e6>
 8007a4e:	6923      	ldr	r3, [r4, #16]
 8007a50:	4642      	mov	r2, r8
 8007a52:	4631      	mov	r1, r6
 8007a54:	4628      	mov	r0, r5
 8007a56:	47b8      	blx	r7
 8007a58:	3001      	adds	r0, #1
 8007a5a:	d12b      	bne.n	8007ab4 <_printf_float+0x23c>
 8007a5c:	e767      	b.n	800792e <_printf_float+0xb6>
 8007a5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007a62:	f240 80dd 	bls.w	8007c20 <_printf_float+0x3a8>
 8007a66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	f7f9 f853 	bl	8000b18 <__aeabi_dcmpeq>
 8007a72:	2800      	cmp	r0, #0
 8007a74:	d033      	beq.n	8007ade <_printf_float+0x266>
 8007a76:	4a37      	ldr	r2, [pc, #220]	@ (8007b54 <_printf_float+0x2dc>)
 8007a78:	2301      	movs	r3, #1
 8007a7a:	4631      	mov	r1, r6
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	47b8      	blx	r7
 8007a80:	3001      	adds	r0, #1
 8007a82:	f43f af54 	beq.w	800792e <_printf_float+0xb6>
 8007a86:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007a8a:	4543      	cmp	r3, r8
 8007a8c:	db02      	blt.n	8007a94 <_printf_float+0x21c>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	07d8      	lsls	r0, r3, #31
 8007a92:	d50f      	bpl.n	8007ab4 <_printf_float+0x23c>
 8007a94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a98:	4631      	mov	r1, r6
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	47b8      	blx	r7
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	f43f af45 	beq.w	800792e <_printf_float+0xb6>
 8007aa4:	f04f 0900 	mov.w	r9, #0
 8007aa8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007aac:	f104 0a1a 	add.w	sl, r4, #26
 8007ab0:	45c8      	cmp	r8, r9
 8007ab2:	dc09      	bgt.n	8007ac8 <_printf_float+0x250>
 8007ab4:	6823      	ldr	r3, [r4, #0]
 8007ab6:	079b      	lsls	r3, r3, #30
 8007ab8:	f100 8103 	bmi.w	8007cc2 <_printf_float+0x44a>
 8007abc:	68e0      	ldr	r0, [r4, #12]
 8007abe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ac0:	4298      	cmp	r0, r3
 8007ac2:	bfb8      	it	lt
 8007ac4:	4618      	movlt	r0, r3
 8007ac6:	e734      	b.n	8007932 <_printf_float+0xba>
 8007ac8:	2301      	movs	r3, #1
 8007aca:	4652      	mov	r2, sl
 8007acc:	4631      	mov	r1, r6
 8007ace:	4628      	mov	r0, r5
 8007ad0:	47b8      	blx	r7
 8007ad2:	3001      	adds	r0, #1
 8007ad4:	f43f af2b 	beq.w	800792e <_printf_float+0xb6>
 8007ad8:	f109 0901 	add.w	r9, r9, #1
 8007adc:	e7e8      	b.n	8007ab0 <_printf_float+0x238>
 8007ade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	dc39      	bgt.n	8007b58 <_printf_float+0x2e0>
 8007ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8007b54 <_printf_float+0x2dc>)
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	4631      	mov	r1, r6
 8007aea:	4628      	mov	r0, r5
 8007aec:	47b8      	blx	r7
 8007aee:	3001      	adds	r0, #1
 8007af0:	f43f af1d 	beq.w	800792e <_printf_float+0xb6>
 8007af4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007af8:	ea59 0303 	orrs.w	r3, r9, r3
 8007afc:	d102      	bne.n	8007b04 <_printf_float+0x28c>
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	07d9      	lsls	r1, r3, #31
 8007b02:	d5d7      	bpl.n	8007ab4 <_printf_float+0x23c>
 8007b04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b08:	4631      	mov	r1, r6
 8007b0a:	4628      	mov	r0, r5
 8007b0c:	47b8      	blx	r7
 8007b0e:	3001      	adds	r0, #1
 8007b10:	f43f af0d 	beq.w	800792e <_printf_float+0xb6>
 8007b14:	f04f 0a00 	mov.w	sl, #0
 8007b18:	f104 0b1a 	add.w	fp, r4, #26
 8007b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b1e:	425b      	negs	r3, r3
 8007b20:	4553      	cmp	r3, sl
 8007b22:	dc01      	bgt.n	8007b28 <_printf_float+0x2b0>
 8007b24:	464b      	mov	r3, r9
 8007b26:	e793      	b.n	8007a50 <_printf_float+0x1d8>
 8007b28:	2301      	movs	r3, #1
 8007b2a:	465a      	mov	r2, fp
 8007b2c:	4631      	mov	r1, r6
 8007b2e:	4628      	mov	r0, r5
 8007b30:	47b8      	blx	r7
 8007b32:	3001      	adds	r0, #1
 8007b34:	f43f aefb 	beq.w	800792e <_printf_float+0xb6>
 8007b38:	f10a 0a01 	add.w	sl, sl, #1
 8007b3c:	e7ee      	b.n	8007b1c <_printf_float+0x2a4>
 8007b3e:	bf00      	nop
 8007b40:	7fefffff 	.word	0x7fefffff
 8007b44:	0800a228 	.word	0x0800a228
 8007b48:	0800a224 	.word	0x0800a224
 8007b4c:	0800a230 	.word	0x0800a230
 8007b50:	0800a22c 	.word	0x0800a22c
 8007b54:	0800a234 	.word	0x0800a234
 8007b58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b5a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b5e:	4553      	cmp	r3, sl
 8007b60:	bfa8      	it	ge
 8007b62:	4653      	movge	r3, sl
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	4699      	mov	r9, r3
 8007b68:	dc36      	bgt.n	8007bd8 <_printf_float+0x360>
 8007b6a:	f04f 0b00 	mov.w	fp, #0
 8007b6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b72:	f104 021a 	add.w	r2, r4, #26
 8007b76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b78:	9306      	str	r3, [sp, #24]
 8007b7a:	eba3 0309 	sub.w	r3, r3, r9
 8007b7e:	455b      	cmp	r3, fp
 8007b80:	dc31      	bgt.n	8007be6 <_printf_float+0x36e>
 8007b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b84:	459a      	cmp	sl, r3
 8007b86:	dc3a      	bgt.n	8007bfe <_printf_float+0x386>
 8007b88:	6823      	ldr	r3, [r4, #0]
 8007b8a:	07da      	lsls	r2, r3, #31
 8007b8c:	d437      	bmi.n	8007bfe <_printf_float+0x386>
 8007b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b90:	ebaa 0903 	sub.w	r9, sl, r3
 8007b94:	9b06      	ldr	r3, [sp, #24]
 8007b96:	ebaa 0303 	sub.w	r3, sl, r3
 8007b9a:	4599      	cmp	r9, r3
 8007b9c:	bfa8      	it	ge
 8007b9e:	4699      	movge	r9, r3
 8007ba0:	f1b9 0f00 	cmp.w	r9, #0
 8007ba4:	dc33      	bgt.n	8007c0e <_printf_float+0x396>
 8007ba6:	f04f 0800 	mov.w	r8, #0
 8007baa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bae:	f104 0b1a 	add.w	fp, r4, #26
 8007bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bb4:	ebaa 0303 	sub.w	r3, sl, r3
 8007bb8:	eba3 0309 	sub.w	r3, r3, r9
 8007bbc:	4543      	cmp	r3, r8
 8007bbe:	f77f af79 	ble.w	8007ab4 <_printf_float+0x23c>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	465a      	mov	r2, fp
 8007bc6:	4631      	mov	r1, r6
 8007bc8:	4628      	mov	r0, r5
 8007bca:	47b8      	blx	r7
 8007bcc:	3001      	adds	r0, #1
 8007bce:	f43f aeae 	beq.w	800792e <_printf_float+0xb6>
 8007bd2:	f108 0801 	add.w	r8, r8, #1
 8007bd6:	e7ec      	b.n	8007bb2 <_printf_float+0x33a>
 8007bd8:	4642      	mov	r2, r8
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4628      	mov	r0, r5
 8007bde:	47b8      	blx	r7
 8007be0:	3001      	adds	r0, #1
 8007be2:	d1c2      	bne.n	8007b6a <_printf_float+0x2f2>
 8007be4:	e6a3      	b.n	800792e <_printf_float+0xb6>
 8007be6:	2301      	movs	r3, #1
 8007be8:	4631      	mov	r1, r6
 8007bea:	4628      	mov	r0, r5
 8007bec:	9206      	str	r2, [sp, #24]
 8007bee:	47b8      	blx	r7
 8007bf0:	3001      	adds	r0, #1
 8007bf2:	f43f ae9c 	beq.w	800792e <_printf_float+0xb6>
 8007bf6:	9a06      	ldr	r2, [sp, #24]
 8007bf8:	f10b 0b01 	add.w	fp, fp, #1
 8007bfc:	e7bb      	b.n	8007b76 <_printf_float+0x2fe>
 8007bfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c02:	4631      	mov	r1, r6
 8007c04:	4628      	mov	r0, r5
 8007c06:	47b8      	blx	r7
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d1c0      	bne.n	8007b8e <_printf_float+0x316>
 8007c0c:	e68f      	b.n	800792e <_printf_float+0xb6>
 8007c0e:	9a06      	ldr	r2, [sp, #24]
 8007c10:	464b      	mov	r3, r9
 8007c12:	4442      	add	r2, r8
 8007c14:	4631      	mov	r1, r6
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b8      	blx	r7
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	d1c3      	bne.n	8007ba6 <_printf_float+0x32e>
 8007c1e:	e686      	b.n	800792e <_printf_float+0xb6>
 8007c20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c24:	f1ba 0f01 	cmp.w	sl, #1
 8007c28:	dc01      	bgt.n	8007c2e <_printf_float+0x3b6>
 8007c2a:	07db      	lsls	r3, r3, #31
 8007c2c:	d536      	bpl.n	8007c9c <_printf_float+0x424>
 8007c2e:	2301      	movs	r3, #1
 8007c30:	4642      	mov	r2, r8
 8007c32:	4631      	mov	r1, r6
 8007c34:	4628      	mov	r0, r5
 8007c36:	47b8      	blx	r7
 8007c38:	3001      	adds	r0, #1
 8007c3a:	f43f ae78 	beq.w	800792e <_printf_float+0xb6>
 8007c3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c42:	4631      	mov	r1, r6
 8007c44:	4628      	mov	r0, r5
 8007c46:	47b8      	blx	r7
 8007c48:	3001      	adds	r0, #1
 8007c4a:	f43f ae70 	beq.w	800792e <_printf_float+0xb6>
 8007c4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007c52:	2200      	movs	r2, #0
 8007c54:	2300      	movs	r3, #0
 8007c56:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007c5a:	f7f8 ff5d 	bl	8000b18 <__aeabi_dcmpeq>
 8007c5e:	b9c0      	cbnz	r0, 8007c92 <_printf_float+0x41a>
 8007c60:	4653      	mov	r3, sl
 8007c62:	f108 0201 	add.w	r2, r8, #1
 8007c66:	4631      	mov	r1, r6
 8007c68:	4628      	mov	r0, r5
 8007c6a:	47b8      	blx	r7
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	d10c      	bne.n	8007c8a <_printf_float+0x412>
 8007c70:	e65d      	b.n	800792e <_printf_float+0xb6>
 8007c72:	2301      	movs	r3, #1
 8007c74:	465a      	mov	r2, fp
 8007c76:	4631      	mov	r1, r6
 8007c78:	4628      	mov	r0, r5
 8007c7a:	47b8      	blx	r7
 8007c7c:	3001      	adds	r0, #1
 8007c7e:	f43f ae56 	beq.w	800792e <_printf_float+0xb6>
 8007c82:	f108 0801 	add.w	r8, r8, #1
 8007c86:	45d0      	cmp	r8, sl
 8007c88:	dbf3      	blt.n	8007c72 <_printf_float+0x3fa>
 8007c8a:	464b      	mov	r3, r9
 8007c8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007c90:	e6df      	b.n	8007a52 <_printf_float+0x1da>
 8007c92:	f04f 0800 	mov.w	r8, #0
 8007c96:	f104 0b1a 	add.w	fp, r4, #26
 8007c9a:	e7f4      	b.n	8007c86 <_printf_float+0x40e>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	4642      	mov	r2, r8
 8007ca0:	e7e1      	b.n	8007c66 <_printf_float+0x3ee>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	464a      	mov	r2, r9
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	4628      	mov	r0, r5
 8007caa:	47b8      	blx	r7
 8007cac:	3001      	adds	r0, #1
 8007cae:	f43f ae3e 	beq.w	800792e <_printf_float+0xb6>
 8007cb2:	f108 0801 	add.w	r8, r8, #1
 8007cb6:	68e3      	ldr	r3, [r4, #12]
 8007cb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cba:	1a5b      	subs	r3, r3, r1
 8007cbc:	4543      	cmp	r3, r8
 8007cbe:	dcf0      	bgt.n	8007ca2 <_printf_float+0x42a>
 8007cc0:	e6fc      	b.n	8007abc <_printf_float+0x244>
 8007cc2:	f04f 0800 	mov.w	r8, #0
 8007cc6:	f104 0919 	add.w	r9, r4, #25
 8007cca:	e7f4      	b.n	8007cb6 <_printf_float+0x43e>

08007ccc <_printf_common>:
 8007ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd0:	4616      	mov	r6, r2
 8007cd2:	4698      	mov	r8, r3
 8007cd4:	688a      	ldr	r2, [r1, #8]
 8007cd6:	690b      	ldr	r3, [r1, #16]
 8007cd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	bfb8      	it	lt
 8007ce0:	4613      	movlt	r3, r2
 8007ce2:	6033      	str	r3, [r6, #0]
 8007ce4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ce8:	4607      	mov	r7, r0
 8007cea:	460c      	mov	r4, r1
 8007cec:	b10a      	cbz	r2, 8007cf2 <_printf_common+0x26>
 8007cee:	3301      	adds	r3, #1
 8007cf0:	6033      	str	r3, [r6, #0]
 8007cf2:	6823      	ldr	r3, [r4, #0]
 8007cf4:	0699      	lsls	r1, r3, #26
 8007cf6:	bf42      	ittt	mi
 8007cf8:	6833      	ldrmi	r3, [r6, #0]
 8007cfa:	3302      	addmi	r3, #2
 8007cfc:	6033      	strmi	r3, [r6, #0]
 8007cfe:	6825      	ldr	r5, [r4, #0]
 8007d00:	f015 0506 	ands.w	r5, r5, #6
 8007d04:	d106      	bne.n	8007d14 <_printf_common+0x48>
 8007d06:	f104 0a19 	add.w	sl, r4, #25
 8007d0a:	68e3      	ldr	r3, [r4, #12]
 8007d0c:	6832      	ldr	r2, [r6, #0]
 8007d0e:	1a9b      	subs	r3, r3, r2
 8007d10:	42ab      	cmp	r3, r5
 8007d12:	dc26      	bgt.n	8007d62 <_printf_common+0x96>
 8007d14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d18:	6822      	ldr	r2, [r4, #0]
 8007d1a:	3b00      	subs	r3, #0
 8007d1c:	bf18      	it	ne
 8007d1e:	2301      	movne	r3, #1
 8007d20:	0692      	lsls	r2, r2, #26
 8007d22:	d42b      	bmi.n	8007d7c <_printf_common+0xb0>
 8007d24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007d28:	4641      	mov	r1, r8
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	47c8      	blx	r9
 8007d2e:	3001      	adds	r0, #1
 8007d30:	d01e      	beq.n	8007d70 <_printf_common+0xa4>
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	6922      	ldr	r2, [r4, #16]
 8007d36:	f003 0306 	and.w	r3, r3, #6
 8007d3a:	2b04      	cmp	r3, #4
 8007d3c:	bf02      	ittt	eq
 8007d3e:	68e5      	ldreq	r5, [r4, #12]
 8007d40:	6833      	ldreq	r3, [r6, #0]
 8007d42:	1aed      	subeq	r5, r5, r3
 8007d44:	68a3      	ldr	r3, [r4, #8]
 8007d46:	bf0c      	ite	eq
 8007d48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d4c:	2500      	movne	r5, #0
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	bfc4      	itt	gt
 8007d52:	1a9b      	subgt	r3, r3, r2
 8007d54:	18ed      	addgt	r5, r5, r3
 8007d56:	2600      	movs	r6, #0
 8007d58:	341a      	adds	r4, #26
 8007d5a:	42b5      	cmp	r5, r6
 8007d5c:	d11a      	bne.n	8007d94 <_printf_common+0xc8>
 8007d5e:	2000      	movs	r0, #0
 8007d60:	e008      	b.n	8007d74 <_printf_common+0xa8>
 8007d62:	2301      	movs	r3, #1
 8007d64:	4652      	mov	r2, sl
 8007d66:	4641      	mov	r1, r8
 8007d68:	4638      	mov	r0, r7
 8007d6a:	47c8      	blx	r9
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d103      	bne.n	8007d78 <_printf_common+0xac>
 8007d70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d78:	3501      	adds	r5, #1
 8007d7a:	e7c6      	b.n	8007d0a <_printf_common+0x3e>
 8007d7c:	18e1      	adds	r1, r4, r3
 8007d7e:	1c5a      	adds	r2, r3, #1
 8007d80:	2030      	movs	r0, #48	@ 0x30
 8007d82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007d86:	4422      	add	r2, r4
 8007d88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007d8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007d90:	3302      	adds	r3, #2
 8007d92:	e7c7      	b.n	8007d24 <_printf_common+0x58>
 8007d94:	2301      	movs	r3, #1
 8007d96:	4622      	mov	r2, r4
 8007d98:	4641      	mov	r1, r8
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	47c8      	blx	r9
 8007d9e:	3001      	adds	r0, #1
 8007da0:	d0e6      	beq.n	8007d70 <_printf_common+0xa4>
 8007da2:	3601      	adds	r6, #1
 8007da4:	e7d9      	b.n	8007d5a <_printf_common+0x8e>
	...

08007da8 <_printf_i>:
 8007da8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dac:	7e0f      	ldrb	r7, [r1, #24]
 8007dae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007db0:	2f78      	cmp	r7, #120	@ 0x78
 8007db2:	4691      	mov	r9, r2
 8007db4:	4680      	mov	r8, r0
 8007db6:	460c      	mov	r4, r1
 8007db8:	469a      	mov	sl, r3
 8007dba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007dbe:	d807      	bhi.n	8007dd0 <_printf_i+0x28>
 8007dc0:	2f62      	cmp	r7, #98	@ 0x62
 8007dc2:	d80a      	bhi.n	8007dda <_printf_i+0x32>
 8007dc4:	2f00      	cmp	r7, #0
 8007dc6:	f000 80d1 	beq.w	8007f6c <_printf_i+0x1c4>
 8007dca:	2f58      	cmp	r7, #88	@ 0x58
 8007dcc:	f000 80b8 	beq.w	8007f40 <_printf_i+0x198>
 8007dd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007dd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007dd8:	e03a      	b.n	8007e50 <_printf_i+0xa8>
 8007dda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007dde:	2b15      	cmp	r3, #21
 8007de0:	d8f6      	bhi.n	8007dd0 <_printf_i+0x28>
 8007de2:	a101      	add	r1, pc, #4	@ (adr r1, 8007de8 <_printf_i+0x40>)
 8007de4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007de8:	08007e41 	.word	0x08007e41
 8007dec:	08007e55 	.word	0x08007e55
 8007df0:	08007dd1 	.word	0x08007dd1
 8007df4:	08007dd1 	.word	0x08007dd1
 8007df8:	08007dd1 	.word	0x08007dd1
 8007dfc:	08007dd1 	.word	0x08007dd1
 8007e00:	08007e55 	.word	0x08007e55
 8007e04:	08007dd1 	.word	0x08007dd1
 8007e08:	08007dd1 	.word	0x08007dd1
 8007e0c:	08007dd1 	.word	0x08007dd1
 8007e10:	08007dd1 	.word	0x08007dd1
 8007e14:	08007f53 	.word	0x08007f53
 8007e18:	08007e7f 	.word	0x08007e7f
 8007e1c:	08007f0d 	.word	0x08007f0d
 8007e20:	08007dd1 	.word	0x08007dd1
 8007e24:	08007dd1 	.word	0x08007dd1
 8007e28:	08007f75 	.word	0x08007f75
 8007e2c:	08007dd1 	.word	0x08007dd1
 8007e30:	08007e7f 	.word	0x08007e7f
 8007e34:	08007dd1 	.word	0x08007dd1
 8007e38:	08007dd1 	.word	0x08007dd1
 8007e3c:	08007f15 	.word	0x08007f15
 8007e40:	6833      	ldr	r3, [r6, #0]
 8007e42:	1d1a      	adds	r2, r3, #4
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	6032      	str	r2, [r6, #0]
 8007e48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e50:	2301      	movs	r3, #1
 8007e52:	e09c      	b.n	8007f8e <_printf_i+0x1e6>
 8007e54:	6833      	ldr	r3, [r6, #0]
 8007e56:	6820      	ldr	r0, [r4, #0]
 8007e58:	1d19      	adds	r1, r3, #4
 8007e5a:	6031      	str	r1, [r6, #0]
 8007e5c:	0606      	lsls	r6, r0, #24
 8007e5e:	d501      	bpl.n	8007e64 <_printf_i+0xbc>
 8007e60:	681d      	ldr	r5, [r3, #0]
 8007e62:	e003      	b.n	8007e6c <_printf_i+0xc4>
 8007e64:	0645      	lsls	r5, r0, #25
 8007e66:	d5fb      	bpl.n	8007e60 <_printf_i+0xb8>
 8007e68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e6c:	2d00      	cmp	r5, #0
 8007e6e:	da03      	bge.n	8007e78 <_printf_i+0xd0>
 8007e70:	232d      	movs	r3, #45	@ 0x2d
 8007e72:	426d      	negs	r5, r5
 8007e74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e78:	4858      	ldr	r0, [pc, #352]	@ (8007fdc <_printf_i+0x234>)
 8007e7a:	230a      	movs	r3, #10
 8007e7c:	e011      	b.n	8007ea2 <_printf_i+0xfa>
 8007e7e:	6821      	ldr	r1, [r4, #0]
 8007e80:	6833      	ldr	r3, [r6, #0]
 8007e82:	0608      	lsls	r0, r1, #24
 8007e84:	f853 5b04 	ldr.w	r5, [r3], #4
 8007e88:	d402      	bmi.n	8007e90 <_printf_i+0xe8>
 8007e8a:	0649      	lsls	r1, r1, #25
 8007e8c:	bf48      	it	mi
 8007e8e:	b2ad      	uxthmi	r5, r5
 8007e90:	2f6f      	cmp	r7, #111	@ 0x6f
 8007e92:	4852      	ldr	r0, [pc, #328]	@ (8007fdc <_printf_i+0x234>)
 8007e94:	6033      	str	r3, [r6, #0]
 8007e96:	bf14      	ite	ne
 8007e98:	230a      	movne	r3, #10
 8007e9a:	2308      	moveq	r3, #8
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ea2:	6866      	ldr	r6, [r4, #4]
 8007ea4:	60a6      	str	r6, [r4, #8]
 8007ea6:	2e00      	cmp	r6, #0
 8007ea8:	db05      	blt.n	8007eb6 <_printf_i+0x10e>
 8007eaa:	6821      	ldr	r1, [r4, #0]
 8007eac:	432e      	orrs	r6, r5
 8007eae:	f021 0104 	bic.w	r1, r1, #4
 8007eb2:	6021      	str	r1, [r4, #0]
 8007eb4:	d04b      	beq.n	8007f4e <_printf_i+0x1a6>
 8007eb6:	4616      	mov	r6, r2
 8007eb8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007ebc:	fb03 5711 	mls	r7, r3, r1, r5
 8007ec0:	5dc7      	ldrb	r7, [r0, r7]
 8007ec2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ec6:	462f      	mov	r7, r5
 8007ec8:	42bb      	cmp	r3, r7
 8007eca:	460d      	mov	r5, r1
 8007ecc:	d9f4      	bls.n	8007eb8 <_printf_i+0x110>
 8007ece:	2b08      	cmp	r3, #8
 8007ed0:	d10b      	bne.n	8007eea <_printf_i+0x142>
 8007ed2:	6823      	ldr	r3, [r4, #0]
 8007ed4:	07df      	lsls	r7, r3, #31
 8007ed6:	d508      	bpl.n	8007eea <_printf_i+0x142>
 8007ed8:	6923      	ldr	r3, [r4, #16]
 8007eda:	6861      	ldr	r1, [r4, #4]
 8007edc:	4299      	cmp	r1, r3
 8007ede:	bfde      	ittt	le
 8007ee0:	2330      	movle	r3, #48	@ 0x30
 8007ee2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ee6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007eea:	1b92      	subs	r2, r2, r6
 8007eec:	6122      	str	r2, [r4, #16]
 8007eee:	f8cd a000 	str.w	sl, [sp]
 8007ef2:	464b      	mov	r3, r9
 8007ef4:	aa03      	add	r2, sp, #12
 8007ef6:	4621      	mov	r1, r4
 8007ef8:	4640      	mov	r0, r8
 8007efa:	f7ff fee7 	bl	8007ccc <_printf_common>
 8007efe:	3001      	adds	r0, #1
 8007f00:	d14a      	bne.n	8007f98 <_printf_i+0x1f0>
 8007f02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f06:	b004      	add	sp, #16
 8007f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f0c:	6823      	ldr	r3, [r4, #0]
 8007f0e:	f043 0320 	orr.w	r3, r3, #32
 8007f12:	6023      	str	r3, [r4, #0]
 8007f14:	4832      	ldr	r0, [pc, #200]	@ (8007fe0 <_printf_i+0x238>)
 8007f16:	2778      	movs	r7, #120	@ 0x78
 8007f18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f1c:	6823      	ldr	r3, [r4, #0]
 8007f1e:	6831      	ldr	r1, [r6, #0]
 8007f20:	061f      	lsls	r7, r3, #24
 8007f22:	f851 5b04 	ldr.w	r5, [r1], #4
 8007f26:	d402      	bmi.n	8007f2e <_printf_i+0x186>
 8007f28:	065f      	lsls	r7, r3, #25
 8007f2a:	bf48      	it	mi
 8007f2c:	b2ad      	uxthmi	r5, r5
 8007f2e:	6031      	str	r1, [r6, #0]
 8007f30:	07d9      	lsls	r1, r3, #31
 8007f32:	bf44      	itt	mi
 8007f34:	f043 0320 	orrmi.w	r3, r3, #32
 8007f38:	6023      	strmi	r3, [r4, #0]
 8007f3a:	b11d      	cbz	r5, 8007f44 <_printf_i+0x19c>
 8007f3c:	2310      	movs	r3, #16
 8007f3e:	e7ad      	b.n	8007e9c <_printf_i+0xf4>
 8007f40:	4826      	ldr	r0, [pc, #152]	@ (8007fdc <_printf_i+0x234>)
 8007f42:	e7e9      	b.n	8007f18 <_printf_i+0x170>
 8007f44:	6823      	ldr	r3, [r4, #0]
 8007f46:	f023 0320 	bic.w	r3, r3, #32
 8007f4a:	6023      	str	r3, [r4, #0]
 8007f4c:	e7f6      	b.n	8007f3c <_printf_i+0x194>
 8007f4e:	4616      	mov	r6, r2
 8007f50:	e7bd      	b.n	8007ece <_printf_i+0x126>
 8007f52:	6833      	ldr	r3, [r6, #0]
 8007f54:	6825      	ldr	r5, [r4, #0]
 8007f56:	6961      	ldr	r1, [r4, #20]
 8007f58:	1d18      	adds	r0, r3, #4
 8007f5a:	6030      	str	r0, [r6, #0]
 8007f5c:	062e      	lsls	r6, r5, #24
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	d501      	bpl.n	8007f66 <_printf_i+0x1be>
 8007f62:	6019      	str	r1, [r3, #0]
 8007f64:	e002      	b.n	8007f6c <_printf_i+0x1c4>
 8007f66:	0668      	lsls	r0, r5, #25
 8007f68:	d5fb      	bpl.n	8007f62 <_printf_i+0x1ba>
 8007f6a:	8019      	strh	r1, [r3, #0]
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	6123      	str	r3, [r4, #16]
 8007f70:	4616      	mov	r6, r2
 8007f72:	e7bc      	b.n	8007eee <_printf_i+0x146>
 8007f74:	6833      	ldr	r3, [r6, #0]
 8007f76:	1d1a      	adds	r2, r3, #4
 8007f78:	6032      	str	r2, [r6, #0]
 8007f7a:	681e      	ldr	r6, [r3, #0]
 8007f7c:	6862      	ldr	r2, [r4, #4]
 8007f7e:	2100      	movs	r1, #0
 8007f80:	4630      	mov	r0, r6
 8007f82:	f7f8 f94d 	bl	8000220 <memchr>
 8007f86:	b108      	cbz	r0, 8007f8c <_printf_i+0x1e4>
 8007f88:	1b80      	subs	r0, r0, r6
 8007f8a:	6060      	str	r0, [r4, #4]
 8007f8c:	6863      	ldr	r3, [r4, #4]
 8007f8e:	6123      	str	r3, [r4, #16]
 8007f90:	2300      	movs	r3, #0
 8007f92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f96:	e7aa      	b.n	8007eee <_printf_i+0x146>
 8007f98:	6923      	ldr	r3, [r4, #16]
 8007f9a:	4632      	mov	r2, r6
 8007f9c:	4649      	mov	r1, r9
 8007f9e:	4640      	mov	r0, r8
 8007fa0:	47d0      	blx	sl
 8007fa2:	3001      	adds	r0, #1
 8007fa4:	d0ad      	beq.n	8007f02 <_printf_i+0x15a>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	079b      	lsls	r3, r3, #30
 8007faa:	d413      	bmi.n	8007fd4 <_printf_i+0x22c>
 8007fac:	68e0      	ldr	r0, [r4, #12]
 8007fae:	9b03      	ldr	r3, [sp, #12]
 8007fb0:	4298      	cmp	r0, r3
 8007fb2:	bfb8      	it	lt
 8007fb4:	4618      	movlt	r0, r3
 8007fb6:	e7a6      	b.n	8007f06 <_printf_i+0x15e>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	4632      	mov	r2, r6
 8007fbc:	4649      	mov	r1, r9
 8007fbe:	4640      	mov	r0, r8
 8007fc0:	47d0      	blx	sl
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	d09d      	beq.n	8007f02 <_printf_i+0x15a>
 8007fc6:	3501      	adds	r5, #1
 8007fc8:	68e3      	ldr	r3, [r4, #12]
 8007fca:	9903      	ldr	r1, [sp, #12]
 8007fcc:	1a5b      	subs	r3, r3, r1
 8007fce:	42ab      	cmp	r3, r5
 8007fd0:	dcf2      	bgt.n	8007fb8 <_printf_i+0x210>
 8007fd2:	e7eb      	b.n	8007fac <_printf_i+0x204>
 8007fd4:	2500      	movs	r5, #0
 8007fd6:	f104 0619 	add.w	r6, r4, #25
 8007fda:	e7f5      	b.n	8007fc8 <_printf_i+0x220>
 8007fdc:	0800a236 	.word	0x0800a236
 8007fe0:	0800a247 	.word	0x0800a247

08007fe4 <std>:
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	b510      	push	{r4, lr}
 8007fe8:	4604      	mov	r4, r0
 8007fea:	e9c0 3300 	strd	r3, r3, [r0]
 8007fee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ff2:	6083      	str	r3, [r0, #8]
 8007ff4:	8181      	strh	r1, [r0, #12]
 8007ff6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ff8:	81c2      	strh	r2, [r0, #14]
 8007ffa:	6183      	str	r3, [r0, #24]
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	2208      	movs	r2, #8
 8008000:	305c      	adds	r0, #92	@ 0x5c
 8008002:	f000 f921 	bl	8008248 <memset>
 8008006:	4b0d      	ldr	r3, [pc, #52]	@ (800803c <std+0x58>)
 8008008:	6263      	str	r3, [r4, #36]	@ 0x24
 800800a:	4b0d      	ldr	r3, [pc, #52]	@ (8008040 <std+0x5c>)
 800800c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800800e:	4b0d      	ldr	r3, [pc, #52]	@ (8008044 <std+0x60>)
 8008010:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008012:	4b0d      	ldr	r3, [pc, #52]	@ (8008048 <std+0x64>)
 8008014:	6323      	str	r3, [r4, #48]	@ 0x30
 8008016:	4b0d      	ldr	r3, [pc, #52]	@ (800804c <std+0x68>)
 8008018:	6224      	str	r4, [r4, #32]
 800801a:	429c      	cmp	r4, r3
 800801c:	d006      	beq.n	800802c <std+0x48>
 800801e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008022:	4294      	cmp	r4, r2
 8008024:	d002      	beq.n	800802c <std+0x48>
 8008026:	33d0      	adds	r3, #208	@ 0xd0
 8008028:	429c      	cmp	r4, r3
 800802a:	d105      	bne.n	8008038 <std+0x54>
 800802c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008034:	f000 b93a 	b.w	80082ac <__retarget_lock_init_recursive>
 8008038:	bd10      	pop	{r4, pc}
 800803a:	bf00      	nop
 800803c:	08009bad 	.word	0x08009bad
 8008040:	08009bcf 	.word	0x08009bcf
 8008044:	08009c07 	.word	0x08009c07
 8008048:	08009c2b 	.word	0x08009c2b
 800804c:	200003f0 	.word	0x200003f0

08008050 <stdio_exit_handler>:
 8008050:	4a02      	ldr	r2, [pc, #8]	@ (800805c <stdio_exit_handler+0xc>)
 8008052:	4903      	ldr	r1, [pc, #12]	@ (8008060 <stdio_exit_handler+0x10>)
 8008054:	4803      	ldr	r0, [pc, #12]	@ (8008064 <stdio_exit_handler+0x14>)
 8008056:	f000 b869 	b.w	800812c <_fwalk_sglue>
 800805a:	bf00      	nop
 800805c:	2000000c 	.word	0x2000000c
 8008060:	08009451 	.word	0x08009451
 8008064:	2000001c 	.word	0x2000001c

08008068 <cleanup_stdio>:
 8008068:	6841      	ldr	r1, [r0, #4]
 800806a:	4b0c      	ldr	r3, [pc, #48]	@ (800809c <cleanup_stdio+0x34>)
 800806c:	4299      	cmp	r1, r3
 800806e:	b510      	push	{r4, lr}
 8008070:	4604      	mov	r4, r0
 8008072:	d001      	beq.n	8008078 <cleanup_stdio+0x10>
 8008074:	f001 f9ec 	bl	8009450 <_fflush_r>
 8008078:	68a1      	ldr	r1, [r4, #8]
 800807a:	4b09      	ldr	r3, [pc, #36]	@ (80080a0 <cleanup_stdio+0x38>)
 800807c:	4299      	cmp	r1, r3
 800807e:	d002      	beq.n	8008086 <cleanup_stdio+0x1e>
 8008080:	4620      	mov	r0, r4
 8008082:	f001 f9e5 	bl	8009450 <_fflush_r>
 8008086:	68e1      	ldr	r1, [r4, #12]
 8008088:	4b06      	ldr	r3, [pc, #24]	@ (80080a4 <cleanup_stdio+0x3c>)
 800808a:	4299      	cmp	r1, r3
 800808c:	d004      	beq.n	8008098 <cleanup_stdio+0x30>
 800808e:	4620      	mov	r0, r4
 8008090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008094:	f001 b9dc 	b.w	8009450 <_fflush_r>
 8008098:	bd10      	pop	{r4, pc}
 800809a:	bf00      	nop
 800809c:	200003f0 	.word	0x200003f0
 80080a0:	20000458 	.word	0x20000458
 80080a4:	200004c0 	.word	0x200004c0

080080a8 <global_stdio_init.part.0>:
 80080a8:	b510      	push	{r4, lr}
 80080aa:	4b0b      	ldr	r3, [pc, #44]	@ (80080d8 <global_stdio_init.part.0+0x30>)
 80080ac:	4c0b      	ldr	r4, [pc, #44]	@ (80080dc <global_stdio_init.part.0+0x34>)
 80080ae:	4a0c      	ldr	r2, [pc, #48]	@ (80080e0 <global_stdio_init.part.0+0x38>)
 80080b0:	601a      	str	r2, [r3, #0]
 80080b2:	4620      	mov	r0, r4
 80080b4:	2200      	movs	r2, #0
 80080b6:	2104      	movs	r1, #4
 80080b8:	f7ff ff94 	bl	8007fe4 <std>
 80080bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80080c0:	2201      	movs	r2, #1
 80080c2:	2109      	movs	r1, #9
 80080c4:	f7ff ff8e 	bl	8007fe4 <std>
 80080c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80080cc:	2202      	movs	r2, #2
 80080ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080d2:	2112      	movs	r1, #18
 80080d4:	f7ff bf86 	b.w	8007fe4 <std>
 80080d8:	20000528 	.word	0x20000528
 80080dc:	200003f0 	.word	0x200003f0
 80080e0:	08008051 	.word	0x08008051

080080e4 <__sfp_lock_acquire>:
 80080e4:	4801      	ldr	r0, [pc, #4]	@ (80080ec <__sfp_lock_acquire+0x8>)
 80080e6:	f000 b8e2 	b.w	80082ae <__retarget_lock_acquire_recursive>
 80080ea:	bf00      	nop
 80080ec:	2000052d 	.word	0x2000052d

080080f0 <__sfp_lock_release>:
 80080f0:	4801      	ldr	r0, [pc, #4]	@ (80080f8 <__sfp_lock_release+0x8>)
 80080f2:	f000 b8dd 	b.w	80082b0 <__retarget_lock_release_recursive>
 80080f6:	bf00      	nop
 80080f8:	2000052d 	.word	0x2000052d

080080fc <__sinit>:
 80080fc:	b510      	push	{r4, lr}
 80080fe:	4604      	mov	r4, r0
 8008100:	f7ff fff0 	bl	80080e4 <__sfp_lock_acquire>
 8008104:	6a23      	ldr	r3, [r4, #32]
 8008106:	b11b      	cbz	r3, 8008110 <__sinit+0x14>
 8008108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800810c:	f7ff bff0 	b.w	80080f0 <__sfp_lock_release>
 8008110:	4b04      	ldr	r3, [pc, #16]	@ (8008124 <__sinit+0x28>)
 8008112:	6223      	str	r3, [r4, #32]
 8008114:	4b04      	ldr	r3, [pc, #16]	@ (8008128 <__sinit+0x2c>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d1f5      	bne.n	8008108 <__sinit+0xc>
 800811c:	f7ff ffc4 	bl	80080a8 <global_stdio_init.part.0>
 8008120:	e7f2      	b.n	8008108 <__sinit+0xc>
 8008122:	bf00      	nop
 8008124:	08008069 	.word	0x08008069
 8008128:	20000528 	.word	0x20000528

0800812c <_fwalk_sglue>:
 800812c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008130:	4607      	mov	r7, r0
 8008132:	4688      	mov	r8, r1
 8008134:	4614      	mov	r4, r2
 8008136:	2600      	movs	r6, #0
 8008138:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800813c:	f1b9 0901 	subs.w	r9, r9, #1
 8008140:	d505      	bpl.n	800814e <_fwalk_sglue+0x22>
 8008142:	6824      	ldr	r4, [r4, #0]
 8008144:	2c00      	cmp	r4, #0
 8008146:	d1f7      	bne.n	8008138 <_fwalk_sglue+0xc>
 8008148:	4630      	mov	r0, r6
 800814a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800814e:	89ab      	ldrh	r3, [r5, #12]
 8008150:	2b01      	cmp	r3, #1
 8008152:	d907      	bls.n	8008164 <_fwalk_sglue+0x38>
 8008154:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008158:	3301      	adds	r3, #1
 800815a:	d003      	beq.n	8008164 <_fwalk_sglue+0x38>
 800815c:	4629      	mov	r1, r5
 800815e:	4638      	mov	r0, r7
 8008160:	47c0      	blx	r8
 8008162:	4306      	orrs	r6, r0
 8008164:	3568      	adds	r5, #104	@ 0x68
 8008166:	e7e9      	b.n	800813c <_fwalk_sglue+0x10>

08008168 <iprintf>:
 8008168:	b40f      	push	{r0, r1, r2, r3}
 800816a:	b507      	push	{r0, r1, r2, lr}
 800816c:	4906      	ldr	r1, [pc, #24]	@ (8008188 <iprintf+0x20>)
 800816e:	ab04      	add	r3, sp, #16
 8008170:	6808      	ldr	r0, [r1, #0]
 8008172:	f853 2b04 	ldr.w	r2, [r3], #4
 8008176:	6881      	ldr	r1, [r0, #8]
 8008178:	9301      	str	r3, [sp, #4]
 800817a:	f000 ff23 	bl	8008fc4 <_vfiprintf_r>
 800817e:	b003      	add	sp, #12
 8008180:	f85d eb04 	ldr.w	lr, [sp], #4
 8008184:	b004      	add	sp, #16
 8008186:	4770      	bx	lr
 8008188:	20000018 	.word	0x20000018

0800818c <_puts_r>:
 800818c:	6a03      	ldr	r3, [r0, #32]
 800818e:	b570      	push	{r4, r5, r6, lr}
 8008190:	6884      	ldr	r4, [r0, #8]
 8008192:	4605      	mov	r5, r0
 8008194:	460e      	mov	r6, r1
 8008196:	b90b      	cbnz	r3, 800819c <_puts_r+0x10>
 8008198:	f7ff ffb0 	bl	80080fc <__sinit>
 800819c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800819e:	07db      	lsls	r3, r3, #31
 80081a0:	d405      	bmi.n	80081ae <_puts_r+0x22>
 80081a2:	89a3      	ldrh	r3, [r4, #12]
 80081a4:	0598      	lsls	r0, r3, #22
 80081a6:	d402      	bmi.n	80081ae <_puts_r+0x22>
 80081a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081aa:	f000 f880 	bl	80082ae <__retarget_lock_acquire_recursive>
 80081ae:	89a3      	ldrh	r3, [r4, #12]
 80081b0:	0719      	lsls	r1, r3, #28
 80081b2:	d502      	bpl.n	80081ba <_puts_r+0x2e>
 80081b4:	6923      	ldr	r3, [r4, #16]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d135      	bne.n	8008226 <_puts_r+0x9a>
 80081ba:	4621      	mov	r1, r4
 80081bc:	4628      	mov	r0, r5
 80081be:	f001 fd77 	bl	8009cb0 <__swsetup_r>
 80081c2:	b380      	cbz	r0, 8008226 <_puts_r+0x9a>
 80081c4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80081c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081ca:	07da      	lsls	r2, r3, #31
 80081cc:	d405      	bmi.n	80081da <_puts_r+0x4e>
 80081ce:	89a3      	ldrh	r3, [r4, #12]
 80081d0:	059b      	lsls	r3, r3, #22
 80081d2:	d402      	bmi.n	80081da <_puts_r+0x4e>
 80081d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081d6:	f000 f86b 	bl	80082b0 <__retarget_lock_release_recursive>
 80081da:	4628      	mov	r0, r5
 80081dc:	bd70      	pop	{r4, r5, r6, pc}
 80081de:	2b00      	cmp	r3, #0
 80081e0:	da04      	bge.n	80081ec <_puts_r+0x60>
 80081e2:	69a2      	ldr	r2, [r4, #24]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	dc17      	bgt.n	8008218 <_puts_r+0x8c>
 80081e8:	290a      	cmp	r1, #10
 80081ea:	d015      	beq.n	8008218 <_puts_r+0x8c>
 80081ec:	6823      	ldr	r3, [r4, #0]
 80081ee:	1c5a      	adds	r2, r3, #1
 80081f0:	6022      	str	r2, [r4, #0]
 80081f2:	7019      	strb	r1, [r3, #0]
 80081f4:	68a3      	ldr	r3, [r4, #8]
 80081f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80081fa:	3b01      	subs	r3, #1
 80081fc:	60a3      	str	r3, [r4, #8]
 80081fe:	2900      	cmp	r1, #0
 8008200:	d1ed      	bne.n	80081de <_puts_r+0x52>
 8008202:	2b00      	cmp	r3, #0
 8008204:	da11      	bge.n	800822a <_puts_r+0x9e>
 8008206:	4622      	mov	r2, r4
 8008208:	210a      	movs	r1, #10
 800820a:	4628      	mov	r0, r5
 800820c:	f001 fd11 	bl	8009c32 <__swbuf_r>
 8008210:	3001      	adds	r0, #1
 8008212:	d0d7      	beq.n	80081c4 <_puts_r+0x38>
 8008214:	250a      	movs	r5, #10
 8008216:	e7d7      	b.n	80081c8 <_puts_r+0x3c>
 8008218:	4622      	mov	r2, r4
 800821a:	4628      	mov	r0, r5
 800821c:	f001 fd09 	bl	8009c32 <__swbuf_r>
 8008220:	3001      	adds	r0, #1
 8008222:	d1e7      	bne.n	80081f4 <_puts_r+0x68>
 8008224:	e7ce      	b.n	80081c4 <_puts_r+0x38>
 8008226:	3e01      	subs	r6, #1
 8008228:	e7e4      	b.n	80081f4 <_puts_r+0x68>
 800822a:	6823      	ldr	r3, [r4, #0]
 800822c:	1c5a      	adds	r2, r3, #1
 800822e:	6022      	str	r2, [r4, #0]
 8008230:	220a      	movs	r2, #10
 8008232:	701a      	strb	r2, [r3, #0]
 8008234:	e7ee      	b.n	8008214 <_puts_r+0x88>
	...

08008238 <puts>:
 8008238:	4b02      	ldr	r3, [pc, #8]	@ (8008244 <puts+0xc>)
 800823a:	4601      	mov	r1, r0
 800823c:	6818      	ldr	r0, [r3, #0]
 800823e:	f7ff bfa5 	b.w	800818c <_puts_r>
 8008242:	bf00      	nop
 8008244:	20000018 	.word	0x20000018

08008248 <memset>:
 8008248:	4402      	add	r2, r0
 800824a:	4603      	mov	r3, r0
 800824c:	4293      	cmp	r3, r2
 800824e:	d100      	bne.n	8008252 <memset+0xa>
 8008250:	4770      	bx	lr
 8008252:	f803 1b01 	strb.w	r1, [r3], #1
 8008256:	e7f9      	b.n	800824c <memset+0x4>

08008258 <__errno>:
 8008258:	4b01      	ldr	r3, [pc, #4]	@ (8008260 <__errno+0x8>)
 800825a:	6818      	ldr	r0, [r3, #0]
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	20000018 	.word	0x20000018

08008264 <__libc_init_array>:
 8008264:	b570      	push	{r4, r5, r6, lr}
 8008266:	4d0d      	ldr	r5, [pc, #52]	@ (800829c <__libc_init_array+0x38>)
 8008268:	4c0d      	ldr	r4, [pc, #52]	@ (80082a0 <__libc_init_array+0x3c>)
 800826a:	1b64      	subs	r4, r4, r5
 800826c:	10a4      	asrs	r4, r4, #2
 800826e:	2600      	movs	r6, #0
 8008270:	42a6      	cmp	r6, r4
 8008272:	d109      	bne.n	8008288 <__libc_init_array+0x24>
 8008274:	4d0b      	ldr	r5, [pc, #44]	@ (80082a4 <__libc_init_array+0x40>)
 8008276:	4c0c      	ldr	r4, [pc, #48]	@ (80082a8 <__libc_init_array+0x44>)
 8008278:	f001 ff50 	bl	800a11c <_init>
 800827c:	1b64      	subs	r4, r4, r5
 800827e:	10a4      	asrs	r4, r4, #2
 8008280:	2600      	movs	r6, #0
 8008282:	42a6      	cmp	r6, r4
 8008284:	d105      	bne.n	8008292 <__libc_init_array+0x2e>
 8008286:	bd70      	pop	{r4, r5, r6, pc}
 8008288:	f855 3b04 	ldr.w	r3, [r5], #4
 800828c:	4798      	blx	r3
 800828e:	3601      	adds	r6, #1
 8008290:	e7ee      	b.n	8008270 <__libc_init_array+0xc>
 8008292:	f855 3b04 	ldr.w	r3, [r5], #4
 8008296:	4798      	blx	r3
 8008298:	3601      	adds	r6, #1
 800829a:	e7f2      	b.n	8008282 <__libc_init_array+0x1e>
 800829c:	0800a5a4 	.word	0x0800a5a4
 80082a0:	0800a5a4 	.word	0x0800a5a4
 80082a4:	0800a5a4 	.word	0x0800a5a4
 80082a8:	0800a5a8 	.word	0x0800a5a8

080082ac <__retarget_lock_init_recursive>:
 80082ac:	4770      	bx	lr

080082ae <__retarget_lock_acquire_recursive>:
 80082ae:	4770      	bx	lr

080082b0 <__retarget_lock_release_recursive>:
 80082b0:	4770      	bx	lr
	...

080082b4 <_localeconv_r>:
 80082b4:	4800      	ldr	r0, [pc, #0]	@ (80082b8 <_localeconv_r+0x4>)
 80082b6:	4770      	bx	lr
 80082b8:	20000158 	.word	0x20000158

080082bc <quorem>:
 80082bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c0:	6903      	ldr	r3, [r0, #16]
 80082c2:	690c      	ldr	r4, [r1, #16]
 80082c4:	42a3      	cmp	r3, r4
 80082c6:	4607      	mov	r7, r0
 80082c8:	db7e      	blt.n	80083c8 <quorem+0x10c>
 80082ca:	3c01      	subs	r4, #1
 80082cc:	f101 0814 	add.w	r8, r1, #20
 80082d0:	00a3      	lsls	r3, r4, #2
 80082d2:	f100 0514 	add.w	r5, r0, #20
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082dc:	9301      	str	r3, [sp, #4]
 80082de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80082e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082e6:	3301      	adds	r3, #1
 80082e8:	429a      	cmp	r2, r3
 80082ea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80082ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80082f2:	d32e      	bcc.n	8008352 <quorem+0x96>
 80082f4:	f04f 0a00 	mov.w	sl, #0
 80082f8:	46c4      	mov	ip, r8
 80082fa:	46ae      	mov	lr, r5
 80082fc:	46d3      	mov	fp, sl
 80082fe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008302:	b298      	uxth	r0, r3
 8008304:	fb06 a000 	mla	r0, r6, r0, sl
 8008308:	0c02      	lsrs	r2, r0, #16
 800830a:	0c1b      	lsrs	r3, r3, #16
 800830c:	fb06 2303 	mla	r3, r6, r3, r2
 8008310:	f8de 2000 	ldr.w	r2, [lr]
 8008314:	b280      	uxth	r0, r0
 8008316:	b292      	uxth	r2, r2
 8008318:	1a12      	subs	r2, r2, r0
 800831a:	445a      	add	r2, fp
 800831c:	f8de 0000 	ldr.w	r0, [lr]
 8008320:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008324:	b29b      	uxth	r3, r3
 8008326:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800832a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800832e:	b292      	uxth	r2, r2
 8008330:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008334:	45e1      	cmp	r9, ip
 8008336:	f84e 2b04 	str.w	r2, [lr], #4
 800833a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800833e:	d2de      	bcs.n	80082fe <quorem+0x42>
 8008340:	9b00      	ldr	r3, [sp, #0]
 8008342:	58eb      	ldr	r3, [r5, r3]
 8008344:	b92b      	cbnz	r3, 8008352 <quorem+0x96>
 8008346:	9b01      	ldr	r3, [sp, #4]
 8008348:	3b04      	subs	r3, #4
 800834a:	429d      	cmp	r5, r3
 800834c:	461a      	mov	r2, r3
 800834e:	d32f      	bcc.n	80083b0 <quorem+0xf4>
 8008350:	613c      	str	r4, [r7, #16]
 8008352:	4638      	mov	r0, r7
 8008354:	f001 fb22 	bl	800999c <__mcmp>
 8008358:	2800      	cmp	r0, #0
 800835a:	db25      	blt.n	80083a8 <quorem+0xec>
 800835c:	4629      	mov	r1, r5
 800835e:	2000      	movs	r0, #0
 8008360:	f858 2b04 	ldr.w	r2, [r8], #4
 8008364:	f8d1 c000 	ldr.w	ip, [r1]
 8008368:	fa1f fe82 	uxth.w	lr, r2
 800836c:	fa1f f38c 	uxth.w	r3, ip
 8008370:	eba3 030e 	sub.w	r3, r3, lr
 8008374:	4403      	add	r3, r0
 8008376:	0c12      	lsrs	r2, r2, #16
 8008378:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800837c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008380:	b29b      	uxth	r3, r3
 8008382:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008386:	45c1      	cmp	r9, r8
 8008388:	f841 3b04 	str.w	r3, [r1], #4
 800838c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008390:	d2e6      	bcs.n	8008360 <quorem+0xa4>
 8008392:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008396:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800839a:	b922      	cbnz	r2, 80083a6 <quorem+0xea>
 800839c:	3b04      	subs	r3, #4
 800839e:	429d      	cmp	r5, r3
 80083a0:	461a      	mov	r2, r3
 80083a2:	d30b      	bcc.n	80083bc <quorem+0x100>
 80083a4:	613c      	str	r4, [r7, #16]
 80083a6:	3601      	adds	r6, #1
 80083a8:	4630      	mov	r0, r6
 80083aa:	b003      	add	sp, #12
 80083ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b0:	6812      	ldr	r2, [r2, #0]
 80083b2:	3b04      	subs	r3, #4
 80083b4:	2a00      	cmp	r2, #0
 80083b6:	d1cb      	bne.n	8008350 <quorem+0x94>
 80083b8:	3c01      	subs	r4, #1
 80083ba:	e7c6      	b.n	800834a <quorem+0x8e>
 80083bc:	6812      	ldr	r2, [r2, #0]
 80083be:	3b04      	subs	r3, #4
 80083c0:	2a00      	cmp	r2, #0
 80083c2:	d1ef      	bne.n	80083a4 <quorem+0xe8>
 80083c4:	3c01      	subs	r4, #1
 80083c6:	e7ea      	b.n	800839e <quorem+0xe2>
 80083c8:	2000      	movs	r0, #0
 80083ca:	e7ee      	b.n	80083aa <quorem+0xee>
 80083cc:	0000      	movs	r0, r0
	...

080083d0 <_dtoa_r>:
 80083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d4:	69c7      	ldr	r7, [r0, #28]
 80083d6:	b097      	sub	sp, #92	@ 0x5c
 80083d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80083dc:	ec55 4b10 	vmov	r4, r5, d0
 80083e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80083e2:	9107      	str	r1, [sp, #28]
 80083e4:	4681      	mov	r9, r0
 80083e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80083e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80083ea:	b97f      	cbnz	r7, 800840c <_dtoa_r+0x3c>
 80083ec:	2010      	movs	r0, #16
 80083ee:	f000 ff01 	bl	80091f4 <malloc>
 80083f2:	4602      	mov	r2, r0
 80083f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80083f8:	b920      	cbnz	r0, 8008404 <_dtoa_r+0x34>
 80083fa:	4ba9      	ldr	r3, [pc, #676]	@ (80086a0 <_dtoa_r+0x2d0>)
 80083fc:	21ef      	movs	r1, #239	@ 0xef
 80083fe:	48a9      	ldr	r0, [pc, #676]	@ (80086a4 <_dtoa_r+0x2d4>)
 8008400:	f001 fd94 	bl	8009f2c <__assert_func>
 8008404:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008408:	6007      	str	r7, [r0, #0]
 800840a:	60c7      	str	r7, [r0, #12]
 800840c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008410:	6819      	ldr	r1, [r3, #0]
 8008412:	b159      	cbz	r1, 800842c <_dtoa_r+0x5c>
 8008414:	685a      	ldr	r2, [r3, #4]
 8008416:	604a      	str	r2, [r1, #4]
 8008418:	2301      	movs	r3, #1
 800841a:	4093      	lsls	r3, r2
 800841c:	608b      	str	r3, [r1, #8]
 800841e:	4648      	mov	r0, r9
 8008420:	f001 f88a 	bl	8009538 <_Bfree>
 8008424:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008428:	2200      	movs	r2, #0
 800842a:	601a      	str	r2, [r3, #0]
 800842c:	1e2b      	subs	r3, r5, #0
 800842e:	bfb9      	ittee	lt
 8008430:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008434:	9305      	strlt	r3, [sp, #20]
 8008436:	2300      	movge	r3, #0
 8008438:	6033      	strge	r3, [r6, #0]
 800843a:	9f05      	ldr	r7, [sp, #20]
 800843c:	4b9a      	ldr	r3, [pc, #616]	@ (80086a8 <_dtoa_r+0x2d8>)
 800843e:	bfbc      	itt	lt
 8008440:	2201      	movlt	r2, #1
 8008442:	6032      	strlt	r2, [r6, #0]
 8008444:	43bb      	bics	r3, r7
 8008446:	d112      	bne.n	800846e <_dtoa_r+0x9e>
 8008448:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800844a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800844e:	6013      	str	r3, [r2, #0]
 8008450:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008454:	4323      	orrs	r3, r4
 8008456:	f000 855a 	beq.w	8008f0e <_dtoa_r+0xb3e>
 800845a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800845c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80086bc <_dtoa_r+0x2ec>
 8008460:	2b00      	cmp	r3, #0
 8008462:	f000 855c 	beq.w	8008f1e <_dtoa_r+0xb4e>
 8008466:	f10a 0303 	add.w	r3, sl, #3
 800846a:	f000 bd56 	b.w	8008f1a <_dtoa_r+0xb4a>
 800846e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008472:	2200      	movs	r2, #0
 8008474:	ec51 0b17 	vmov	r0, r1, d7
 8008478:	2300      	movs	r3, #0
 800847a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800847e:	f7f8 fb4b 	bl	8000b18 <__aeabi_dcmpeq>
 8008482:	4680      	mov	r8, r0
 8008484:	b158      	cbz	r0, 800849e <_dtoa_r+0xce>
 8008486:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008488:	2301      	movs	r3, #1
 800848a:	6013      	str	r3, [r2, #0]
 800848c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800848e:	b113      	cbz	r3, 8008496 <_dtoa_r+0xc6>
 8008490:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008492:	4b86      	ldr	r3, [pc, #536]	@ (80086ac <_dtoa_r+0x2dc>)
 8008494:	6013      	str	r3, [r2, #0]
 8008496:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80086c0 <_dtoa_r+0x2f0>
 800849a:	f000 bd40 	b.w	8008f1e <_dtoa_r+0xb4e>
 800849e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80084a2:	aa14      	add	r2, sp, #80	@ 0x50
 80084a4:	a915      	add	r1, sp, #84	@ 0x54
 80084a6:	4648      	mov	r0, r9
 80084a8:	f001 fb28 	bl	8009afc <__d2b>
 80084ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80084b0:	9002      	str	r0, [sp, #8]
 80084b2:	2e00      	cmp	r6, #0
 80084b4:	d078      	beq.n	80085a8 <_dtoa_r+0x1d8>
 80084b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084b8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80084bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80084c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80084cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80084d0:	4619      	mov	r1, r3
 80084d2:	2200      	movs	r2, #0
 80084d4:	4b76      	ldr	r3, [pc, #472]	@ (80086b0 <_dtoa_r+0x2e0>)
 80084d6:	f7f7 feff 	bl	80002d8 <__aeabi_dsub>
 80084da:	a36b      	add	r3, pc, #428	@ (adr r3, 8008688 <_dtoa_r+0x2b8>)
 80084dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e0:	f7f8 f8b2 	bl	8000648 <__aeabi_dmul>
 80084e4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008690 <_dtoa_r+0x2c0>)
 80084e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ea:	f7f7 fef7 	bl	80002dc <__adddf3>
 80084ee:	4604      	mov	r4, r0
 80084f0:	4630      	mov	r0, r6
 80084f2:	460d      	mov	r5, r1
 80084f4:	f7f8 f83e 	bl	8000574 <__aeabi_i2d>
 80084f8:	a367      	add	r3, pc, #412	@ (adr r3, 8008698 <_dtoa_r+0x2c8>)
 80084fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fe:	f7f8 f8a3 	bl	8000648 <__aeabi_dmul>
 8008502:	4602      	mov	r2, r0
 8008504:	460b      	mov	r3, r1
 8008506:	4620      	mov	r0, r4
 8008508:	4629      	mov	r1, r5
 800850a:	f7f7 fee7 	bl	80002dc <__adddf3>
 800850e:	4604      	mov	r4, r0
 8008510:	460d      	mov	r5, r1
 8008512:	f7f8 fb49 	bl	8000ba8 <__aeabi_d2iz>
 8008516:	2200      	movs	r2, #0
 8008518:	4607      	mov	r7, r0
 800851a:	2300      	movs	r3, #0
 800851c:	4620      	mov	r0, r4
 800851e:	4629      	mov	r1, r5
 8008520:	f7f8 fb04 	bl	8000b2c <__aeabi_dcmplt>
 8008524:	b140      	cbz	r0, 8008538 <_dtoa_r+0x168>
 8008526:	4638      	mov	r0, r7
 8008528:	f7f8 f824 	bl	8000574 <__aeabi_i2d>
 800852c:	4622      	mov	r2, r4
 800852e:	462b      	mov	r3, r5
 8008530:	f7f8 faf2 	bl	8000b18 <__aeabi_dcmpeq>
 8008534:	b900      	cbnz	r0, 8008538 <_dtoa_r+0x168>
 8008536:	3f01      	subs	r7, #1
 8008538:	2f16      	cmp	r7, #22
 800853a:	d852      	bhi.n	80085e2 <_dtoa_r+0x212>
 800853c:	4b5d      	ldr	r3, [pc, #372]	@ (80086b4 <_dtoa_r+0x2e4>)
 800853e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008546:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800854a:	f7f8 faef 	bl	8000b2c <__aeabi_dcmplt>
 800854e:	2800      	cmp	r0, #0
 8008550:	d049      	beq.n	80085e6 <_dtoa_r+0x216>
 8008552:	3f01      	subs	r7, #1
 8008554:	2300      	movs	r3, #0
 8008556:	9310      	str	r3, [sp, #64]	@ 0x40
 8008558:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800855a:	1b9b      	subs	r3, r3, r6
 800855c:	1e5a      	subs	r2, r3, #1
 800855e:	bf45      	ittet	mi
 8008560:	f1c3 0301 	rsbmi	r3, r3, #1
 8008564:	9300      	strmi	r3, [sp, #0]
 8008566:	2300      	movpl	r3, #0
 8008568:	2300      	movmi	r3, #0
 800856a:	9206      	str	r2, [sp, #24]
 800856c:	bf54      	ite	pl
 800856e:	9300      	strpl	r3, [sp, #0]
 8008570:	9306      	strmi	r3, [sp, #24]
 8008572:	2f00      	cmp	r7, #0
 8008574:	db39      	blt.n	80085ea <_dtoa_r+0x21a>
 8008576:	9b06      	ldr	r3, [sp, #24]
 8008578:	970d      	str	r7, [sp, #52]	@ 0x34
 800857a:	443b      	add	r3, r7
 800857c:	9306      	str	r3, [sp, #24]
 800857e:	2300      	movs	r3, #0
 8008580:	9308      	str	r3, [sp, #32]
 8008582:	9b07      	ldr	r3, [sp, #28]
 8008584:	2b09      	cmp	r3, #9
 8008586:	d863      	bhi.n	8008650 <_dtoa_r+0x280>
 8008588:	2b05      	cmp	r3, #5
 800858a:	bfc4      	itt	gt
 800858c:	3b04      	subgt	r3, #4
 800858e:	9307      	strgt	r3, [sp, #28]
 8008590:	9b07      	ldr	r3, [sp, #28]
 8008592:	f1a3 0302 	sub.w	r3, r3, #2
 8008596:	bfcc      	ite	gt
 8008598:	2400      	movgt	r4, #0
 800859a:	2401      	movle	r4, #1
 800859c:	2b03      	cmp	r3, #3
 800859e:	d863      	bhi.n	8008668 <_dtoa_r+0x298>
 80085a0:	e8df f003 	tbb	[pc, r3]
 80085a4:	2b375452 	.word	0x2b375452
 80085a8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80085ac:	441e      	add	r6, r3
 80085ae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80085b2:	2b20      	cmp	r3, #32
 80085b4:	bfc1      	itttt	gt
 80085b6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80085ba:	409f      	lslgt	r7, r3
 80085bc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80085c0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80085c4:	bfd6      	itet	le
 80085c6:	f1c3 0320 	rsble	r3, r3, #32
 80085ca:	ea47 0003 	orrgt.w	r0, r7, r3
 80085ce:	fa04 f003 	lslle.w	r0, r4, r3
 80085d2:	f7f7 ffbf 	bl	8000554 <__aeabi_ui2d>
 80085d6:	2201      	movs	r2, #1
 80085d8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80085dc:	3e01      	subs	r6, #1
 80085de:	9212      	str	r2, [sp, #72]	@ 0x48
 80085e0:	e776      	b.n	80084d0 <_dtoa_r+0x100>
 80085e2:	2301      	movs	r3, #1
 80085e4:	e7b7      	b.n	8008556 <_dtoa_r+0x186>
 80085e6:	9010      	str	r0, [sp, #64]	@ 0x40
 80085e8:	e7b6      	b.n	8008558 <_dtoa_r+0x188>
 80085ea:	9b00      	ldr	r3, [sp, #0]
 80085ec:	1bdb      	subs	r3, r3, r7
 80085ee:	9300      	str	r3, [sp, #0]
 80085f0:	427b      	negs	r3, r7
 80085f2:	9308      	str	r3, [sp, #32]
 80085f4:	2300      	movs	r3, #0
 80085f6:	930d      	str	r3, [sp, #52]	@ 0x34
 80085f8:	e7c3      	b.n	8008582 <_dtoa_r+0x1b2>
 80085fa:	2301      	movs	r3, #1
 80085fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008600:	eb07 0b03 	add.w	fp, r7, r3
 8008604:	f10b 0301 	add.w	r3, fp, #1
 8008608:	2b01      	cmp	r3, #1
 800860a:	9303      	str	r3, [sp, #12]
 800860c:	bfb8      	it	lt
 800860e:	2301      	movlt	r3, #1
 8008610:	e006      	b.n	8008620 <_dtoa_r+0x250>
 8008612:	2301      	movs	r3, #1
 8008614:	9309      	str	r3, [sp, #36]	@ 0x24
 8008616:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008618:	2b00      	cmp	r3, #0
 800861a:	dd28      	ble.n	800866e <_dtoa_r+0x29e>
 800861c:	469b      	mov	fp, r3
 800861e:	9303      	str	r3, [sp, #12]
 8008620:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008624:	2100      	movs	r1, #0
 8008626:	2204      	movs	r2, #4
 8008628:	f102 0514 	add.w	r5, r2, #20
 800862c:	429d      	cmp	r5, r3
 800862e:	d926      	bls.n	800867e <_dtoa_r+0x2ae>
 8008630:	6041      	str	r1, [r0, #4]
 8008632:	4648      	mov	r0, r9
 8008634:	f000 ff40 	bl	80094b8 <_Balloc>
 8008638:	4682      	mov	sl, r0
 800863a:	2800      	cmp	r0, #0
 800863c:	d142      	bne.n	80086c4 <_dtoa_r+0x2f4>
 800863e:	4b1e      	ldr	r3, [pc, #120]	@ (80086b8 <_dtoa_r+0x2e8>)
 8008640:	4602      	mov	r2, r0
 8008642:	f240 11af 	movw	r1, #431	@ 0x1af
 8008646:	e6da      	b.n	80083fe <_dtoa_r+0x2e>
 8008648:	2300      	movs	r3, #0
 800864a:	e7e3      	b.n	8008614 <_dtoa_r+0x244>
 800864c:	2300      	movs	r3, #0
 800864e:	e7d5      	b.n	80085fc <_dtoa_r+0x22c>
 8008650:	2401      	movs	r4, #1
 8008652:	2300      	movs	r3, #0
 8008654:	9307      	str	r3, [sp, #28]
 8008656:	9409      	str	r4, [sp, #36]	@ 0x24
 8008658:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800865c:	2200      	movs	r2, #0
 800865e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008662:	2312      	movs	r3, #18
 8008664:	920c      	str	r2, [sp, #48]	@ 0x30
 8008666:	e7db      	b.n	8008620 <_dtoa_r+0x250>
 8008668:	2301      	movs	r3, #1
 800866a:	9309      	str	r3, [sp, #36]	@ 0x24
 800866c:	e7f4      	b.n	8008658 <_dtoa_r+0x288>
 800866e:	f04f 0b01 	mov.w	fp, #1
 8008672:	f8cd b00c 	str.w	fp, [sp, #12]
 8008676:	465b      	mov	r3, fp
 8008678:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800867c:	e7d0      	b.n	8008620 <_dtoa_r+0x250>
 800867e:	3101      	adds	r1, #1
 8008680:	0052      	lsls	r2, r2, #1
 8008682:	e7d1      	b.n	8008628 <_dtoa_r+0x258>
 8008684:	f3af 8000 	nop.w
 8008688:	636f4361 	.word	0x636f4361
 800868c:	3fd287a7 	.word	0x3fd287a7
 8008690:	8b60c8b3 	.word	0x8b60c8b3
 8008694:	3fc68a28 	.word	0x3fc68a28
 8008698:	509f79fb 	.word	0x509f79fb
 800869c:	3fd34413 	.word	0x3fd34413
 80086a0:	0800a265 	.word	0x0800a265
 80086a4:	0800a27c 	.word	0x0800a27c
 80086a8:	7ff00000 	.word	0x7ff00000
 80086ac:	0800a235 	.word	0x0800a235
 80086b0:	3ff80000 	.word	0x3ff80000
 80086b4:	0800a3d0 	.word	0x0800a3d0
 80086b8:	0800a2d4 	.word	0x0800a2d4
 80086bc:	0800a261 	.word	0x0800a261
 80086c0:	0800a234 	.word	0x0800a234
 80086c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80086c8:	6018      	str	r0, [r3, #0]
 80086ca:	9b03      	ldr	r3, [sp, #12]
 80086cc:	2b0e      	cmp	r3, #14
 80086ce:	f200 80a1 	bhi.w	8008814 <_dtoa_r+0x444>
 80086d2:	2c00      	cmp	r4, #0
 80086d4:	f000 809e 	beq.w	8008814 <_dtoa_r+0x444>
 80086d8:	2f00      	cmp	r7, #0
 80086da:	dd33      	ble.n	8008744 <_dtoa_r+0x374>
 80086dc:	4b9c      	ldr	r3, [pc, #624]	@ (8008950 <_dtoa_r+0x580>)
 80086de:	f007 020f 	and.w	r2, r7, #15
 80086e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086e6:	ed93 7b00 	vldr	d7, [r3]
 80086ea:	05f8      	lsls	r0, r7, #23
 80086ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80086f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80086f4:	d516      	bpl.n	8008724 <_dtoa_r+0x354>
 80086f6:	4b97      	ldr	r3, [pc, #604]	@ (8008954 <_dtoa_r+0x584>)
 80086f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80086fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008700:	f7f8 f8cc 	bl	800089c <__aeabi_ddiv>
 8008704:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008708:	f004 040f 	and.w	r4, r4, #15
 800870c:	2603      	movs	r6, #3
 800870e:	4d91      	ldr	r5, [pc, #580]	@ (8008954 <_dtoa_r+0x584>)
 8008710:	b954      	cbnz	r4, 8008728 <_dtoa_r+0x358>
 8008712:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800871a:	f7f8 f8bf 	bl	800089c <__aeabi_ddiv>
 800871e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008722:	e028      	b.n	8008776 <_dtoa_r+0x3a6>
 8008724:	2602      	movs	r6, #2
 8008726:	e7f2      	b.n	800870e <_dtoa_r+0x33e>
 8008728:	07e1      	lsls	r1, r4, #31
 800872a:	d508      	bpl.n	800873e <_dtoa_r+0x36e>
 800872c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008730:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008734:	f7f7 ff88 	bl	8000648 <__aeabi_dmul>
 8008738:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800873c:	3601      	adds	r6, #1
 800873e:	1064      	asrs	r4, r4, #1
 8008740:	3508      	adds	r5, #8
 8008742:	e7e5      	b.n	8008710 <_dtoa_r+0x340>
 8008744:	f000 80af 	beq.w	80088a6 <_dtoa_r+0x4d6>
 8008748:	427c      	negs	r4, r7
 800874a:	4b81      	ldr	r3, [pc, #516]	@ (8008950 <_dtoa_r+0x580>)
 800874c:	4d81      	ldr	r5, [pc, #516]	@ (8008954 <_dtoa_r+0x584>)
 800874e:	f004 020f 	and.w	r2, r4, #15
 8008752:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800875a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800875e:	f7f7 ff73 	bl	8000648 <__aeabi_dmul>
 8008762:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008766:	1124      	asrs	r4, r4, #4
 8008768:	2300      	movs	r3, #0
 800876a:	2602      	movs	r6, #2
 800876c:	2c00      	cmp	r4, #0
 800876e:	f040 808f 	bne.w	8008890 <_dtoa_r+0x4c0>
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1d3      	bne.n	800871e <_dtoa_r+0x34e>
 8008776:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008778:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800877c:	2b00      	cmp	r3, #0
 800877e:	f000 8094 	beq.w	80088aa <_dtoa_r+0x4da>
 8008782:	4b75      	ldr	r3, [pc, #468]	@ (8008958 <_dtoa_r+0x588>)
 8008784:	2200      	movs	r2, #0
 8008786:	4620      	mov	r0, r4
 8008788:	4629      	mov	r1, r5
 800878a:	f7f8 f9cf 	bl	8000b2c <__aeabi_dcmplt>
 800878e:	2800      	cmp	r0, #0
 8008790:	f000 808b 	beq.w	80088aa <_dtoa_r+0x4da>
 8008794:	9b03      	ldr	r3, [sp, #12]
 8008796:	2b00      	cmp	r3, #0
 8008798:	f000 8087 	beq.w	80088aa <_dtoa_r+0x4da>
 800879c:	f1bb 0f00 	cmp.w	fp, #0
 80087a0:	dd34      	ble.n	800880c <_dtoa_r+0x43c>
 80087a2:	4620      	mov	r0, r4
 80087a4:	4b6d      	ldr	r3, [pc, #436]	@ (800895c <_dtoa_r+0x58c>)
 80087a6:	2200      	movs	r2, #0
 80087a8:	4629      	mov	r1, r5
 80087aa:	f7f7 ff4d 	bl	8000648 <__aeabi_dmul>
 80087ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087b2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80087b6:	3601      	adds	r6, #1
 80087b8:	465c      	mov	r4, fp
 80087ba:	4630      	mov	r0, r6
 80087bc:	f7f7 feda 	bl	8000574 <__aeabi_i2d>
 80087c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087c4:	f7f7 ff40 	bl	8000648 <__aeabi_dmul>
 80087c8:	4b65      	ldr	r3, [pc, #404]	@ (8008960 <_dtoa_r+0x590>)
 80087ca:	2200      	movs	r2, #0
 80087cc:	f7f7 fd86 	bl	80002dc <__adddf3>
 80087d0:	4605      	mov	r5, r0
 80087d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80087d6:	2c00      	cmp	r4, #0
 80087d8:	d16a      	bne.n	80088b0 <_dtoa_r+0x4e0>
 80087da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087de:	4b61      	ldr	r3, [pc, #388]	@ (8008964 <_dtoa_r+0x594>)
 80087e0:	2200      	movs	r2, #0
 80087e2:	f7f7 fd79 	bl	80002d8 <__aeabi_dsub>
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80087ee:	462a      	mov	r2, r5
 80087f0:	4633      	mov	r3, r6
 80087f2:	f7f8 f9b9 	bl	8000b68 <__aeabi_dcmpgt>
 80087f6:	2800      	cmp	r0, #0
 80087f8:	f040 8298 	bne.w	8008d2c <_dtoa_r+0x95c>
 80087fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008800:	462a      	mov	r2, r5
 8008802:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008806:	f7f8 f991 	bl	8000b2c <__aeabi_dcmplt>
 800880a:	bb38      	cbnz	r0, 800885c <_dtoa_r+0x48c>
 800880c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008810:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008814:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008816:	2b00      	cmp	r3, #0
 8008818:	f2c0 8157 	blt.w	8008aca <_dtoa_r+0x6fa>
 800881c:	2f0e      	cmp	r7, #14
 800881e:	f300 8154 	bgt.w	8008aca <_dtoa_r+0x6fa>
 8008822:	4b4b      	ldr	r3, [pc, #300]	@ (8008950 <_dtoa_r+0x580>)
 8008824:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008828:	ed93 7b00 	vldr	d7, [r3]
 800882c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800882e:	2b00      	cmp	r3, #0
 8008830:	ed8d 7b00 	vstr	d7, [sp]
 8008834:	f280 80e5 	bge.w	8008a02 <_dtoa_r+0x632>
 8008838:	9b03      	ldr	r3, [sp, #12]
 800883a:	2b00      	cmp	r3, #0
 800883c:	f300 80e1 	bgt.w	8008a02 <_dtoa_r+0x632>
 8008840:	d10c      	bne.n	800885c <_dtoa_r+0x48c>
 8008842:	4b48      	ldr	r3, [pc, #288]	@ (8008964 <_dtoa_r+0x594>)
 8008844:	2200      	movs	r2, #0
 8008846:	ec51 0b17 	vmov	r0, r1, d7
 800884a:	f7f7 fefd 	bl	8000648 <__aeabi_dmul>
 800884e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008852:	f7f8 f97f 	bl	8000b54 <__aeabi_dcmpge>
 8008856:	2800      	cmp	r0, #0
 8008858:	f000 8266 	beq.w	8008d28 <_dtoa_r+0x958>
 800885c:	2400      	movs	r4, #0
 800885e:	4625      	mov	r5, r4
 8008860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008862:	4656      	mov	r6, sl
 8008864:	ea6f 0803 	mvn.w	r8, r3
 8008868:	2700      	movs	r7, #0
 800886a:	4621      	mov	r1, r4
 800886c:	4648      	mov	r0, r9
 800886e:	f000 fe63 	bl	8009538 <_Bfree>
 8008872:	2d00      	cmp	r5, #0
 8008874:	f000 80bd 	beq.w	80089f2 <_dtoa_r+0x622>
 8008878:	b12f      	cbz	r7, 8008886 <_dtoa_r+0x4b6>
 800887a:	42af      	cmp	r7, r5
 800887c:	d003      	beq.n	8008886 <_dtoa_r+0x4b6>
 800887e:	4639      	mov	r1, r7
 8008880:	4648      	mov	r0, r9
 8008882:	f000 fe59 	bl	8009538 <_Bfree>
 8008886:	4629      	mov	r1, r5
 8008888:	4648      	mov	r0, r9
 800888a:	f000 fe55 	bl	8009538 <_Bfree>
 800888e:	e0b0      	b.n	80089f2 <_dtoa_r+0x622>
 8008890:	07e2      	lsls	r2, r4, #31
 8008892:	d505      	bpl.n	80088a0 <_dtoa_r+0x4d0>
 8008894:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008898:	f7f7 fed6 	bl	8000648 <__aeabi_dmul>
 800889c:	3601      	adds	r6, #1
 800889e:	2301      	movs	r3, #1
 80088a0:	1064      	asrs	r4, r4, #1
 80088a2:	3508      	adds	r5, #8
 80088a4:	e762      	b.n	800876c <_dtoa_r+0x39c>
 80088a6:	2602      	movs	r6, #2
 80088a8:	e765      	b.n	8008776 <_dtoa_r+0x3a6>
 80088aa:	9c03      	ldr	r4, [sp, #12]
 80088ac:	46b8      	mov	r8, r7
 80088ae:	e784      	b.n	80087ba <_dtoa_r+0x3ea>
 80088b0:	4b27      	ldr	r3, [pc, #156]	@ (8008950 <_dtoa_r+0x580>)
 80088b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80088b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80088bc:	4454      	add	r4, sl
 80088be:	2900      	cmp	r1, #0
 80088c0:	d054      	beq.n	800896c <_dtoa_r+0x59c>
 80088c2:	4929      	ldr	r1, [pc, #164]	@ (8008968 <_dtoa_r+0x598>)
 80088c4:	2000      	movs	r0, #0
 80088c6:	f7f7 ffe9 	bl	800089c <__aeabi_ddiv>
 80088ca:	4633      	mov	r3, r6
 80088cc:	462a      	mov	r2, r5
 80088ce:	f7f7 fd03 	bl	80002d8 <__aeabi_dsub>
 80088d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80088d6:	4656      	mov	r6, sl
 80088d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088dc:	f7f8 f964 	bl	8000ba8 <__aeabi_d2iz>
 80088e0:	4605      	mov	r5, r0
 80088e2:	f7f7 fe47 	bl	8000574 <__aeabi_i2d>
 80088e6:	4602      	mov	r2, r0
 80088e8:	460b      	mov	r3, r1
 80088ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088ee:	f7f7 fcf3 	bl	80002d8 <__aeabi_dsub>
 80088f2:	3530      	adds	r5, #48	@ 0x30
 80088f4:	4602      	mov	r2, r0
 80088f6:	460b      	mov	r3, r1
 80088f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80088fc:	f806 5b01 	strb.w	r5, [r6], #1
 8008900:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008904:	f7f8 f912 	bl	8000b2c <__aeabi_dcmplt>
 8008908:	2800      	cmp	r0, #0
 800890a:	d172      	bne.n	80089f2 <_dtoa_r+0x622>
 800890c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008910:	4911      	ldr	r1, [pc, #68]	@ (8008958 <_dtoa_r+0x588>)
 8008912:	2000      	movs	r0, #0
 8008914:	f7f7 fce0 	bl	80002d8 <__aeabi_dsub>
 8008918:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800891c:	f7f8 f906 	bl	8000b2c <__aeabi_dcmplt>
 8008920:	2800      	cmp	r0, #0
 8008922:	f040 80b4 	bne.w	8008a8e <_dtoa_r+0x6be>
 8008926:	42a6      	cmp	r6, r4
 8008928:	f43f af70 	beq.w	800880c <_dtoa_r+0x43c>
 800892c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008930:	4b0a      	ldr	r3, [pc, #40]	@ (800895c <_dtoa_r+0x58c>)
 8008932:	2200      	movs	r2, #0
 8008934:	f7f7 fe88 	bl	8000648 <__aeabi_dmul>
 8008938:	4b08      	ldr	r3, [pc, #32]	@ (800895c <_dtoa_r+0x58c>)
 800893a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800893e:	2200      	movs	r2, #0
 8008940:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008944:	f7f7 fe80 	bl	8000648 <__aeabi_dmul>
 8008948:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800894c:	e7c4      	b.n	80088d8 <_dtoa_r+0x508>
 800894e:	bf00      	nop
 8008950:	0800a3d0 	.word	0x0800a3d0
 8008954:	0800a3a8 	.word	0x0800a3a8
 8008958:	3ff00000 	.word	0x3ff00000
 800895c:	40240000 	.word	0x40240000
 8008960:	401c0000 	.word	0x401c0000
 8008964:	40140000 	.word	0x40140000
 8008968:	3fe00000 	.word	0x3fe00000
 800896c:	4631      	mov	r1, r6
 800896e:	4628      	mov	r0, r5
 8008970:	f7f7 fe6a 	bl	8000648 <__aeabi_dmul>
 8008974:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008978:	9413      	str	r4, [sp, #76]	@ 0x4c
 800897a:	4656      	mov	r6, sl
 800897c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008980:	f7f8 f912 	bl	8000ba8 <__aeabi_d2iz>
 8008984:	4605      	mov	r5, r0
 8008986:	f7f7 fdf5 	bl	8000574 <__aeabi_i2d>
 800898a:	4602      	mov	r2, r0
 800898c:	460b      	mov	r3, r1
 800898e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008992:	f7f7 fca1 	bl	80002d8 <__aeabi_dsub>
 8008996:	3530      	adds	r5, #48	@ 0x30
 8008998:	f806 5b01 	strb.w	r5, [r6], #1
 800899c:	4602      	mov	r2, r0
 800899e:	460b      	mov	r3, r1
 80089a0:	42a6      	cmp	r6, r4
 80089a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80089a6:	f04f 0200 	mov.w	r2, #0
 80089aa:	d124      	bne.n	80089f6 <_dtoa_r+0x626>
 80089ac:	4baf      	ldr	r3, [pc, #700]	@ (8008c6c <_dtoa_r+0x89c>)
 80089ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80089b2:	f7f7 fc93 	bl	80002dc <__adddf3>
 80089b6:	4602      	mov	r2, r0
 80089b8:	460b      	mov	r3, r1
 80089ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089be:	f7f8 f8d3 	bl	8000b68 <__aeabi_dcmpgt>
 80089c2:	2800      	cmp	r0, #0
 80089c4:	d163      	bne.n	8008a8e <_dtoa_r+0x6be>
 80089c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80089ca:	49a8      	ldr	r1, [pc, #672]	@ (8008c6c <_dtoa_r+0x89c>)
 80089cc:	2000      	movs	r0, #0
 80089ce:	f7f7 fc83 	bl	80002d8 <__aeabi_dsub>
 80089d2:	4602      	mov	r2, r0
 80089d4:	460b      	mov	r3, r1
 80089d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089da:	f7f8 f8a7 	bl	8000b2c <__aeabi_dcmplt>
 80089de:	2800      	cmp	r0, #0
 80089e0:	f43f af14 	beq.w	800880c <_dtoa_r+0x43c>
 80089e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80089e6:	1e73      	subs	r3, r6, #1
 80089e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80089ee:	2b30      	cmp	r3, #48	@ 0x30
 80089f0:	d0f8      	beq.n	80089e4 <_dtoa_r+0x614>
 80089f2:	4647      	mov	r7, r8
 80089f4:	e03b      	b.n	8008a6e <_dtoa_r+0x69e>
 80089f6:	4b9e      	ldr	r3, [pc, #632]	@ (8008c70 <_dtoa_r+0x8a0>)
 80089f8:	f7f7 fe26 	bl	8000648 <__aeabi_dmul>
 80089fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008a00:	e7bc      	b.n	800897c <_dtoa_r+0x5ac>
 8008a02:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008a06:	4656      	mov	r6, sl
 8008a08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	4629      	mov	r1, r5
 8008a10:	f7f7 ff44 	bl	800089c <__aeabi_ddiv>
 8008a14:	f7f8 f8c8 	bl	8000ba8 <__aeabi_d2iz>
 8008a18:	4680      	mov	r8, r0
 8008a1a:	f7f7 fdab 	bl	8000574 <__aeabi_i2d>
 8008a1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a22:	f7f7 fe11 	bl	8000648 <__aeabi_dmul>
 8008a26:	4602      	mov	r2, r0
 8008a28:	460b      	mov	r3, r1
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	4629      	mov	r1, r5
 8008a2e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008a32:	f7f7 fc51 	bl	80002d8 <__aeabi_dsub>
 8008a36:	f806 4b01 	strb.w	r4, [r6], #1
 8008a3a:	9d03      	ldr	r5, [sp, #12]
 8008a3c:	eba6 040a 	sub.w	r4, r6, sl
 8008a40:	42a5      	cmp	r5, r4
 8008a42:	4602      	mov	r2, r0
 8008a44:	460b      	mov	r3, r1
 8008a46:	d133      	bne.n	8008ab0 <_dtoa_r+0x6e0>
 8008a48:	f7f7 fc48 	bl	80002dc <__adddf3>
 8008a4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a50:	4604      	mov	r4, r0
 8008a52:	460d      	mov	r5, r1
 8008a54:	f7f8 f888 	bl	8000b68 <__aeabi_dcmpgt>
 8008a58:	b9c0      	cbnz	r0, 8008a8c <_dtoa_r+0x6bc>
 8008a5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a5e:	4620      	mov	r0, r4
 8008a60:	4629      	mov	r1, r5
 8008a62:	f7f8 f859 	bl	8000b18 <__aeabi_dcmpeq>
 8008a66:	b110      	cbz	r0, 8008a6e <_dtoa_r+0x69e>
 8008a68:	f018 0f01 	tst.w	r8, #1
 8008a6c:	d10e      	bne.n	8008a8c <_dtoa_r+0x6bc>
 8008a6e:	9902      	ldr	r1, [sp, #8]
 8008a70:	4648      	mov	r0, r9
 8008a72:	f000 fd61 	bl	8009538 <_Bfree>
 8008a76:	2300      	movs	r3, #0
 8008a78:	7033      	strb	r3, [r6, #0]
 8008a7a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a7c:	3701      	adds	r7, #1
 8008a7e:	601f      	str	r7, [r3, #0]
 8008a80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	f000 824b 	beq.w	8008f1e <_dtoa_r+0xb4e>
 8008a88:	601e      	str	r6, [r3, #0]
 8008a8a:	e248      	b.n	8008f1e <_dtoa_r+0xb4e>
 8008a8c:	46b8      	mov	r8, r7
 8008a8e:	4633      	mov	r3, r6
 8008a90:	461e      	mov	r6, r3
 8008a92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a96:	2a39      	cmp	r2, #57	@ 0x39
 8008a98:	d106      	bne.n	8008aa8 <_dtoa_r+0x6d8>
 8008a9a:	459a      	cmp	sl, r3
 8008a9c:	d1f8      	bne.n	8008a90 <_dtoa_r+0x6c0>
 8008a9e:	2230      	movs	r2, #48	@ 0x30
 8008aa0:	f108 0801 	add.w	r8, r8, #1
 8008aa4:	f88a 2000 	strb.w	r2, [sl]
 8008aa8:	781a      	ldrb	r2, [r3, #0]
 8008aaa:	3201      	adds	r2, #1
 8008aac:	701a      	strb	r2, [r3, #0]
 8008aae:	e7a0      	b.n	80089f2 <_dtoa_r+0x622>
 8008ab0:	4b6f      	ldr	r3, [pc, #444]	@ (8008c70 <_dtoa_r+0x8a0>)
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f7f7 fdc8 	bl	8000648 <__aeabi_dmul>
 8008ab8:	2200      	movs	r2, #0
 8008aba:	2300      	movs	r3, #0
 8008abc:	4604      	mov	r4, r0
 8008abe:	460d      	mov	r5, r1
 8008ac0:	f7f8 f82a 	bl	8000b18 <__aeabi_dcmpeq>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d09f      	beq.n	8008a08 <_dtoa_r+0x638>
 8008ac8:	e7d1      	b.n	8008a6e <_dtoa_r+0x69e>
 8008aca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008acc:	2a00      	cmp	r2, #0
 8008ace:	f000 80ea 	beq.w	8008ca6 <_dtoa_r+0x8d6>
 8008ad2:	9a07      	ldr	r2, [sp, #28]
 8008ad4:	2a01      	cmp	r2, #1
 8008ad6:	f300 80cd 	bgt.w	8008c74 <_dtoa_r+0x8a4>
 8008ada:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008adc:	2a00      	cmp	r2, #0
 8008ade:	f000 80c1 	beq.w	8008c64 <_dtoa_r+0x894>
 8008ae2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008ae6:	9c08      	ldr	r4, [sp, #32]
 8008ae8:	9e00      	ldr	r6, [sp, #0]
 8008aea:	9a00      	ldr	r2, [sp, #0]
 8008aec:	441a      	add	r2, r3
 8008aee:	9200      	str	r2, [sp, #0]
 8008af0:	9a06      	ldr	r2, [sp, #24]
 8008af2:	2101      	movs	r1, #1
 8008af4:	441a      	add	r2, r3
 8008af6:	4648      	mov	r0, r9
 8008af8:	9206      	str	r2, [sp, #24]
 8008afa:	f000 fdd1 	bl	80096a0 <__i2b>
 8008afe:	4605      	mov	r5, r0
 8008b00:	b166      	cbz	r6, 8008b1c <_dtoa_r+0x74c>
 8008b02:	9b06      	ldr	r3, [sp, #24]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	dd09      	ble.n	8008b1c <_dtoa_r+0x74c>
 8008b08:	42b3      	cmp	r3, r6
 8008b0a:	9a00      	ldr	r2, [sp, #0]
 8008b0c:	bfa8      	it	ge
 8008b0e:	4633      	movge	r3, r6
 8008b10:	1ad2      	subs	r2, r2, r3
 8008b12:	9200      	str	r2, [sp, #0]
 8008b14:	9a06      	ldr	r2, [sp, #24]
 8008b16:	1af6      	subs	r6, r6, r3
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	9306      	str	r3, [sp, #24]
 8008b1c:	9b08      	ldr	r3, [sp, #32]
 8008b1e:	b30b      	cbz	r3, 8008b64 <_dtoa_r+0x794>
 8008b20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	f000 80c6 	beq.w	8008cb4 <_dtoa_r+0x8e4>
 8008b28:	2c00      	cmp	r4, #0
 8008b2a:	f000 80c0 	beq.w	8008cae <_dtoa_r+0x8de>
 8008b2e:	4629      	mov	r1, r5
 8008b30:	4622      	mov	r2, r4
 8008b32:	4648      	mov	r0, r9
 8008b34:	f000 fe6c 	bl	8009810 <__pow5mult>
 8008b38:	9a02      	ldr	r2, [sp, #8]
 8008b3a:	4601      	mov	r1, r0
 8008b3c:	4605      	mov	r5, r0
 8008b3e:	4648      	mov	r0, r9
 8008b40:	f000 fdc4 	bl	80096cc <__multiply>
 8008b44:	9902      	ldr	r1, [sp, #8]
 8008b46:	4680      	mov	r8, r0
 8008b48:	4648      	mov	r0, r9
 8008b4a:	f000 fcf5 	bl	8009538 <_Bfree>
 8008b4e:	9b08      	ldr	r3, [sp, #32]
 8008b50:	1b1b      	subs	r3, r3, r4
 8008b52:	9308      	str	r3, [sp, #32]
 8008b54:	f000 80b1 	beq.w	8008cba <_dtoa_r+0x8ea>
 8008b58:	9a08      	ldr	r2, [sp, #32]
 8008b5a:	4641      	mov	r1, r8
 8008b5c:	4648      	mov	r0, r9
 8008b5e:	f000 fe57 	bl	8009810 <__pow5mult>
 8008b62:	9002      	str	r0, [sp, #8]
 8008b64:	2101      	movs	r1, #1
 8008b66:	4648      	mov	r0, r9
 8008b68:	f000 fd9a 	bl	80096a0 <__i2b>
 8008b6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b6e:	4604      	mov	r4, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f000 81d8 	beq.w	8008f26 <_dtoa_r+0xb56>
 8008b76:	461a      	mov	r2, r3
 8008b78:	4601      	mov	r1, r0
 8008b7a:	4648      	mov	r0, r9
 8008b7c:	f000 fe48 	bl	8009810 <__pow5mult>
 8008b80:	9b07      	ldr	r3, [sp, #28]
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	4604      	mov	r4, r0
 8008b86:	f300 809f 	bgt.w	8008cc8 <_dtoa_r+0x8f8>
 8008b8a:	9b04      	ldr	r3, [sp, #16]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f040 8097 	bne.w	8008cc0 <_dtoa_r+0x8f0>
 8008b92:	9b05      	ldr	r3, [sp, #20]
 8008b94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f040 8093 	bne.w	8008cc4 <_dtoa_r+0x8f4>
 8008b9e:	9b05      	ldr	r3, [sp, #20]
 8008ba0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ba4:	0d1b      	lsrs	r3, r3, #20
 8008ba6:	051b      	lsls	r3, r3, #20
 8008ba8:	b133      	cbz	r3, 8008bb8 <_dtoa_r+0x7e8>
 8008baa:	9b00      	ldr	r3, [sp, #0]
 8008bac:	3301      	adds	r3, #1
 8008bae:	9300      	str	r3, [sp, #0]
 8008bb0:	9b06      	ldr	r3, [sp, #24]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	9306      	str	r3, [sp, #24]
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	9308      	str	r3, [sp, #32]
 8008bba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	f000 81b8 	beq.w	8008f32 <_dtoa_r+0xb62>
 8008bc2:	6923      	ldr	r3, [r4, #16]
 8008bc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008bc8:	6918      	ldr	r0, [r3, #16]
 8008bca:	f000 fd1d 	bl	8009608 <__hi0bits>
 8008bce:	f1c0 0020 	rsb	r0, r0, #32
 8008bd2:	9b06      	ldr	r3, [sp, #24]
 8008bd4:	4418      	add	r0, r3
 8008bd6:	f010 001f 	ands.w	r0, r0, #31
 8008bda:	f000 8082 	beq.w	8008ce2 <_dtoa_r+0x912>
 8008bde:	f1c0 0320 	rsb	r3, r0, #32
 8008be2:	2b04      	cmp	r3, #4
 8008be4:	dd73      	ble.n	8008cce <_dtoa_r+0x8fe>
 8008be6:	9b00      	ldr	r3, [sp, #0]
 8008be8:	f1c0 001c 	rsb	r0, r0, #28
 8008bec:	4403      	add	r3, r0
 8008bee:	9300      	str	r3, [sp, #0]
 8008bf0:	9b06      	ldr	r3, [sp, #24]
 8008bf2:	4403      	add	r3, r0
 8008bf4:	4406      	add	r6, r0
 8008bf6:	9306      	str	r3, [sp, #24]
 8008bf8:	9b00      	ldr	r3, [sp, #0]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	dd05      	ble.n	8008c0a <_dtoa_r+0x83a>
 8008bfe:	9902      	ldr	r1, [sp, #8]
 8008c00:	461a      	mov	r2, r3
 8008c02:	4648      	mov	r0, r9
 8008c04:	f000 fe5e 	bl	80098c4 <__lshift>
 8008c08:	9002      	str	r0, [sp, #8]
 8008c0a:	9b06      	ldr	r3, [sp, #24]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	dd05      	ble.n	8008c1c <_dtoa_r+0x84c>
 8008c10:	4621      	mov	r1, r4
 8008c12:	461a      	mov	r2, r3
 8008c14:	4648      	mov	r0, r9
 8008c16:	f000 fe55 	bl	80098c4 <__lshift>
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d061      	beq.n	8008ce6 <_dtoa_r+0x916>
 8008c22:	9802      	ldr	r0, [sp, #8]
 8008c24:	4621      	mov	r1, r4
 8008c26:	f000 feb9 	bl	800999c <__mcmp>
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	da5b      	bge.n	8008ce6 <_dtoa_r+0x916>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	9902      	ldr	r1, [sp, #8]
 8008c32:	220a      	movs	r2, #10
 8008c34:	4648      	mov	r0, r9
 8008c36:	f000 fca1 	bl	800957c <__multadd>
 8008c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c3c:	9002      	str	r0, [sp, #8]
 8008c3e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f000 8177 	beq.w	8008f36 <_dtoa_r+0xb66>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	220a      	movs	r2, #10
 8008c4e:	4648      	mov	r0, r9
 8008c50:	f000 fc94 	bl	800957c <__multadd>
 8008c54:	f1bb 0f00 	cmp.w	fp, #0
 8008c58:	4605      	mov	r5, r0
 8008c5a:	dc6f      	bgt.n	8008d3c <_dtoa_r+0x96c>
 8008c5c:	9b07      	ldr	r3, [sp, #28]
 8008c5e:	2b02      	cmp	r3, #2
 8008c60:	dc49      	bgt.n	8008cf6 <_dtoa_r+0x926>
 8008c62:	e06b      	b.n	8008d3c <_dtoa_r+0x96c>
 8008c64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008c66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008c6a:	e73c      	b.n	8008ae6 <_dtoa_r+0x716>
 8008c6c:	3fe00000 	.word	0x3fe00000
 8008c70:	40240000 	.word	0x40240000
 8008c74:	9b03      	ldr	r3, [sp, #12]
 8008c76:	1e5c      	subs	r4, r3, #1
 8008c78:	9b08      	ldr	r3, [sp, #32]
 8008c7a:	42a3      	cmp	r3, r4
 8008c7c:	db09      	blt.n	8008c92 <_dtoa_r+0x8c2>
 8008c7e:	1b1c      	subs	r4, r3, r4
 8008c80:	9b03      	ldr	r3, [sp, #12]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	f6bf af30 	bge.w	8008ae8 <_dtoa_r+0x718>
 8008c88:	9b00      	ldr	r3, [sp, #0]
 8008c8a:	9a03      	ldr	r2, [sp, #12]
 8008c8c:	1a9e      	subs	r6, r3, r2
 8008c8e:	2300      	movs	r3, #0
 8008c90:	e72b      	b.n	8008aea <_dtoa_r+0x71a>
 8008c92:	9b08      	ldr	r3, [sp, #32]
 8008c94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c96:	9408      	str	r4, [sp, #32]
 8008c98:	1ae3      	subs	r3, r4, r3
 8008c9a:	441a      	add	r2, r3
 8008c9c:	9e00      	ldr	r6, [sp, #0]
 8008c9e:	9b03      	ldr	r3, [sp, #12]
 8008ca0:	920d      	str	r2, [sp, #52]	@ 0x34
 8008ca2:	2400      	movs	r4, #0
 8008ca4:	e721      	b.n	8008aea <_dtoa_r+0x71a>
 8008ca6:	9c08      	ldr	r4, [sp, #32]
 8008ca8:	9e00      	ldr	r6, [sp, #0]
 8008caa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008cac:	e728      	b.n	8008b00 <_dtoa_r+0x730>
 8008cae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008cb2:	e751      	b.n	8008b58 <_dtoa_r+0x788>
 8008cb4:	9a08      	ldr	r2, [sp, #32]
 8008cb6:	9902      	ldr	r1, [sp, #8]
 8008cb8:	e750      	b.n	8008b5c <_dtoa_r+0x78c>
 8008cba:	f8cd 8008 	str.w	r8, [sp, #8]
 8008cbe:	e751      	b.n	8008b64 <_dtoa_r+0x794>
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	e779      	b.n	8008bb8 <_dtoa_r+0x7e8>
 8008cc4:	9b04      	ldr	r3, [sp, #16]
 8008cc6:	e777      	b.n	8008bb8 <_dtoa_r+0x7e8>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	9308      	str	r3, [sp, #32]
 8008ccc:	e779      	b.n	8008bc2 <_dtoa_r+0x7f2>
 8008cce:	d093      	beq.n	8008bf8 <_dtoa_r+0x828>
 8008cd0:	9a00      	ldr	r2, [sp, #0]
 8008cd2:	331c      	adds	r3, #28
 8008cd4:	441a      	add	r2, r3
 8008cd6:	9200      	str	r2, [sp, #0]
 8008cd8:	9a06      	ldr	r2, [sp, #24]
 8008cda:	441a      	add	r2, r3
 8008cdc:	441e      	add	r6, r3
 8008cde:	9206      	str	r2, [sp, #24]
 8008ce0:	e78a      	b.n	8008bf8 <_dtoa_r+0x828>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	e7f4      	b.n	8008cd0 <_dtoa_r+0x900>
 8008ce6:	9b03      	ldr	r3, [sp, #12]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	46b8      	mov	r8, r7
 8008cec:	dc20      	bgt.n	8008d30 <_dtoa_r+0x960>
 8008cee:	469b      	mov	fp, r3
 8008cf0:	9b07      	ldr	r3, [sp, #28]
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	dd1e      	ble.n	8008d34 <_dtoa_r+0x964>
 8008cf6:	f1bb 0f00 	cmp.w	fp, #0
 8008cfa:	f47f adb1 	bne.w	8008860 <_dtoa_r+0x490>
 8008cfe:	4621      	mov	r1, r4
 8008d00:	465b      	mov	r3, fp
 8008d02:	2205      	movs	r2, #5
 8008d04:	4648      	mov	r0, r9
 8008d06:	f000 fc39 	bl	800957c <__multadd>
 8008d0a:	4601      	mov	r1, r0
 8008d0c:	4604      	mov	r4, r0
 8008d0e:	9802      	ldr	r0, [sp, #8]
 8008d10:	f000 fe44 	bl	800999c <__mcmp>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	f77f ada3 	ble.w	8008860 <_dtoa_r+0x490>
 8008d1a:	4656      	mov	r6, sl
 8008d1c:	2331      	movs	r3, #49	@ 0x31
 8008d1e:	f806 3b01 	strb.w	r3, [r6], #1
 8008d22:	f108 0801 	add.w	r8, r8, #1
 8008d26:	e59f      	b.n	8008868 <_dtoa_r+0x498>
 8008d28:	9c03      	ldr	r4, [sp, #12]
 8008d2a:	46b8      	mov	r8, r7
 8008d2c:	4625      	mov	r5, r4
 8008d2e:	e7f4      	b.n	8008d1a <_dtoa_r+0x94a>
 8008d30:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f000 8101 	beq.w	8008f3e <_dtoa_r+0xb6e>
 8008d3c:	2e00      	cmp	r6, #0
 8008d3e:	dd05      	ble.n	8008d4c <_dtoa_r+0x97c>
 8008d40:	4629      	mov	r1, r5
 8008d42:	4632      	mov	r2, r6
 8008d44:	4648      	mov	r0, r9
 8008d46:	f000 fdbd 	bl	80098c4 <__lshift>
 8008d4a:	4605      	mov	r5, r0
 8008d4c:	9b08      	ldr	r3, [sp, #32]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d05c      	beq.n	8008e0c <_dtoa_r+0xa3c>
 8008d52:	6869      	ldr	r1, [r5, #4]
 8008d54:	4648      	mov	r0, r9
 8008d56:	f000 fbaf 	bl	80094b8 <_Balloc>
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	b928      	cbnz	r0, 8008d6a <_dtoa_r+0x99a>
 8008d5e:	4b82      	ldr	r3, [pc, #520]	@ (8008f68 <_dtoa_r+0xb98>)
 8008d60:	4602      	mov	r2, r0
 8008d62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008d66:	f7ff bb4a 	b.w	80083fe <_dtoa_r+0x2e>
 8008d6a:	692a      	ldr	r2, [r5, #16]
 8008d6c:	3202      	adds	r2, #2
 8008d6e:	0092      	lsls	r2, r2, #2
 8008d70:	f105 010c 	add.w	r1, r5, #12
 8008d74:	300c      	adds	r0, #12
 8008d76:	f001 f8cb 	bl	8009f10 <memcpy>
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	4631      	mov	r1, r6
 8008d7e:	4648      	mov	r0, r9
 8008d80:	f000 fda0 	bl	80098c4 <__lshift>
 8008d84:	f10a 0301 	add.w	r3, sl, #1
 8008d88:	9300      	str	r3, [sp, #0]
 8008d8a:	eb0a 030b 	add.w	r3, sl, fp
 8008d8e:	9308      	str	r3, [sp, #32]
 8008d90:	9b04      	ldr	r3, [sp, #16]
 8008d92:	f003 0301 	and.w	r3, r3, #1
 8008d96:	462f      	mov	r7, r5
 8008d98:	9306      	str	r3, [sp, #24]
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	9b00      	ldr	r3, [sp, #0]
 8008d9e:	9802      	ldr	r0, [sp, #8]
 8008da0:	4621      	mov	r1, r4
 8008da2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8008da6:	f7ff fa89 	bl	80082bc <quorem>
 8008daa:	4603      	mov	r3, r0
 8008dac:	3330      	adds	r3, #48	@ 0x30
 8008dae:	9003      	str	r0, [sp, #12]
 8008db0:	4639      	mov	r1, r7
 8008db2:	9802      	ldr	r0, [sp, #8]
 8008db4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008db6:	f000 fdf1 	bl	800999c <__mcmp>
 8008dba:	462a      	mov	r2, r5
 8008dbc:	9004      	str	r0, [sp, #16]
 8008dbe:	4621      	mov	r1, r4
 8008dc0:	4648      	mov	r0, r9
 8008dc2:	f000 fe07 	bl	80099d4 <__mdiff>
 8008dc6:	68c2      	ldr	r2, [r0, #12]
 8008dc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dca:	4606      	mov	r6, r0
 8008dcc:	bb02      	cbnz	r2, 8008e10 <_dtoa_r+0xa40>
 8008dce:	4601      	mov	r1, r0
 8008dd0:	9802      	ldr	r0, [sp, #8]
 8008dd2:	f000 fde3 	bl	800999c <__mcmp>
 8008dd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd8:	4602      	mov	r2, r0
 8008dda:	4631      	mov	r1, r6
 8008ddc:	4648      	mov	r0, r9
 8008dde:	920c      	str	r2, [sp, #48]	@ 0x30
 8008de0:	9309      	str	r3, [sp, #36]	@ 0x24
 8008de2:	f000 fba9 	bl	8009538 <_Bfree>
 8008de6:	9b07      	ldr	r3, [sp, #28]
 8008de8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008dea:	9e00      	ldr	r6, [sp, #0]
 8008dec:	ea42 0103 	orr.w	r1, r2, r3
 8008df0:	9b06      	ldr	r3, [sp, #24]
 8008df2:	4319      	orrs	r1, r3
 8008df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df6:	d10d      	bne.n	8008e14 <_dtoa_r+0xa44>
 8008df8:	2b39      	cmp	r3, #57	@ 0x39
 8008dfa:	d027      	beq.n	8008e4c <_dtoa_r+0xa7c>
 8008dfc:	9a04      	ldr	r2, [sp, #16]
 8008dfe:	2a00      	cmp	r2, #0
 8008e00:	dd01      	ble.n	8008e06 <_dtoa_r+0xa36>
 8008e02:	9b03      	ldr	r3, [sp, #12]
 8008e04:	3331      	adds	r3, #49	@ 0x31
 8008e06:	f88b 3000 	strb.w	r3, [fp]
 8008e0a:	e52e      	b.n	800886a <_dtoa_r+0x49a>
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	e7b9      	b.n	8008d84 <_dtoa_r+0x9b4>
 8008e10:	2201      	movs	r2, #1
 8008e12:	e7e2      	b.n	8008dda <_dtoa_r+0xa0a>
 8008e14:	9904      	ldr	r1, [sp, #16]
 8008e16:	2900      	cmp	r1, #0
 8008e18:	db04      	blt.n	8008e24 <_dtoa_r+0xa54>
 8008e1a:	9807      	ldr	r0, [sp, #28]
 8008e1c:	4301      	orrs	r1, r0
 8008e1e:	9806      	ldr	r0, [sp, #24]
 8008e20:	4301      	orrs	r1, r0
 8008e22:	d120      	bne.n	8008e66 <_dtoa_r+0xa96>
 8008e24:	2a00      	cmp	r2, #0
 8008e26:	ddee      	ble.n	8008e06 <_dtoa_r+0xa36>
 8008e28:	9902      	ldr	r1, [sp, #8]
 8008e2a:	9300      	str	r3, [sp, #0]
 8008e2c:	2201      	movs	r2, #1
 8008e2e:	4648      	mov	r0, r9
 8008e30:	f000 fd48 	bl	80098c4 <__lshift>
 8008e34:	4621      	mov	r1, r4
 8008e36:	9002      	str	r0, [sp, #8]
 8008e38:	f000 fdb0 	bl	800999c <__mcmp>
 8008e3c:	2800      	cmp	r0, #0
 8008e3e:	9b00      	ldr	r3, [sp, #0]
 8008e40:	dc02      	bgt.n	8008e48 <_dtoa_r+0xa78>
 8008e42:	d1e0      	bne.n	8008e06 <_dtoa_r+0xa36>
 8008e44:	07da      	lsls	r2, r3, #31
 8008e46:	d5de      	bpl.n	8008e06 <_dtoa_r+0xa36>
 8008e48:	2b39      	cmp	r3, #57	@ 0x39
 8008e4a:	d1da      	bne.n	8008e02 <_dtoa_r+0xa32>
 8008e4c:	2339      	movs	r3, #57	@ 0x39
 8008e4e:	f88b 3000 	strb.w	r3, [fp]
 8008e52:	4633      	mov	r3, r6
 8008e54:	461e      	mov	r6, r3
 8008e56:	3b01      	subs	r3, #1
 8008e58:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e5c:	2a39      	cmp	r2, #57	@ 0x39
 8008e5e:	d04e      	beq.n	8008efe <_dtoa_r+0xb2e>
 8008e60:	3201      	adds	r2, #1
 8008e62:	701a      	strb	r2, [r3, #0]
 8008e64:	e501      	b.n	800886a <_dtoa_r+0x49a>
 8008e66:	2a00      	cmp	r2, #0
 8008e68:	dd03      	ble.n	8008e72 <_dtoa_r+0xaa2>
 8008e6a:	2b39      	cmp	r3, #57	@ 0x39
 8008e6c:	d0ee      	beq.n	8008e4c <_dtoa_r+0xa7c>
 8008e6e:	3301      	adds	r3, #1
 8008e70:	e7c9      	b.n	8008e06 <_dtoa_r+0xa36>
 8008e72:	9a00      	ldr	r2, [sp, #0]
 8008e74:	9908      	ldr	r1, [sp, #32]
 8008e76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e7a:	428a      	cmp	r2, r1
 8008e7c:	d028      	beq.n	8008ed0 <_dtoa_r+0xb00>
 8008e7e:	9902      	ldr	r1, [sp, #8]
 8008e80:	2300      	movs	r3, #0
 8008e82:	220a      	movs	r2, #10
 8008e84:	4648      	mov	r0, r9
 8008e86:	f000 fb79 	bl	800957c <__multadd>
 8008e8a:	42af      	cmp	r7, r5
 8008e8c:	9002      	str	r0, [sp, #8]
 8008e8e:	f04f 0300 	mov.w	r3, #0
 8008e92:	f04f 020a 	mov.w	r2, #10
 8008e96:	4639      	mov	r1, r7
 8008e98:	4648      	mov	r0, r9
 8008e9a:	d107      	bne.n	8008eac <_dtoa_r+0xadc>
 8008e9c:	f000 fb6e 	bl	800957c <__multadd>
 8008ea0:	4607      	mov	r7, r0
 8008ea2:	4605      	mov	r5, r0
 8008ea4:	9b00      	ldr	r3, [sp, #0]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	9300      	str	r3, [sp, #0]
 8008eaa:	e777      	b.n	8008d9c <_dtoa_r+0x9cc>
 8008eac:	f000 fb66 	bl	800957c <__multadd>
 8008eb0:	4629      	mov	r1, r5
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	220a      	movs	r2, #10
 8008eb8:	4648      	mov	r0, r9
 8008eba:	f000 fb5f 	bl	800957c <__multadd>
 8008ebe:	4605      	mov	r5, r0
 8008ec0:	e7f0      	b.n	8008ea4 <_dtoa_r+0xad4>
 8008ec2:	f1bb 0f00 	cmp.w	fp, #0
 8008ec6:	bfcc      	ite	gt
 8008ec8:	465e      	movgt	r6, fp
 8008eca:	2601      	movle	r6, #1
 8008ecc:	4456      	add	r6, sl
 8008ece:	2700      	movs	r7, #0
 8008ed0:	9902      	ldr	r1, [sp, #8]
 8008ed2:	9300      	str	r3, [sp, #0]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	4648      	mov	r0, r9
 8008ed8:	f000 fcf4 	bl	80098c4 <__lshift>
 8008edc:	4621      	mov	r1, r4
 8008ede:	9002      	str	r0, [sp, #8]
 8008ee0:	f000 fd5c 	bl	800999c <__mcmp>
 8008ee4:	2800      	cmp	r0, #0
 8008ee6:	dcb4      	bgt.n	8008e52 <_dtoa_r+0xa82>
 8008ee8:	d102      	bne.n	8008ef0 <_dtoa_r+0xb20>
 8008eea:	9b00      	ldr	r3, [sp, #0]
 8008eec:	07db      	lsls	r3, r3, #31
 8008eee:	d4b0      	bmi.n	8008e52 <_dtoa_r+0xa82>
 8008ef0:	4633      	mov	r3, r6
 8008ef2:	461e      	mov	r6, r3
 8008ef4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ef8:	2a30      	cmp	r2, #48	@ 0x30
 8008efa:	d0fa      	beq.n	8008ef2 <_dtoa_r+0xb22>
 8008efc:	e4b5      	b.n	800886a <_dtoa_r+0x49a>
 8008efe:	459a      	cmp	sl, r3
 8008f00:	d1a8      	bne.n	8008e54 <_dtoa_r+0xa84>
 8008f02:	2331      	movs	r3, #49	@ 0x31
 8008f04:	f108 0801 	add.w	r8, r8, #1
 8008f08:	f88a 3000 	strb.w	r3, [sl]
 8008f0c:	e4ad      	b.n	800886a <_dtoa_r+0x49a>
 8008f0e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f10:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008f6c <_dtoa_r+0xb9c>
 8008f14:	b11b      	cbz	r3, 8008f1e <_dtoa_r+0xb4e>
 8008f16:	f10a 0308 	add.w	r3, sl, #8
 8008f1a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008f1c:	6013      	str	r3, [r2, #0]
 8008f1e:	4650      	mov	r0, sl
 8008f20:	b017      	add	sp, #92	@ 0x5c
 8008f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f26:	9b07      	ldr	r3, [sp, #28]
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	f77f ae2e 	ble.w	8008b8a <_dtoa_r+0x7ba>
 8008f2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f30:	9308      	str	r3, [sp, #32]
 8008f32:	2001      	movs	r0, #1
 8008f34:	e64d      	b.n	8008bd2 <_dtoa_r+0x802>
 8008f36:	f1bb 0f00 	cmp.w	fp, #0
 8008f3a:	f77f aed9 	ble.w	8008cf0 <_dtoa_r+0x920>
 8008f3e:	4656      	mov	r6, sl
 8008f40:	9802      	ldr	r0, [sp, #8]
 8008f42:	4621      	mov	r1, r4
 8008f44:	f7ff f9ba 	bl	80082bc <quorem>
 8008f48:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008f4c:	f806 3b01 	strb.w	r3, [r6], #1
 8008f50:	eba6 020a 	sub.w	r2, r6, sl
 8008f54:	4593      	cmp	fp, r2
 8008f56:	ddb4      	ble.n	8008ec2 <_dtoa_r+0xaf2>
 8008f58:	9902      	ldr	r1, [sp, #8]
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	220a      	movs	r2, #10
 8008f5e:	4648      	mov	r0, r9
 8008f60:	f000 fb0c 	bl	800957c <__multadd>
 8008f64:	9002      	str	r0, [sp, #8]
 8008f66:	e7eb      	b.n	8008f40 <_dtoa_r+0xb70>
 8008f68:	0800a2d4 	.word	0x0800a2d4
 8008f6c:	0800a258 	.word	0x0800a258

08008f70 <__sfputc_r>:
 8008f70:	6893      	ldr	r3, [r2, #8]
 8008f72:	3b01      	subs	r3, #1
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	b410      	push	{r4}
 8008f78:	6093      	str	r3, [r2, #8]
 8008f7a:	da08      	bge.n	8008f8e <__sfputc_r+0x1e>
 8008f7c:	6994      	ldr	r4, [r2, #24]
 8008f7e:	42a3      	cmp	r3, r4
 8008f80:	db01      	blt.n	8008f86 <__sfputc_r+0x16>
 8008f82:	290a      	cmp	r1, #10
 8008f84:	d103      	bne.n	8008f8e <__sfputc_r+0x1e>
 8008f86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f8a:	f000 be52 	b.w	8009c32 <__swbuf_r>
 8008f8e:	6813      	ldr	r3, [r2, #0]
 8008f90:	1c58      	adds	r0, r3, #1
 8008f92:	6010      	str	r0, [r2, #0]
 8008f94:	7019      	strb	r1, [r3, #0]
 8008f96:	4608      	mov	r0, r1
 8008f98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <__sfputs_r>:
 8008f9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa0:	4606      	mov	r6, r0
 8008fa2:	460f      	mov	r7, r1
 8008fa4:	4614      	mov	r4, r2
 8008fa6:	18d5      	adds	r5, r2, r3
 8008fa8:	42ac      	cmp	r4, r5
 8008faa:	d101      	bne.n	8008fb0 <__sfputs_r+0x12>
 8008fac:	2000      	movs	r0, #0
 8008fae:	e007      	b.n	8008fc0 <__sfputs_r+0x22>
 8008fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fb4:	463a      	mov	r2, r7
 8008fb6:	4630      	mov	r0, r6
 8008fb8:	f7ff ffda 	bl	8008f70 <__sfputc_r>
 8008fbc:	1c43      	adds	r3, r0, #1
 8008fbe:	d1f3      	bne.n	8008fa8 <__sfputs_r+0xa>
 8008fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fc4 <_vfiprintf_r>:
 8008fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc8:	460d      	mov	r5, r1
 8008fca:	b09d      	sub	sp, #116	@ 0x74
 8008fcc:	4614      	mov	r4, r2
 8008fce:	4698      	mov	r8, r3
 8008fd0:	4606      	mov	r6, r0
 8008fd2:	b118      	cbz	r0, 8008fdc <_vfiprintf_r+0x18>
 8008fd4:	6a03      	ldr	r3, [r0, #32]
 8008fd6:	b90b      	cbnz	r3, 8008fdc <_vfiprintf_r+0x18>
 8008fd8:	f7ff f890 	bl	80080fc <__sinit>
 8008fdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fde:	07d9      	lsls	r1, r3, #31
 8008fe0:	d405      	bmi.n	8008fee <_vfiprintf_r+0x2a>
 8008fe2:	89ab      	ldrh	r3, [r5, #12]
 8008fe4:	059a      	lsls	r2, r3, #22
 8008fe6:	d402      	bmi.n	8008fee <_vfiprintf_r+0x2a>
 8008fe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fea:	f7ff f960 	bl	80082ae <__retarget_lock_acquire_recursive>
 8008fee:	89ab      	ldrh	r3, [r5, #12]
 8008ff0:	071b      	lsls	r3, r3, #28
 8008ff2:	d501      	bpl.n	8008ff8 <_vfiprintf_r+0x34>
 8008ff4:	692b      	ldr	r3, [r5, #16]
 8008ff6:	b99b      	cbnz	r3, 8009020 <_vfiprintf_r+0x5c>
 8008ff8:	4629      	mov	r1, r5
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	f000 fe58 	bl	8009cb0 <__swsetup_r>
 8009000:	b170      	cbz	r0, 8009020 <_vfiprintf_r+0x5c>
 8009002:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009004:	07dc      	lsls	r4, r3, #31
 8009006:	d504      	bpl.n	8009012 <_vfiprintf_r+0x4e>
 8009008:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800900c:	b01d      	add	sp, #116	@ 0x74
 800900e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009012:	89ab      	ldrh	r3, [r5, #12]
 8009014:	0598      	lsls	r0, r3, #22
 8009016:	d4f7      	bmi.n	8009008 <_vfiprintf_r+0x44>
 8009018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800901a:	f7ff f949 	bl	80082b0 <__retarget_lock_release_recursive>
 800901e:	e7f3      	b.n	8009008 <_vfiprintf_r+0x44>
 8009020:	2300      	movs	r3, #0
 8009022:	9309      	str	r3, [sp, #36]	@ 0x24
 8009024:	2320      	movs	r3, #32
 8009026:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800902a:	f8cd 800c 	str.w	r8, [sp, #12]
 800902e:	2330      	movs	r3, #48	@ 0x30
 8009030:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80091e0 <_vfiprintf_r+0x21c>
 8009034:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009038:	f04f 0901 	mov.w	r9, #1
 800903c:	4623      	mov	r3, r4
 800903e:	469a      	mov	sl, r3
 8009040:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009044:	b10a      	cbz	r2, 800904a <_vfiprintf_r+0x86>
 8009046:	2a25      	cmp	r2, #37	@ 0x25
 8009048:	d1f9      	bne.n	800903e <_vfiprintf_r+0x7a>
 800904a:	ebba 0b04 	subs.w	fp, sl, r4
 800904e:	d00b      	beq.n	8009068 <_vfiprintf_r+0xa4>
 8009050:	465b      	mov	r3, fp
 8009052:	4622      	mov	r2, r4
 8009054:	4629      	mov	r1, r5
 8009056:	4630      	mov	r0, r6
 8009058:	f7ff ffa1 	bl	8008f9e <__sfputs_r>
 800905c:	3001      	adds	r0, #1
 800905e:	f000 80a7 	beq.w	80091b0 <_vfiprintf_r+0x1ec>
 8009062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009064:	445a      	add	r2, fp
 8009066:	9209      	str	r2, [sp, #36]	@ 0x24
 8009068:	f89a 3000 	ldrb.w	r3, [sl]
 800906c:	2b00      	cmp	r3, #0
 800906e:	f000 809f 	beq.w	80091b0 <_vfiprintf_r+0x1ec>
 8009072:	2300      	movs	r3, #0
 8009074:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800907c:	f10a 0a01 	add.w	sl, sl, #1
 8009080:	9304      	str	r3, [sp, #16]
 8009082:	9307      	str	r3, [sp, #28]
 8009084:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009088:	931a      	str	r3, [sp, #104]	@ 0x68
 800908a:	4654      	mov	r4, sl
 800908c:	2205      	movs	r2, #5
 800908e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009092:	4853      	ldr	r0, [pc, #332]	@ (80091e0 <_vfiprintf_r+0x21c>)
 8009094:	f7f7 f8c4 	bl	8000220 <memchr>
 8009098:	9a04      	ldr	r2, [sp, #16]
 800909a:	b9d8      	cbnz	r0, 80090d4 <_vfiprintf_r+0x110>
 800909c:	06d1      	lsls	r1, r2, #27
 800909e:	bf44      	itt	mi
 80090a0:	2320      	movmi	r3, #32
 80090a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090a6:	0713      	lsls	r3, r2, #28
 80090a8:	bf44      	itt	mi
 80090aa:	232b      	movmi	r3, #43	@ 0x2b
 80090ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090b0:	f89a 3000 	ldrb.w	r3, [sl]
 80090b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80090b6:	d015      	beq.n	80090e4 <_vfiprintf_r+0x120>
 80090b8:	9a07      	ldr	r2, [sp, #28]
 80090ba:	4654      	mov	r4, sl
 80090bc:	2000      	movs	r0, #0
 80090be:	f04f 0c0a 	mov.w	ip, #10
 80090c2:	4621      	mov	r1, r4
 80090c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090c8:	3b30      	subs	r3, #48	@ 0x30
 80090ca:	2b09      	cmp	r3, #9
 80090cc:	d94b      	bls.n	8009166 <_vfiprintf_r+0x1a2>
 80090ce:	b1b0      	cbz	r0, 80090fe <_vfiprintf_r+0x13a>
 80090d0:	9207      	str	r2, [sp, #28]
 80090d2:	e014      	b.n	80090fe <_vfiprintf_r+0x13a>
 80090d4:	eba0 0308 	sub.w	r3, r0, r8
 80090d8:	fa09 f303 	lsl.w	r3, r9, r3
 80090dc:	4313      	orrs	r3, r2
 80090de:	9304      	str	r3, [sp, #16]
 80090e0:	46a2      	mov	sl, r4
 80090e2:	e7d2      	b.n	800908a <_vfiprintf_r+0xc6>
 80090e4:	9b03      	ldr	r3, [sp, #12]
 80090e6:	1d19      	adds	r1, r3, #4
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	9103      	str	r1, [sp, #12]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	bfbb      	ittet	lt
 80090f0:	425b      	neglt	r3, r3
 80090f2:	f042 0202 	orrlt.w	r2, r2, #2
 80090f6:	9307      	strge	r3, [sp, #28]
 80090f8:	9307      	strlt	r3, [sp, #28]
 80090fa:	bfb8      	it	lt
 80090fc:	9204      	strlt	r2, [sp, #16]
 80090fe:	7823      	ldrb	r3, [r4, #0]
 8009100:	2b2e      	cmp	r3, #46	@ 0x2e
 8009102:	d10a      	bne.n	800911a <_vfiprintf_r+0x156>
 8009104:	7863      	ldrb	r3, [r4, #1]
 8009106:	2b2a      	cmp	r3, #42	@ 0x2a
 8009108:	d132      	bne.n	8009170 <_vfiprintf_r+0x1ac>
 800910a:	9b03      	ldr	r3, [sp, #12]
 800910c:	1d1a      	adds	r2, r3, #4
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	9203      	str	r2, [sp, #12]
 8009112:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009116:	3402      	adds	r4, #2
 8009118:	9305      	str	r3, [sp, #20]
 800911a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80091f0 <_vfiprintf_r+0x22c>
 800911e:	7821      	ldrb	r1, [r4, #0]
 8009120:	2203      	movs	r2, #3
 8009122:	4650      	mov	r0, sl
 8009124:	f7f7 f87c 	bl	8000220 <memchr>
 8009128:	b138      	cbz	r0, 800913a <_vfiprintf_r+0x176>
 800912a:	9b04      	ldr	r3, [sp, #16]
 800912c:	eba0 000a 	sub.w	r0, r0, sl
 8009130:	2240      	movs	r2, #64	@ 0x40
 8009132:	4082      	lsls	r2, r0
 8009134:	4313      	orrs	r3, r2
 8009136:	3401      	adds	r4, #1
 8009138:	9304      	str	r3, [sp, #16]
 800913a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800913e:	4829      	ldr	r0, [pc, #164]	@ (80091e4 <_vfiprintf_r+0x220>)
 8009140:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009144:	2206      	movs	r2, #6
 8009146:	f7f7 f86b 	bl	8000220 <memchr>
 800914a:	2800      	cmp	r0, #0
 800914c:	d03f      	beq.n	80091ce <_vfiprintf_r+0x20a>
 800914e:	4b26      	ldr	r3, [pc, #152]	@ (80091e8 <_vfiprintf_r+0x224>)
 8009150:	bb1b      	cbnz	r3, 800919a <_vfiprintf_r+0x1d6>
 8009152:	9b03      	ldr	r3, [sp, #12]
 8009154:	3307      	adds	r3, #7
 8009156:	f023 0307 	bic.w	r3, r3, #7
 800915a:	3308      	adds	r3, #8
 800915c:	9303      	str	r3, [sp, #12]
 800915e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009160:	443b      	add	r3, r7
 8009162:	9309      	str	r3, [sp, #36]	@ 0x24
 8009164:	e76a      	b.n	800903c <_vfiprintf_r+0x78>
 8009166:	fb0c 3202 	mla	r2, ip, r2, r3
 800916a:	460c      	mov	r4, r1
 800916c:	2001      	movs	r0, #1
 800916e:	e7a8      	b.n	80090c2 <_vfiprintf_r+0xfe>
 8009170:	2300      	movs	r3, #0
 8009172:	3401      	adds	r4, #1
 8009174:	9305      	str	r3, [sp, #20]
 8009176:	4619      	mov	r1, r3
 8009178:	f04f 0c0a 	mov.w	ip, #10
 800917c:	4620      	mov	r0, r4
 800917e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009182:	3a30      	subs	r2, #48	@ 0x30
 8009184:	2a09      	cmp	r2, #9
 8009186:	d903      	bls.n	8009190 <_vfiprintf_r+0x1cc>
 8009188:	2b00      	cmp	r3, #0
 800918a:	d0c6      	beq.n	800911a <_vfiprintf_r+0x156>
 800918c:	9105      	str	r1, [sp, #20]
 800918e:	e7c4      	b.n	800911a <_vfiprintf_r+0x156>
 8009190:	fb0c 2101 	mla	r1, ip, r1, r2
 8009194:	4604      	mov	r4, r0
 8009196:	2301      	movs	r3, #1
 8009198:	e7f0      	b.n	800917c <_vfiprintf_r+0x1b8>
 800919a:	ab03      	add	r3, sp, #12
 800919c:	9300      	str	r3, [sp, #0]
 800919e:	462a      	mov	r2, r5
 80091a0:	4b12      	ldr	r3, [pc, #72]	@ (80091ec <_vfiprintf_r+0x228>)
 80091a2:	a904      	add	r1, sp, #16
 80091a4:	4630      	mov	r0, r6
 80091a6:	f7fe fb67 	bl	8007878 <_printf_float>
 80091aa:	4607      	mov	r7, r0
 80091ac:	1c78      	adds	r0, r7, #1
 80091ae:	d1d6      	bne.n	800915e <_vfiprintf_r+0x19a>
 80091b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091b2:	07d9      	lsls	r1, r3, #31
 80091b4:	d405      	bmi.n	80091c2 <_vfiprintf_r+0x1fe>
 80091b6:	89ab      	ldrh	r3, [r5, #12]
 80091b8:	059a      	lsls	r2, r3, #22
 80091ba:	d402      	bmi.n	80091c2 <_vfiprintf_r+0x1fe>
 80091bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091be:	f7ff f877 	bl	80082b0 <__retarget_lock_release_recursive>
 80091c2:	89ab      	ldrh	r3, [r5, #12]
 80091c4:	065b      	lsls	r3, r3, #25
 80091c6:	f53f af1f 	bmi.w	8009008 <_vfiprintf_r+0x44>
 80091ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091cc:	e71e      	b.n	800900c <_vfiprintf_r+0x48>
 80091ce:	ab03      	add	r3, sp, #12
 80091d0:	9300      	str	r3, [sp, #0]
 80091d2:	462a      	mov	r2, r5
 80091d4:	4b05      	ldr	r3, [pc, #20]	@ (80091ec <_vfiprintf_r+0x228>)
 80091d6:	a904      	add	r1, sp, #16
 80091d8:	4630      	mov	r0, r6
 80091da:	f7fe fde5 	bl	8007da8 <_printf_i>
 80091de:	e7e4      	b.n	80091aa <_vfiprintf_r+0x1e6>
 80091e0:	0800a2e5 	.word	0x0800a2e5
 80091e4:	0800a2ef 	.word	0x0800a2ef
 80091e8:	08007879 	.word	0x08007879
 80091ec:	08008f9f 	.word	0x08008f9f
 80091f0:	0800a2eb 	.word	0x0800a2eb

080091f4 <malloc>:
 80091f4:	4b02      	ldr	r3, [pc, #8]	@ (8009200 <malloc+0xc>)
 80091f6:	4601      	mov	r1, r0
 80091f8:	6818      	ldr	r0, [r3, #0]
 80091fa:	f000 b825 	b.w	8009248 <_malloc_r>
 80091fe:	bf00      	nop
 8009200:	20000018 	.word	0x20000018

08009204 <sbrk_aligned>:
 8009204:	b570      	push	{r4, r5, r6, lr}
 8009206:	4e0f      	ldr	r6, [pc, #60]	@ (8009244 <sbrk_aligned+0x40>)
 8009208:	460c      	mov	r4, r1
 800920a:	6831      	ldr	r1, [r6, #0]
 800920c:	4605      	mov	r5, r0
 800920e:	b911      	cbnz	r1, 8009216 <sbrk_aligned+0x12>
 8009210:	f000 fe3a 	bl	8009e88 <_sbrk_r>
 8009214:	6030      	str	r0, [r6, #0]
 8009216:	4621      	mov	r1, r4
 8009218:	4628      	mov	r0, r5
 800921a:	f000 fe35 	bl	8009e88 <_sbrk_r>
 800921e:	1c43      	adds	r3, r0, #1
 8009220:	d103      	bne.n	800922a <sbrk_aligned+0x26>
 8009222:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009226:	4620      	mov	r0, r4
 8009228:	bd70      	pop	{r4, r5, r6, pc}
 800922a:	1cc4      	adds	r4, r0, #3
 800922c:	f024 0403 	bic.w	r4, r4, #3
 8009230:	42a0      	cmp	r0, r4
 8009232:	d0f8      	beq.n	8009226 <sbrk_aligned+0x22>
 8009234:	1a21      	subs	r1, r4, r0
 8009236:	4628      	mov	r0, r5
 8009238:	f000 fe26 	bl	8009e88 <_sbrk_r>
 800923c:	3001      	adds	r0, #1
 800923e:	d1f2      	bne.n	8009226 <sbrk_aligned+0x22>
 8009240:	e7ef      	b.n	8009222 <sbrk_aligned+0x1e>
 8009242:	bf00      	nop
 8009244:	20000530 	.word	0x20000530

08009248 <_malloc_r>:
 8009248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800924c:	1ccd      	adds	r5, r1, #3
 800924e:	f025 0503 	bic.w	r5, r5, #3
 8009252:	3508      	adds	r5, #8
 8009254:	2d0c      	cmp	r5, #12
 8009256:	bf38      	it	cc
 8009258:	250c      	movcc	r5, #12
 800925a:	2d00      	cmp	r5, #0
 800925c:	4606      	mov	r6, r0
 800925e:	db01      	blt.n	8009264 <_malloc_r+0x1c>
 8009260:	42a9      	cmp	r1, r5
 8009262:	d904      	bls.n	800926e <_malloc_r+0x26>
 8009264:	230c      	movs	r3, #12
 8009266:	6033      	str	r3, [r6, #0]
 8009268:	2000      	movs	r0, #0
 800926a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800926e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009344 <_malloc_r+0xfc>
 8009272:	f000 f915 	bl	80094a0 <__malloc_lock>
 8009276:	f8d8 3000 	ldr.w	r3, [r8]
 800927a:	461c      	mov	r4, r3
 800927c:	bb44      	cbnz	r4, 80092d0 <_malloc_r+0x88>
 800927e:	4629      	mov	r1, r5
 8009280:	4630      	mov	r0, r6
 8009282:	f7ff ffbf 	bl	8009204 <sbrk_aligned>
 8009286:	1c43      	adds	r3, r0, #1
 8009288:	4604      	mov	r4, r0
 800928a:	d158      	bne.n	800933e <_malloc_r+0xf6>
 800928c:	f8d8 4000 	ldr.w	r4, [r8]
 8009290:	4627      	mov	r7, r4
 8009292:	2f00      	cmp	r7, #0
 8009294:	d143      	bne.n	800931e <_malloc_r+0xd6>
 8009296:	2c00      	cmp	r4, #0
 8009298:	d04b      	beq.n	8009332 <_malloc_r+0xea>
 800929a:	6823      	ldr	r3, [r4, #0]
 800929c:	4639      	mov	r1, r7
 800929e:	4630      	mov	r0, r6
 80092a0:	eb04 0903 	add.w	r9, r4, r3
 80092a4:	f000 fdf0 	bl	8009e88 <_sbrk_r>
 80092a8:	4581      	cmp	r9, r0
 80092aa:	d142      	bne.n	8009332 <_malloc_r+0xea>
 80092ac:	6821      	ldr	r1, [r4, #0]
 80092ae:	1a6d      	subs	r5, r5, r1
 80092b0:	4629      	mov	r1, r5
 80092b2:	4630      	mov	r0, r6
 80092b4:	f7ff ffa6 	bl	8009204 <sbrk_aligned>
 80092b8:	3001      	adds	r0, #1
 80092ba:	d03a      	beq.n	8009332 <_malloc_r+0xea>
 80092bc:	6823      	ldr	r3, [r4, #0]
 80092be:	442b      	add	r3, r5
 80092c0:	6023      	str	r3, [r4, #0]
 80092c2:	f8d8 3000 	ldr.w	r3, [r8]
 80092c6:	685a      	ldr	r2, [r3, #4]
 80092c8:	bb62      	cbnz	r2, 8009324 <_malloc_r+0xdc>
 80092ca:	f8c8 7000 	str.w	r7, [r8]
 80092ce:	e00f      	b.n	80092f0 <_malloc_r+0xa8>
 80092d0:	6822      	ldr	r2, [r4, #0]
 80092d2:	1b52      	subs	r2, r2, r5
 80092d4:	d420      	bmi.n	8009318 <_malloc_r+0xd0>
 80092d6:	2a0b      	cmp	r2, #11
 80092d8:	d917      	bls.n	800930a <_malloc_r+0xc2>
 80092da:	1961      	adds	r1, r4, r5
 80092dc:	42a3      	cmp	r3, r4
 80092de:	6025      	str	r5, [r4, #0]
 80092e0:	bf18      	it	ne
 80092e2:	6059      	strne	r1, [r3, #4]
 80092e4:	6863      	ldr	r3, [r4, #4]
 80092e6:	bf08      	it	eq
 80092e8:	f8c8 1000 	streq.w	r1, [r8]
 80092ec:	5162      	str	r2, [r4, r5]
 80092ee:	604b      	str	r3, [r1, #4]
 80092f0:	4630      	mov	r0, r6
 80092f2:	f000 f8db 	bl	80094ac <__malloc_unlock>
 80092f6:	f104 000b 	add.w	r0, r4, #11
 80092fa:	1d23      	adds	r3, r4, #4
 80092fc:	f020 0007 	bic.w	r0, r0, #7
 8009300:	1ac2      	subs	r2, r0, r3
 8009302:	bf1c      	itt	ne
 8009304:	1a1b      	subne	r3, r3, r0
 8009306:	50a3      	strne	r3, [r4, r2]
 8009308:	e7af      	b.n	800926a <_malloc_r+0x22>
 800930a:	6862      	ldr	r2, [r4, #4]
 800930c:	42a3      	cmp	r3, r4
 800930e:	bf0c      	ite	eq
 8009310:	f8c8 2000 	streq.w	r2, [r8]
 8009314:	605a      	strne	r2, [r3, #4]
 8009316:	e7eb      	b.n	80092f0 <_malloc_r+0xa8>
 8009318:	4623      	mov	r3, r4
 800931a:	6864      	ldr	r4, [r4, #4]
 800931c:	e7ae      	b.n	800927c <_malloc_r+0x34>
 800931e:	463c      	mov	r4, r7
 8009320:	687f      	ldr	r7, [r7, #4]
 8009322:	e7b6      	b.n	8009292 <_malloc_r+0x4a>
 8009324:	461a      	mov	r2, r3
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	42a3      	cmp	r3, r4
 800932a:	d1fb      	bne.n	8009324 <_malloc_r+0xdc>
 800932c:	2300      	movs	r3, #0
 800932e:	6053      	str	r3, [r2, #4]
 8009330:	e7de      	b.n	80092f0 <_malloc_r+0xa8>
 8009332:	230c      	movs	r3, #12
 8009334:	6033      	str	r3, [r6, #0]
 8009336:	4630      	mov	r0, r6
 8009338:	f000 f8b8 	bl	80094ac <__malloc_unlock>
 800933c:	e794      	b.n	8009268 <_malloc_r+0x20>
 800933e:	6005      	str	r5, [r0, #0]
 8009340:	e7d6      	b.n	80092f0 <_malloc_r+0xa8>
 8009342:	bf00      	nop
 8009344:	20000534 	.word	0x20000534

08009348 <__sflush_r>:
 8009348:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800934c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009350:	0716      	lsls	r6, r2, #28
 8009352:	4605      	mov	r5, r0
 8009354:	460c      	mov	r4, r1
 8009356:	d454      	bmi.n	8009402 <__sflush_r+0xba>
 8009358:	684b      	ldr	r3, [r1, #4]
 800935a:	2b00      	cmp	r3, #0
 800935c:	dc02      	bgt.n	8009364 <__sflush_r+0x1c>
 800935e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009360:	2b00      	cmp	r3, #0
 8009362:	dd48      	ble.n	80093f6 <__sflush_r+0xae>
 8009364:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009366:	2e00      	cmp	r6, #0
 8009368:	d045      	beq.n	80093f6 <__sflush_r+0xae>
 800936a:	2300      	movs	r3, #0
 800936c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009370:	682f      	ldr	r7, [r5, #0]
 8009372:	6a21      	ldr	r1, [r4, #32]
 8009374:	602b      	str	r3, [r5, #0]
 8009376:	d030      	beq.n	80093da <__sflush_r+0x92>
 8009378:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800937a:	89a3      	ldrh	r3, [r4, #12]
 800937c:	0759      	lsls	r1, r3, #29
 800937e:	d505      	bpl.n	800938c <__sflush_r+0x44>
 8009380:	6863      	ldr	r3, [r4, #4]
 8009382:	1ad2      	subs	r2, r2, r3
 8009384:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009386:	b10b      	cbz	r3, 800938c <__sflush_r+0x44>
 8009388:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800938a:	1ad2      	subs	r2, r2, r3
 800938c:	2300      	movs	r3, #0
 800938e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009390:	6a21      	ldr	r1, [r4, #32]
 8009392:	4628      	mov	r0, r5
 8009394:	47b0      	blx	r6
 8009396:	1c43      	adds	r3, r0, #1
 8009398:	89a3      	ldrh	r3, [r4, #12]
 800939a:	d106      	bne.n	80093aa <__sflush_r+0x62>
 800939c:	6829      	ldr	r1, [r5, #0]
 800939e:	291d      	cmp	r1, #29
 80093a0:	d82b      	bhi.n	80093fa <__sflush_r+0xb2>
 80093a2:	4a2a      	ldr	r2, [pc, #168]	@ (800944c <__sflush_r+0x104>)
 80093a4:	40ca      	lsrs	r2, r1
 80093a6:	07d6      	lsls	r6, r2, #31
 80093a8:	d527      	bpl.n	80093fa <__sflush_r+0xb2>
 80093aa:	2200      	movs	r2, #0
 80093ac:	6062      	str	r2, [r4, #4]
 80093ae:	04d9      	lsls	r1, r3, #19
 80093b0:	6922      	ldr	r2, [r4, #16]
 80093b2:	6022      	str	r2, [r4, #0]
 80093b4:	d504      	bpl.n	80093c0 <__sflush_r+0x78>
 80093b6:	1c42      	adds	r2, r0, #1
 80093b8:	d101      	bne.n	80093be <__sflush_r+0x76>
 80093ba:	682b      	ldr	r3, [r5, #0]
 80093bc:	b903      	cbnz	r3, 80093c0 <__sflush_r+0x78>
 80093be:	6560      	str	r0, [r4, #84]	@ 0x54
 80093c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093c2:	602f      	str	r7, [r5, #0]
 80093c4:	b1b9      	cbz	r1, 80093f6 <__sflush_r+0xae>
 80093c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093ca:	4299      	cmp	r1, r3
 80093cc:	d002      	beq.n	80093d4 <__sflush_r+0x8c>
 80093ce:	4628      	mov	r0, r5
 80093d0:	f000 fdde 	bl	8009f90 <_free_r>
 80093d4:	2300      	movs	r3, #0
 80093d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80093d8:	e00d      	b.n	80093f6 <__sflush_r+0xae>
 80093da:	2301      	movs	r3, #1
 80093dc:	4628      	mov	r0, r5
 80093de:	47b0      	blx	r6
 80093e0:	4602      	mov	r2, r0
 80093e2:	1c50      	adds	r0, r2, #1
 80093e4:	d1c9      	bne.n	800937a <__sflush_r+0x32>
 80093e6:	682b      	ldr	r3, [r5, #0]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d0c6      	beq.n	800937a <__sflush_r+0x32>
 80093ec:	2b1d      	cmp	r3, #29
 80093ee:	d001      	beq.n	80093f4 <__sflush_r+0xac>
 80093f0:	2b16      	cmp	r3, #22
 80093f2:	d11e      	bne.n	8009432 <__sflush_r+0xea>
 80093f4:	602f      	str	r7, [r5, #0]
 80093f6:	2000      	movs	r0, #0
 80093f8:	e022      	b.n	8009440 <__sflush_r+0xf8>
 80093fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093fe:	b21b      	sxth	r3, r3
 8009400:	e01b      	b.n	800943a <__sflush_r+0xf2>
 8009402:	690f      	ldr	r7, [r1, #16]
 8009404:	2f00      	cmp	r7, #0
 8009406:	d0f6      	beq.n	80093f6 <__sflush_r+0xae>
 8009408:	0793      	lsls	r3, r2, #30
 800940a:	680e      	ldr	r6, [r1, #0]
 800940c:	bf08      	it	eq
 800940e:	694b      	ldreq	r3, [r1, #20]
 8009410:	600f      	str	r7, [r1, #0]
 8009412:	bf18      	it	ne
 8009414:	2300      	movne	r3, #0
 8009416:	eba6 0807 	sub.w	r8, r6, r7
 800941a:	608b      	str	r3, [r1, #8]
 800941c:	f1b8 0f00 	cmp.w	r8, #0
 8009420:	dde9      	ble.n	80093f6 <__sflush_r+0xae>
 8009422:	6a21      	ldr	r1, [r4, #32]
 8009424:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009426:	4643      	mov	r3, r8
 8009428:	463a      	mov	r2, r7
 800942a:	4628      	mov	r0, r5
 800942c:	47b0      	blx	r6
 800942e:	2800      	cmp	r0, #0
 8009430:	dc08      	bgt.n	8009444 <__sflush_r+0xfc>
 8009432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800943a:	81a3      	strh	r3, [r4, #12]
 800943c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009444:	4407      	add	r7, r0
 8009446:	eba8 0800 	sub.w	r8, r8, r0
 800944a:	e7e7      	b.n	800941c <__sflush_r+0xd4>
 800944c:	20400001 	.word	0x20400001

08009450 <_fflush_r>:
 8009450:	b538      	push	{r3, r4, r5, lr}
 8009452:	690b      	ldr	r3, [r1, #16]
 8009454:	4605      	mov	r5, r0
 8009456:	460c      	mov	r4, r1
 8009458:	b913      	cbnz	r3, 8009460 <_fflush_r+0x10>
 800945a:	2500      	movs	r5, #0
 800945c:	4628      	mov	r0, r5
 800945e:	bd38      	pop	{r3, r4, r5, pc}
 8009460:	b118      	cbz	r0, 800946a <_fflush_r+0x1a>
 8009462:	6a03      	ldr	r3, [r0, #32]
 8009464:	b90b      	cbnz	r3, 800946a <_fflush_r+0x1a>
 8009466:	f7fe fe49 	bl	80080fc <__sinit>
 800946a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d0f3      	beq.n	800945a <_fflush_r+0xa>
 8009472:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009474:	07d0      	lsls	r0, r2, #31
 8009476:	d404      	bmi.n	8009482 <_fflush_r+0x32>
 8009478:	0599      	lsls	r1, r3, #22
 800947a:	d402      	bmi.n	8009482 <_fflush_r+0x32>
 800947c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800947e:	f7fe ff16 	bl	80082ae <__retarget_lock_acquire_recursive>
 8009482:	4628      	mov	r0, r5
 8009484:	4621      	mov	r1, r4
 8009486:	f7ff ff5f 	bl	8009348 <__sflush_r>
 800948a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800948c:	07da      	lsls	r2, r3, #31
 800948e:	4605      	mov	r5, r0
 8009490:	d4e4      	bmi.n	800945c <_fflush_r+0xc>
 8009492:	89a3      	ldrh	r3, [r4, #12]
 8009494:	059b      	lsls	r3, r3, #22
 8009496:	d4e1      	bmi.n	800945c <_fflush_r+0xc>
 8009498:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800949a:	f7fe ff09 	bl	80082b0 <__retarget_lock_release_recursive>
 800949e:	e7dd      	b.n	800945c <_fflush_r+0xc>

080094a0 <__malloc_lock>:
 80094a0:	4801      	ldr	r0, [pc, #4]	@ (80094a8 <__malloc_lock+0x8>)
 80094a2:	f7fe bf04 	b.w	80082ae <__retarget_lock_acquire_recursive>
 80094a6:	bf00      	nop
 80094a8:	2000052c 	.word	0x2000052c

080094ac <__malloc_unlock>:
 80094ac:	4801      	ldr	r0, [pc, #4]	@ (80094b4 <__malloc_unlock+0x8>)
 80094ae:	f7fe beff 	b.w	80082b0 <__retarget_lock_release_recursive>
 80094b2:	bf00      	nop
 80094b4:	2000052c 	.word	0x2000052c

080094b8 <_Balloc>:
 80094b8:	b570      	push	{r4, r5, r6, lr}
 80094ba:	69c6      	ldr	r6, [r0, #28]
 80094bc:	4604      	mov	r4, r0
 80094be:	460d      	mov	r5, r1
 80094c0:	b976      	cbnz	r6, 80094e0 <_Balloc+0x28>
 80094c2:	2010      	movs	r0, #16
 80094c4:	f7ff fe96 	bl	80091f4 <malloc>
 80094c8:	4602      	mov	r2, r0
 80094ca:	61e0      	str	r0, [r4, #28]
 80094cc:	b920      	cbnz	r0, 80094d8 <_Balloc+0x20>
 80094ce:	4b18      	ldr	r3, [pc, #96]	@ (8009530 <_Balloc+0x78>)
 80094d0:	4818      	ldr	r0, [pc, #96]	@ (8009534 <_Balloc+0x7c>)
 80094d2:	216b      	movs	r1, #107	@ 0x6b
 80094d4:	f000 fd2a 	bl	8009f2c <__assert_func>
 80094d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80094dc:	6006      	str	r6, [r0, #0]
 80094de:	60c6      	str	r6, [r0, #12]
 80094e0:	69e6      	ldr	r6, [r4, #28]
 80094e2:	68f3      	ldr	r3, [r6, #12]
 80094e4:	b183      	cbz	r3, 8009508 <_Balloc+0x50>
 80094e6:	69e3      	ldr	r3, [r4, #28]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80094ee:	b9b8      	cbnz	r0, 8009520 <_Balloc+0x68>
 80094f0:	2101      	movs	r1, #1
 80094f2:	fa01 f605 	lsl.w	r6, r1, r5
 80094f6:	1d72      	adds	r2, r6, #5
 80094f8:	0092      	lsls	r2, r2, #2
 80094fa:	4620      	mov	r0, r4
 80094fc:	f000 fd34 	bl	8009f68 <_calloc_r>
 8009500:	b160      	cbz	r0, 800951c <_Balloc+0x64>
 8009502:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009506:	e00e      	b.n	8009526 <_Balloc+0x6e>
 8009508:	2221      	movs	r2, #33	@ 0x21
 800950a:	2104      	movs	r1, #4
 800950c:	4620      	mov	r0, r4
 800950e:	f000 fd2b 	bl	8009f68 <_calloc_r>
 8009512:	69e3      	ldr	r3, [r4, #28]
 8009514:	60f0      	str	r0, [r6, #12]
 8009516:	68db      	ldr	r3, [r3, #12]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d1e4      	bne.n	80094e6 <_Balloc+0x2e>
 800951c:	2000      	movs	r0, #0
 800951e:	bd70      	pop	{r4, r5, r6, pc}
 8009520:	6802      	ldr	r2, [r0, #0]
 8009522:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009526:	2300      	movs	r3, #0
 8009528:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800952c:	e7f7      	b.n	800951e <_Balloc+0x66>
 800952e:	bf00      	nop
 8009530:	0800a265 	.word	0x0800a265
 8009534:	0800a2f6 	.word	0x0800a2f6

08009538 <_Bfree>:
 8009538:	b570      	push	{r4, r5, r6, lr}
 800953a:	69c6      	ldr	r6, [r0, #28]
 800953c:	4605      	mov	r5, r0
 800953e:	460c      	mov	r4, r1
 8009540:	b976      	cbnz	r6, 8009560 <_Bfree+0x28>
 8009542:	2010      	movs	r0, #16
 8009544:	f7ff fe56 	bl	80091f4 <malloc>
 8009548:	4602      	mov	r2, r0
 800954a:	61e8      	str	r0, [r5, #28]
 800954c:	b920      	cbnz	r0, 8009558 <_Bfree+0x20>
 800954e:	4b09      	ldr	r3, [pc, #36]	@ (8009574 <_Bfree+0x3c>)
 8009550:	4809      	ldr	r0, [pc, #36]	@ (8009578 <_Bfree+0x40>)
 8009552:	218f      	movs	r1, #143	@ 0x8f
 8009554:	f000 fcea 	bl	8009f2c <__assert_func>
 8009558:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800955c:	6006      	str	r6, [r0, #0]
 800955e:	60c6      	str	r6, [r0, #12]
 8009560:	b13c      	cbz	r4, 8009572 <_Bfree+0x3a>
 8009562:	69eb      	ldr	r3, [r5, #28]
 8009564:	6862      	ldr	r2, [r4, #4]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800956c:	6021      	str	r1, [r4, #0]
 800956e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009572:	bd70      	pop	{r4, r5, r6, pc}
 8009574:	0800a265 	.word	0x0800a265
 8009578:	0800a2f6 	.word	0x0800a2f6

0800957c <__multadd>:
 800957c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009580:	690d      	ldr	r5, [r1, #16]
 8009582:	4607      	mov	r7, r0
 8009584:	460c      	mov	r4, r1
 8009586:	461e      	mov	r6, r3
 8009588:	f101 0c14 	add.w	ip, r1, #20
 800958c:	2000      	movs	r0, #0
 800958e:	f8dc 3000 	ldr.w	r3, [ip]
 8009592:	b299      	uxth	r1, r3
 8009594:	fb02 6101 	mla	r1, r2, r1, r6
 8009598:	0c1e      	lsrs	r6, r3, #16
 800959a:	0c0b      	lsrs	r3, r1, #16
 800959c:	fb02 3306 	mla	r3, r2, r6, r3
 80095a0:	b289      	uxth	r1, r1
 80095a2:	3001      	adds	r0, #1
 80095a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80095a8:	4285      	cmp	r5, r0
 80095aa:	f84c 1b04 	str.w	r1, [ip], #4
 80095ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80095b2:	dcec      	bgt.n	800958e <__multadd+0x12>
 80095b4:	b30e      	cbz	r6, 80095fa <__multadd+0x7e>
 80095b6:	68a3      	ldr	r3, [r4, #8]
 80095b8:	42ab      	cmp	r3, r5
 80095ba:	dc19      	bgt.n	80095f0 <__multadd+0x74>
 80095bc:	6861      	ldr	r1, [r4, #4]
 80095be:	4638      	mov	r0, r7
 80095c0:	3101      	adds	r1, #1
 80095c2:	f7ff ff79 	bl	80094b8 <_Balloc>
 80095c6:	4680      	mov	r8, r0
 80095c8:	b928      	cbnz	r0, 80095d6 <__multadd+0x5a>
 80095ca:	4602      	mov	r2, r0
 80095cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009600 <__multadd+0x84>)
 80095ce:	480d      	ldr	r0, [pc, #52]	@ (8009604 <__multadd+0x88>)
 80095d0:	21ba      	movs	r1, #186	@ 0xba
 80095d2:	f000 fcab 	bl	8009f2c <__assert_func>
 80095d6:	6922      	ldr	r2, [r4, #16]
 80095d8:	3202      	adds	r2, #2
 80095da:	f104 010c 	add.w	r1, r4, #12
 80095de:	0092      	lsls	r2, r2, #2
 80095e0:	300c      	adds	r0, #12
 80095e2:	f000 fc95 	bl	8009f10 <memcpy>
 80095e6:	4621      	mov	r1, r4
 80095e8:	4638      	mov	r0, r7
 80095ea:	f7ff ffa5 	bl	8009538 <_Bfree>
 80095ee:	4644      	mov	r4, r8
 80095f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80095f4:	3501      	adds	r5, #1
 80095f6:	615e      	str	r6, [r3, #20]
 80095f8:	6125      	str	r5, [r4, #16]
 80095fa:	4620      	mov	r0, r4
 80095fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009600:	0800a2d4 	.word	0x0800a2d4
 8009604:	0800a2f6 	.word	0x0800a2f6

08009608 <__hi0bits>:
 8009608:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800960c:	4603      	mov	r3, r0
 800960e:	bf36      	itet	cc
 8009610:	0403      	lslcc	r3, r0, #16
 8009612:	2000      	movcs	r0, #0
 8009614:	2010      	movcc	r0, #16
 8009616:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800961a:	bf3c      	itt	cc
 800961c:	021b      	lslcc	r3, r3, #8
 800961e:	3008      	addcc	r0, #8
 8009620:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009624:	bf3c      	itt	cc
 8009626:	011b      	lslcc	r3, r3, #4
 8009628:	3004      	addcc	r0, #4
 800962a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800962e:	bf3c      	itt	cc
 8009630:	009b      	lslcc	r3, r3, #2
 8009632:	3002      	addcc	r0, #2
 8009634:	2b00      	cmp	r3, #0
 8009636:	db05      	blt.n	8009644 <__hi0bits+0x3c>
 8009638:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800963c:	f100 0001 	add.w	r0, r0, #1
 8009640:	bf08      	it	eq
 8009642:	2020      	moveq	r0, #32
 8009644:	4770      	bx	lr

08009646 <__lo0bits>:
 8009646:	6803      	ldr	r3, [r0, #0]
 8009648:	4602      	mov	r2, r0
 800964a:	f013 0007 	ands.w	r0, r3, #7
 800964e:	d00b      	beq.n	8009668 <__lo0bits+0x22>
 8009650:	07d9      	lsls	r1, r3, #31
 8009652:	d421      	bmi.n	8009698 <__lo0bits+0x52>
 8009654:	0798      	lsls	r0, r3, #30
 8009656:	bf49      	itett	mi
 8009658:	085b      	lsrmi	r3, r3, #1
 800965a:	089b      	lsrpl	r3, r3, #2
 800965c:	2001      	movmi	r0, #1
 800965e:	6013      	strmi	r3, [r2, #0]
 8009660:	bf5c      	itt	pl
 8009662:	6013      	strpl	r3, [r2, #0]
 8009664:	2002      	movpl	r0, #2
 8009666:	4770      	bx	lr
 8009668:	b299      	uxth	r1, r3
 800966a:	b909      	cbnz	r1, 8009670 <__lo0bits+0x2a>
 800966c:	0c1b      	lsrs	r3, r3, #16
 800966e:	2010      	movs	r0, #16
 8009670:	b2d9      	uxtb	r1, r3
 8009672:	b909      	cbnz	r1, 8009678 <__lo0bits+0x32>
 8009674:	3008      	adds	r0, #8
 8009676:	0a1b      	lsrs	r3, r3, #8
 8009678:	0719      	lsls	r1, r3, #28
 800967a:	bf04      	itt	eq
 800967c:	091b      	lsreq	r3, r3, #4
 800967e:	3004      	addeq	r0, #4
 8009680:	0799      	lsls	r1, r3, #30
 8009682:	bf04      	itt	eq
 8009684:	089b      	lsreq	r3, r3, #2
 8009686:	3002      	addeq	r0, #2
 8009688:	07d9      	lsls	r1, r3, #31
 800968a:	d403      	bmi.n	8009694 <__lo0bits+0x4e>
 800968c:	085b      	lsrs	r3, r3, #1
 800968e:	f100 0001 	add.w	r0, r0, #1
 8009692:	d003      	beq.n	800969c <__lo0bits+0x56>
 8009694:	6013      	str	r3, [r2, #0]
 8009696:	4770      	bx	lr
 8009698:	2000      	movs	r0, #0
 800969a:	4770      	bx	lr
 800969c:	2020      	movs	r0, #32
 800969e:	4770      	bx	lr

080096a0 <__i2b>:
 80096a0:	b510      	push	{r4, lr}
 80096a2:	460c      	mov	r4, r1
 80096a4:	2101      	movs	r1, #1
 80096a6:	f7ff ff07 	bl	80094b8 <_Balloc>
 80096aa:	4602      	mov	r2, r0
 80096ac:	b928      	cbnz	r0, 80096ba <__i2b+0x1a>
 80096ae:	4b05      	ldr	r3, [pc, #20]	@ (80096c4 <__i2b+0x24>)
 80096b0:	4805      	ldr	r0, [pc, #20]	@ (80096c8 <__i2b+0x28>)
 80096b2:	f240 1145 	movw	r1, #325	@ 0x145
 80096b6:	f000 fc39 	bl	8009f2c <__assert_func>
 80096ba:	2301      	movs	r3, #1
 80096bc:	6144      	str	r4, [r0, #20]
 80096be:	6103      	str	r3, [r0, #16]
 80096c0:	bd10      	pop	{r4, pc}
 80096c2:	bf00      	nop
 80096c4:	0800a2d4 	.word	0x0800a2d4
 80096c8:	0800a2f6 	.word	0x0800a2f6

080096cc <__multiply>:
 80096cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096d0:	4617      	mov	r7, r2
 80096d2:	690a      	ldr	r2, [r1, #16]
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	bfa8      	it	ge
 80096da:	463b      	movge	r3, r7
 80096dc:	4689      	mov	r9, r1
 80096de:	bfa4      	itt	ge
 80096e0:	460f      	movge	r7, r1
 80096e2:	4699      	movge	r9, r3
 80096e4:	693d      	ldr	r5, [r7, #16]
 80096e6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	6879      	ldr	r1, [r7, #4]
 80096ee:	eb05 060a 	add.w	r6, r5, sl
 80096f2:	42b3      	cmp	r3, r6
 80096f4:	b085      	sub	sp, #20
 80096f6:	bfb8      	it	lt
 80096f8:	3101      	addlt	r1, #1
 80096fa:	f7ff fedd 	bl	80094b8 <_Balloc>
 80096fe:	b930      	cbnz	r0, 800970e <__multiply+0x42>
 8009700:	4602      	mov	r2, r0
 8009702:	4b41      	ldr	r3, [pc, #260]	@ (8009808 <__multiply+0x13c>)
 8009704:	4841      	ldr	r0, [pc, #260]	@ (800980c <__multiply+0x140>)
 8009706:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800970a:	f000 fc0f 	bl	8009f2c <__assert_func>
 800970e:	f100 0414 	add.w	r4, r0, #20
 8009712:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009716:	4623      	mov	r3, r4
 8009718:	2200      	movs	r2, #0
 800971a:	4573      	cmp	r3, lr
 800971c:	d320      	bcc.n	8009760 <__multiply+0x94>
 800971e:	f107 0814 	add.w	r8, r7, #20
 8009722:	f109 0114 	add.w	r1, r9, #20
 8009726:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800972a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800972e:	9302      	str	r3, [sp, #8]
 8009730:	1beb      	subs	r3, r5, r7
 8009732:	3b15      	subs	r3, #21
 8009734:	f023 0303 	bic.w	r3, r3, #3
 8009738:	3304      	adds	r3, #4
 800973a:	3715      	adds	r7, #21
 800973c:	42bd      	cmp	r5, r7
 800973e:	bf38      	it	cc
 8009740:	2304      	movcc	r3, #4
 8009742:	9301      	str	r3, [sp, #4]
 8009744:	9b02      	ldr	r3, [sp, #8]
 8009746:	9103      	str	r1, [sp, #12]
 8009748:	428b      	cmp	r3, r1
 800974a:	d80c      	bhi.n	8009766 <__multiply+0x9a>
 800974c:	2e00      	cmp	r6, #0
 800974e:	dd03      	ble.n	8009758 <__multiply+0x8c>
 8009750:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009754:	2b00      	cmp	r3, #0
 8009756:	d055      	beq.n	8009804 <__multiply+0x138>
 8009758:	6106      	str	r6, [r0, #16]
 800975a:	b005      	add	sp, #20
 800975c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009760:	f843 2b04 	str.w	r2, [r3], #4
 8009764:	e7d9      	b.n	800971a <__multiply+0x4e>
 8009766:	f8b1 a000 	ldrh.w	sl, [r1]
 800976a:	f1ba 0f00 	cmp.w	sl, #0
 800976e:	d01f      	beq.n	80097b0 <__multiply+0xe4>
 8009770:	46c4      	mov	ip, r8
 8009772:	46a1      	mov	r9, r4
 8009774:	2700      	movs	r7, #0
 8009776:	f85c 2b04 	ldr.w	r2, [ip], #4
 800977a:	f8d9 3000 	ldr.w	r3, [r9]
 800977e:	fa1f fb82 	uxth.w	fp, r2
 8009782:	b29b      	uxth	r3, r3
 8009784:	fb0a 330b 	mla	r3, sl, fp, r3
 8009788:	443b      	add	r3, r7
 800978a:	f8d9 7000 	ldr.w	r7, [r9]
 800978e:	0c12      	lsrs	r2, r2, #16
 8009790:	0c3f      	lsrs	r7, r7, #16
 8009792:	fb0a 7202 	mla	r2, sl, r2, r7
 8009796:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800979a:	b29b      	uxth	r3, r3
 800979c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097a0:	4565      	cmp	r5, ip
 80097a2:	f849 3b04 	str.w	r3, [r9], #4
 80097a6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80097aa:	d8e4      	bhi.n	8009776 <__multiply+0xaa>
 80097ac:	9b01      	ldr	r3, [sp, #4]
 80097ae:	50e7      	str	r7, [r4, r3]
 80097b0:	9b03      	ldr	r3, [sp, #12]
 80097b2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80097b6:	3104      	adds	r1, #4
 80097b8:	f1b9 0f00 	cmp.w	r9, #0
 80097bc:	d020      	beq.n	8009800 <__multiply+0x134>
 80097be:	6823      	ldr	r3, [r4, #0]
 80097c0:	4647      	mov	r7, r8
 80097c2:	46a4      	mov	ip, r4
 80097c4:	f04f 0a00 	mov.w	sl, #0
 80097c8:	f8b7 b000 	ldrh.w	fp, [r7]
 80097cc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80097d0:	fb09 220b 	mla	r2, r9, fp, r2
 80097d4:	4452      	add	r2, sl
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097dc:	f84c 3b04 	str.w	r3, [ip], #4
 80097e0:	f857 3b04 	ldr.w	r3, [r7], #4
 80097e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097e8:	f8bc 3000 	ldrh.w	r3, [ip]
 80097ec:	fb09 330a 	mla	r3, r9, sl, r3
 80097f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80097f4:	42bd      	cmp	r5, r7
 80097f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097fa:	d8e5      	bhi.n	80097c8 <__multiply+0xfc>
 80097fc:	9a01      	ldr	r2, [sp, #4]
 80097fe:	50a3      	str	r3, [r4, r2]
 8009800:	3404      	adds	r4, #4
 8009802:	e79f      	b.n	8009744 <__multiply+0x78>
 8009804:	3e01      	subs	r6, #1
 8009806:	e7a1      	b.n	800974c <__multiply+0x80>
 8009808:	0800a2d4 	.word	0x0800a2d4
 800980c:	0800a2f6 	.word	0x0800a2f6

08009810 <__pow5mult>:
 8009810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009814:	4615      	mov	r5, r2
 8009816:	f012 0203 	ands.w	r2, r2, #3
 800981a:	4607      	mov	r7, r0
 800981c:	460e      	mov	r6, r1
 800981e:	d007      	beq.n	8009830 <__pow5mult+0x20>
 8009820:	4c25      	ldr	r4, [pc, #148]	@ (80098b8 <__pow5mult+0xa8>)
 8009822:	3a01      	subs	r2, #1
 8009824:	2300      	movs	r3, #0
 8009826:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800982a:	f7ff fea7 	bl	800957c <__multadd>
 800982e:	4606      	mov	r6, r0
 8009830:	10ad      	asrs	r5, r5, #2
 8009832:	d03d      	beq.n	80098b0 <__pow5mult+0xa0>
 8009834:	69fc      	ldr	r4, [r7, #28]
 8009836:	b97c      	cbnz	r4, 8009858 <__pow5mult+0x48>
 8009838:	2010      	movs	r0, #16
 800983a:	f7ff fcdb 	bl	80091f4 <malloc>
 800983e:	4602      	mov	r2, r0
 8009840:	61f8      	str	r0, [r7, #28]
 8009842:	b928      	cbnz	r0, 8009850 <__pow5mult+0x40>
 8009844:	4b1d      	ldr	r3, [pc, #116]	@ (80098bc <__pow5mult+0xac>)
 8009846:	481e      	ldr	r0, [pc, #120]	@ (80098c0 <__pow5mult+0xb0>)
 8009848:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800984c:	f000 fb6e 	bl	8009f2c <__assert_func>
 8009850:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009854:	6004      	str	r4, [r0, #0]
 8009856:	60c4      	str	r4, [r0, #12]
 8009858:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800985c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009860:	b94c      	cbnz	r4, 8009876 <__pow5mult+0x66>
 8009862:	f240 2171 	movw	r1, #625	@ 0x271
 8009866:	4638      	mov	r0, r7
 8009868:	f7ff ff1a 	bl	80096a0 <__i2b>
 800986c:	2300      	movs	r3, #0
 800986e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009872:	4604      	mov	r4, r0
 8009874:	6003      	str	r3, [r0, #0]
 8009876:	f04f 0900 	mov.w	r9, #0
 800987a:	07eb      	lsls	r3, r5, #31
 800987c:	d50a      	bpl.n	8009894 <__pow5mult+0x84>
 800987e:	4631      	mov	r1, r6
 8009880:	4622      	mov	r2, r4
 8009882:	4638      	mov	r0, r7
 8009884:	f7ff ff22 	bl	80096cc <__multiply>
 8009888:	4631      	mov	r1, r6
 800988a:	4680      	mov	r8, r0
 800988c:	4638      	mov	r0, r7
 800988e:	f7ff fe53 	bl	8009538 <_Bfree>
 8009892:	4646      	mov	r6, r8
 8009894:	106d      	asrs	r5, r5, #1
 8009896:	d00b      	beq.n	80098b0 <__pow5mult+0xa0>
 8009898:	6820      	ldr	r0, [r4, #0]
 800989a:	b938      	cbnz	r0, 80098ac <__pow5mult+0x9c>
 800989c:	4622      	mov	r2, r4
 800989e:	4621      	mov	r1, r4
 80098a0:	4638      	mov	r0, r7
 80098a2:	f7ff ff13 	bl	80096cc <__multiply>
 80098a6:	6020      	str	r0, [r4, #0]
 80098a8:	f8c0 9000 	str.w	r9, [r0]
 80098ac:	4604      	mov	r4, r0
 80098ae:	e7e4      	b.n	800987a <__pow5mult+0x6a>
 80098b0:	4630      	mov	r0, r6
 80098b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098b6:	bf00      	nop
 80098b8:	0800a398 	.word	0x0800a398
 80098bc:	0800a265 	.word	0x0800a265
 80098c0:	0800a2f6 	.word	0x0800a2f6

080098c4 <__lshift>:
 80098c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c8:	460c      	mov	r4, r1
 80098ca:	6849      	ldr	r1, [r1, #4]
 80098cc:	6923      	ldr	r3, [r4, #16]
 80098ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80098d2:	68a3      	ldr	r3, [r4, #8]
 80098d4:	4607      	mov	r7, r0
 80098d6:	4691      	mov	r9, r2
 80098d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098dc:	f108 0601 	add.w	r6, r8, #1
 80098e0:	42b3      	cmp	r3, r6
 80098e2:	db0b      	blt.n	80098fc <__lshift+0x38>
 80098e4:	4638      	mov	r0, r7
 80098e6:	f7ff fde7 	bl	80094b8 <_Balloc>
 80098ea:	4605      	mov	r5, r0
 80098ec:	b948      	cbnz	r0, 8009902 <__lshift+0x3e>
 80098ee:	4602      	mov	r2, r0
 80098f0:	4b28      	ldr	r3, [pc, #160]	@ (8009994 <__lshift+0xd0>)
 80098f2:	4829      	ldr	r0, [pc, #164]	@ (8009998 <__lshift+0xd4>)
 80098f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80098f8:	f000 fb18 	bl	8009f2c <__assert_func>
 80098fc:	3101      	adds	r1, #1
 80098fe:	005b      	lsls	r3, r3, #1
 8009900:	e7ee      	b.n	80098e0 <__lshift+0x1c>
 8009902:	2300      	movs	r3, #0
 8009904:	f100 0114 	add.w	r1, r0, #20
 8009908:	f100 0210 	add.w	r2, r0, #16
 800990c:	4618      	mov	r0, r3
 800990e:	4553      	cmp	r3, sl
 8009910:	db33      	blt.n	800997a <__lshift+0xb6>
 8009912:	6920      	ldr	r0, [r4, #16]
 8009914:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009918:	f104 0314 	add.w	r3, r4, #20
 800991c:	f019 091f 	ands.w	r9, r9, #31
 8009920:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009924:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009928:	d02b      	beq.n	8009982 <__lshift+0xbe>
 800992a:	f1c9 0e20 	rsb	lr, r9, #32
 800992e:	468a      	mov	sl, r1
 8009930:	2200      	movs	r2, #0
 8009932:	6818      	ldr	r0, [r3, #0]
 8009934:	fa00 f009 	lsl.w	r0, r0, r9
 8009938:	4310      	orrs	r0, r2
 800993a:	f84a 0b04 	str.w	r0, [sl], #4
 800993e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009942:	459c      	cmp	ip, r3
 8009944:	fa22 f20e 	lsr.w	r2, r2, lr
 8009948:	d8f3      	bhi.n	8009932 <__lshift+0x6e>
 800994a:	ebac 0304 	sub.w	r3, ip, r4
 800994e:	3b15      	subs	r3, #21
 8009950:	f023 0303 	bic.w	r3, r3, #3
 8009954:	3304      	adds	r3, #4
 8009956:	f104 0015 	add.w	r0, r4, #21
 800995a:	4560      	cmp	r0, ip
 800995c:	bf88      	it	hi
 800995e:	2304      	movhi	r3, #4
 8009960:	50ca      	str	r2, [r1, r3]
 8009962:	b10a      	cbz	r2, 8009968 <__lshift+0xa4>
 8009964:	f108 0602 	add.w	r6, r8, #2
 8009968:	3e01      	subs	r6, #1
 800996a:	4638      	mov	r0, r7
 800996c:	612e      	str	r6, [r5, #16]
 800996e:	4621      	mov	r1, r4
 8009970:	f7ff fde2 	bl	8009538 <_Bfree>
 8009974:	4628      	mov	r0, r5
 8009976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800997a:	f842 0f04 	str.w	r0, [r2, #4]!
 800997e:	3301      	adds	r3, #1
 8009980:	e7c5      	b.n	800990e <__lshift+0x4a>
 8009982:	3904      	subs	r1, #4
 8009984:	f853 2b04 	ldr.w	r2, [r3], #4
 8009988:	f841 2f04 	str.w	r2, [r1, #4]!
 800998c:	459c      	cmp	ip, r3
 800998e:	d8f9      	bhi.n	8009984 <__lshift+0xc0>
 8009990:	e7ea      	b.n	8009968 <__lshift+0xa4>
 8009992:	bf00      	nop
 8009994:	0800a2d4 	.word	0x0800a2d4
 8009998:	0800a2f6 	.word	0x0800a2f6

0800999c <__mcmp>:
 800999c:	690a      	ldr	r2, [r1, #16]
 800999e:	4603      	mov	r3, r0
 80099a0:	6900      	ldr	r0, [r0, #16]
 80099a2:	1a80      	subs	r0, r0, r2
 80099a4:	b530      	push	{r4, r5, lr}
 80099a6:	d10e      	bne.n	80099c6 <__mcmp+0x2a>
 80099a8:	3314      	adds	r3, #20
 80099aa:	3114      	adds	r1, #20
 80099ac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80099b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80099b4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80099b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80099bc:	4295      	cmp	r5, r2
 80099be:	d003      	beq.n	80099c8 <__mcmp+0x2c>
 80099c0:	d205      	bcs.n	80099ce <__mcmp+0x32>
 80099c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80099c6:	bd30      	pop	{r4, r5, pc}
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	d3f3      	bcc.n	80099b4 <__mcmp+0x18>
 80099cc:	e7fb      	b.n	80099c6 <__mcmp+0x2a>
 80099ce:	2001      	movs	r0, #1
 80099d0:	e7f9      	b.n	80099c6 <__mcmp+0x2a>
	...

080099d4 <__mdiff>:
 80099d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d8:	4689      	mov	r9, r1
 80099da:	4606      	mov	r6, r0
 80099dc:	4611      	mov	r1, r2
 80099de:	4648      	mov	r0, r9
 80099e0:	4614      	mov	r4, r2
 80099e2:	f7ff ffdb 	bl	800999c <__mcmp>
 80099e6:	1e05      	subs	r5, r0, #0
 80099e8:	d112      	bne.n	8009a10 <__mdiff+0x3c>
 80099ea:	4629      	mov	r1, r5
 80099ec:	4630      	mov	r0, r6
 80099ee:	f7ff fd63 	bl	80094b8 <_Balloc>
 80099f2:	4602      	mov	r2, r0
 80099f4:	b928      	cbnz	r0, 8009a02 <__mdiff+0x2e>
 80099f6:	4b3f      	ldr	r3, [pc, #252]	@ (8009af4 <__mdiff+0x120>)
 80099f8:	f240 2137 	movw	r1, #567	@ 0x237
 80099fc:	483e      	ldr	r0, [pc, #248]	@ (8009af8 <__mdiff+0x124>)
 80099fe:	f000 fa95 	bl	8009f2c <__assert_func>
 8009a02:	2301      	movs	r3, #1
 8009a04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a08:	4610      	mov	r0, r2
 8009a0a:	b003      	add	sp, #12
 8009a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a10:	bfbc      	itt	lt
 8009a12:	464b      	movlt	r3, r9
 8009a14:	46a1      	movlt	r9, r4
 8009a16:	4630      	mov	r0, r6
 8009a18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a1c:	bfba      	itte	lt
 8009a1e:	461c      	movlt	r4, r3
 8009a20:	2501      	movlt	r5, #1
 8009a22:	2500      	movge	r5, #0
 8009a24:	f7ff fd48 	bl	80094b8 <_Balloc>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	b918      	cbnz	r0, 8009a34 <__mdiff+0x60>
 8009a2c:	4b31      	ldr	r3, [pc, #196]	@ (8009af4 <__mdiff+0x120>)
 8009a2e:	f240 2145 	movw	r1, #581	@ 0x245
 8009a32:	e7e3      	b.n	80099fc <__mdiff+0x28>
 8009a34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009a38:	6926      	ldr	r6, [r4, #16]
 8009a3a:	60c5      	str	r5, [r0, #12]
 8009a3c:	f109 0310 	add.w	r3, r9, #16
 8009a40:	f109 0514 	add.w	r5, r9, #20
 8009a44:	f104 0e14 	add.w	lr, r4, #20
 8009a48:	f100 0b14 	add.w	fp, r0, #20
 8009a4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009a50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009a54:	9301      	str	r3, [sp, #4]
 8009a56:	46d9      	mov	r9, fp
 8009a58:	f04f 0c00 	mov.w	ip, #0
 8009a5c:	9b01      	ldr	r3, [sp, #4]
 8009a5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009a62:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009a66:	9301      	str	r3, [sp, #4]
 8009a68:	fa1f f38a 	uxth.w	r3, sl
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	b283      	uxth	r3, r0
 8009a70:	1acb      	subs	r3, r1, r3
 8009a72:	0c00      	lsrs	r0, r0, #16
 8009a74:	4463      	add	r3, ip
 8009a76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009a7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009a84:	4576      	cmp	r6, lr
 8009a86:	f849 3b04 	str.w	r3, [r9], #4
 8009a8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009a8e:	d8e5      	bhi.n	8009a5c <__mdiff+0x88>
 8009a90:	1b33      	subs	r3, r6, r4
 8009a92:	3b15      	subs	r3, #21
 8009a94:	f023 0303 	bic.w	r3, r3, #3
 8009a98:	3415      	adds	r4, #21
 8009a9a:	3304      	adds	r3, #4
 8009a9c:	42a6      	cmp	r6, r4
 8009a9e:	bf38      	it	cc
 8009aa0:	2304      	movcc	r3, #4
 8009aa2:	441d      	add	r5, r3
 8009aa4:	445b      	add	r3, fp
 8009aa6:	461e      	mov	r6, r3
 8009aa8:	462c      	mov	r4, r5
 8009aaa:	4544      	cmp	r4, r8
 8009aac:	d30e      	bcc.n	8009acc <__mdiff+0xf8>
 8009aae:	f108 0103 	add.w	r1, r8, #3
 8009ab2:	1b49      	subs	r1, r1, r5
 8009ab4:	f021 0103 	bic.w	r1, r1, #3
 8009ab8:	3d03      	subs	r5, #3
 8009aba:	45a8      	cmp	r8, r5
 8009abc:	bf38      	it	cc
 8009abe:	2100      	movcc	r1, #0
 8009ac0:	440b      	add	r3, r1
 8009ac2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ac6:	b191      	cbz	r1, 8009aee <__mdiff+0x11a>
 8009ac8:	6117      	str	r7, [r2, #16]
 8009aca:	e79d      	b.n	8009a08 <__mdiff+0x34>
 8009acc:	f854 1b04 	ldr.w	r1, [r4], #4
 8009ad0:	46e6      	mov	lr, ip
 8009ad2:	0c08      	lsrs	r0, r1, #16
 8009ad4:	fa1c fc81 	uxtah	ip, ip, r1
 8009ad8:	4471      	add	r1, lr
 8009ada:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009ade:	b289      	uxth	r1, r1
 8009ae0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009ae4:	f846 1b04 	str.w	r1, [r6], #4
 8009ae8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009aec:	e7dd      	b.n	8009aaa <__mdiff+0xd6>
 8009aee:	3f01      	subs	r7, #1
 8009af0:	e7e7      	b.n	8009ac2 <__mdiff+0xee>
 8009af2:	bf00      	nop
 8009af4:	0800a2d4 	.word	0x0800a2d4
 8009af8:	0800a2f6 	.word	0x0800a2f6

08009afc <__d2b>:
 8009afc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b00:	460f      	mov	r7, r1
 8009b02:	2101      	movs	r1, #1
 8009b04:	ec59 8b10 	vmov	r8, r9, d0
 8009b08:	4616      	mov	r6, r2
 8009b0a:	f7ff fcd5 	bl	80094b8 <_Balloc>
 8009b0e:	4604      	mov	r4, r0
 8009b10:	b930      	cbnz	r0, 8009b20 <__d2b+0x24>
 8009b12:	4602      	mov	r2, r0
 8009b14:	4b23      	ldr	r3, [pc, #140]	@ (8009ba4 <__d2b+0xa8>)
 8009b16:	4824      	ldr	r0, [pc, #144]	@ (8009ba8 <__d2b+0xac>)
 8009b18:	f240 310f 	movw	r1, #783	@ 0x30f
 8009b1c:	f000 fa06 	bl	8009f2c <__assert_func>
 8009b20:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009b24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b28:	b10d      	cbz	r5, 8009b2e <__d2b+0x32>
 8009b2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b2e:	9301      	str	r3, [sp, #4]
 8009b30:	f1b8 0300 	subs.w	r3, r8, #0
 8009b34:	d023      	beq.n	8009b7e <__d2b+0x82>
 8009b36:	4668      	mov	r0, sp
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	f7ff fd84 	bl	8009646 <__lo0bits>
 8009b3e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009b42:	b1d0      	cbz	r0, 8009b7a <__d2b+0x7e>
 8009b44:	f1c0 0320 	rsb	r3, r0, #32
 8009b48:	fa02 f303 	lsl.w	r3, r2, r3
 8009b4c:	430b      	orrs	r3, r1
 8009b4e:	40c2      	lsrs	r2, r0
 8009b50:	6163      	str	r3, [r4, #20]
 8009b52:	9201      	str	r2, [sp, #4]
 8009b54:	9b01      	ldr	r3, [sp, #4]
 8009b56:	61a3      	str	r3, [r4, #24]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	bf0c      	ite	eq
 8009b5c:	2201      	moveq	r2, #1
 8009b5e:	2202      	movne	r2, #2
 8009b60:	6122      	str	r2, [r4, #16]
 8009b62:	b1a5      	cbz	r5, 8009b8e <__d2b+0x92>
 8009b64:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009b68:	4405      	add	r5, r0
 8009b6a:	603d      	str	r5, [r7, #0]
 8009b6c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009b70:	6030      	str	r0, [r6, #0]
 8009b72:	4620      	mov	r0, r4
 8009b74:	b003      	add	sp, #12
 8009b76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b7a:	6161      	str	r1, [r4, #20]
 8009b7c:	e7ea      	b.n	8009b54 <__d2b+0x58>
 8009b7e:	a801      	add	r0, sp, #4
 8009b80:	f7ff fd61 	bl	8009646 <__lo0bits>
 8009b84:	9b01      	ldr	r3, [sp, #4]
 8009b86:	6163      	str	r3, [r4, #20]
 8009b88:	3020      	adds	r0, #32
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	e7e8      	b.n	8009b60 <__d2b+0x64>
 8009b8e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009b92:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009b96:	6038      	str	r0, [r7, #0]
 8009b98:	6918      	ldr	r0, [r3, #16]
 8009b9a:	f7ff fd35 	bl	8009608 <__hi0bits>
 8009b9e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ba2:	e7e5      	b.n	8009b70 <__d2b+0x74>
 8009ba4:	0800a2d4 	.word	0x0800a2d4
 8009ba8:	0800a2f6 	.word	0x0800a2f6

08009bac <__sread>:
 8009bac:	b510      	push	{r4, lr}
 8009bae:	460c      	mov	r4, r1
 8009bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb4:	f000 f956 	bl	8009e64 <_read_r>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	bfab      	itete	ge
 8009bbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009bbe:	89a3      	ldrhlt	r3, [r4, #12]
 8009bc0:	181b      	addge	r3, r3, r0
 8009bc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009bc6:	bfac      	ite	ge
 8009bc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009bca:	81a3      	strhlt	r3, [r4, #12]
 8009bcc:	bd10      	pop	{r4, pc}

08009bce <__swrite>:
 8009bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd2:	461f      	mov	r7, r3
 8009bd4:	898b      	ldrh	r3, [r1, #12]
 8009bd6:	05db      	lsls	r3, r3, #23
 8009bd8:	4605      	mov	r5, r0
 8009bda:	460c      	mov	r4, r1
 8009bdc:	4616      	mov	r6, r2
 8009bde:	d505      	bpl.n	8009bec <__swrite+0x1e>
 8009be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be4:	2302      	movs	r3, #2
 8009be6:	2200      	movs	r2, #0
 8009be8:	f000 f92a 	bl	8009e40 <_lseek_r>
 8009bec:	89a3      	ldrh	r3, [r4, #12]
 8009bee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bf6:	81a3      	strh	r3, [r4, #12]
 8009bf8:	4632      	mov	r2, r6
 8009bfa:	463b      	mov	r3, r7
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c02:	f000 b951 	b.w	8009ea8 <_write_r>

08009c06 <__sseek>:
 8009c06:	b510      	push	{r4, lr}
 8009c08:	460c      	mov	r4, r1
 8009c0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c0e:	f000 f917 	bl	8009e40 <_lseek_r>
 8009c12:	1c43      	adds	r3, r0, #1
 8009c14:	89a3      	ldrh	r3, [r4, #12]
 8009c16:	bf15      	itete	ne
 8009c18:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009c1a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009c1e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009c22:	81a3      	strheq	r3, [r4, #12]
 8009c24:	bf18      	it	ne
 8009c26:	81a3      	strhne	r3, [r4, #12]
 8009c28:	bd10      	pop	{r4, pc}

08009c2a <__sclose>:
 8009c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c2e:	f000 b94d 	b.w	8009ecc <_close_r>

08009c32 <__swbuf_r>:
 8009c32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c34:	460e      	mov	r6, r1
 8009c36:	4614      	mov	r4, r2
 8009c38:	4605      	mov	r5, r0
 8009c3a:	b118      	cbz	r0, 8009c44 <__swbuf_r+0x12>
 8009c3c:	6a03      	ldr	r3, [r0, #32]
 8009c3e:	b90b      	cbnz	r3, 8009c44 <__swbuf_r+0x12>
 8009c40:	f7fe fa5c 	bl	80080fc <__sinit>
 8009c44:	69a3      	ldr	r3, [r4, #24]
 8009c46:	60a3      	str	r3, [r4, #8]
 8009c48:	89a3      	ldrh	r3, [r4, #12]
 8009c4a:	071a      	lsls	r2, r3, #28
 8009c4c:	d501      	bpl.n	8009c52 <__swbuf_r+0x20>
 8009c4e:	6923      	ldr	r3, [r4, #16]
 8009c50:	b943      	cbnz	r3, 8009c64 <__swbuf_r+0x32>
 8009c52:	4621      	mov	r1, r4
 8009c54:	4628      	mov	r0, r5
 8009c56:	f000 f82b 	bl	8009cb0 <__swsetup_r>
 8009c5a:	b118      	cbz	r0, 8009c64 <__swbuf_r+0x32>
 8009c5c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009c60:	4638      	mov	r0, r7
 8009c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	6922      	ldr	r2, [r4, #16]
 8009c68:	1a98      	subs	r0, r3, r2
 8009c6a:	6963      	ldr	r3, [r4, #20]
 8009c6c:	b2f6      	uxtb	r6, r6
 8009c6e:	4283      	cmp	r3, r0
 8009c70:	4637      	mov	r7, r6
 8009c72:	dc05      	bgt.n	8009c80 <__swbuf_r+0x4e>
 8009c74:	4621      	mov	r1, r4
 8009c76:	4628      	mov	r0, r5
 8009c78:	f7ff fbea 	bl	8009450 <_fflush_r>
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	d1ed      	bne.n	8009c5c <__swbuf_r+0x2a>
 8009c80:	68a3      	ldr	r3, [r4, #8]
 8009c82:	3b01      	subs	r3, #1
 8009c84:	60a3      	str	r3, [r4, #8]
 8009c86:	6823      	ldr	r3, [r4, #0]
 8009c88:	1c5a      	adds	r2, r3, #1
 8009c8a:	6022      	str	r2, [r4, #0]
 8009c8c:	701e      	strb	r6, [r3, #0]
 8009c8e:	6962      	ldr	r2, [r4, #20]
 8009c90:	1c43      	adds	r3, r0, #1
 8009c92:	429a      	cmp	r2, r3
 8009c94:	d004      	beq.n	8009ca0 <__swbuf_r+0x6e>
 8009c96:	89a3      	ldrh	r3, [r4, #12]
 8009c98:	07db      	lsls	r3, r3, #31
 8009c9a:	d5e1      	bpl.n	8009c60 <__swbuf_r+0x2e>
 8009c9c:	2e0a      	cmp	r6, #10
 8009c9e:	d1df      	bne.n	8009c60 <__swbuf_r+0x2e>
 8009ca0:	4621      	mov	r1, r4
 8009ca2:	4628      	mov	r0, r5
 8009ca4:	f7ff fbd4 	bl	8009450 <_fflush_r>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d0d9      	beq.n	8009c60 <__swbuf_r+0x2e>
 8009cac:	e7d6      	b.n	8009c5c <__swbuf_r+0x2a>
	...

08009cb0 <__swsetup_r>:
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	4b29      	ldr	r3, [pc, #164]	@ (8009d58 <__swsetup_r+0xa8>)
 8009cb4:	4605      	mov	r5, r0
 8009cb6:	6818      	ldr	r0, [r3, #0]
 8009cb8:	460c      	mov	r4, r1
 8009cba:	b118      	cbz	r0, 8009cc4 <__swsetup_r+0x14>
 8009cbc:	6a03      	ldr	r3, [r0, #32]
 8009cbe:	b90b      	cbnz	r3, 8009cc4 <__swsetup_r+0x14>
 8009cc0:	f7fe fa1c 	bl	80080fc <__sinit>
 8009cc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cc8:	0719      	lsls	r1, r3, #28
 8009cca:	d422      	bmi.n	8009d12 <__swsetup_r+0x62>
 8009ccc:	06da      	lsls	r2, r3, #27
 8009cce:	d407      	bmi.n	8009ce0 <__swsetup_r+0x30>
 8009cd0:	2209      	movs	r2, #9
 8009cd2:	602a      	str	r2, [r5, #0]
 8009cd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cd8:	81a3      	strh	r3, [r4, #12]
 8009cda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cde:	e033      	b.n	8009d48 <__swsetup_r+0x98>
 8009ce0:	0758      	lsls	r0, r3, #29
 8009ce2:	d512      	bpl.n	8009d0a <__swsetup_r+0x5a>
 8009ce4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ce6:	b141      	cbz	r1, 8009cfa <__swsetup_r+0x4a>
 8009ce8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cec:	4299      	cmp	r1, r3
 8009cee:	d002      	beq.n	8009cf6 <__swsetup_r+0x46>
 8009cf0:	4628      	mov	r0, r5
 8009cf2:	f000 f94d 	bl	8009f90 <_free_r>
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cfa:	89a3      	ldrh	r3, [r4, #12]
 8009cfc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009d00:	81a3      	strh	r3, [r4, #12]
 8009d02:	2300      	movs	r3, #0
 8009d04:	6063      	str	r3, [r4, #4]
 8009d06:	6923      	ldr	r3, [r4, #16]
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	89a3      	ldrh	r3, [r4, #12]
 8009d0c:	f043 0308 	orr.w	r3, r3, #8
 8009d10:	81a3      	strh	r3, [r4, #12]
 8009d12:	6923      	ldr	r3, [r4, #16]
 8009d14:	b94b      	cbnz	r3, 8009d2a <__swsetup_r+0x7a>
 8009d16:	89a3      	ldrh	r3, [r4, #12]
 8009d18:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009d1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d20:	d003      	beq.n	8009d2a <__swsetup_r+0x7a>
 8009d22:	4621      	mov	r1, r4
 8009d24:	4628      	mov	r0, r5
 8009d26:	f000 f83f 	bl	8009da8 <__smakebuf_r>
 8009d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d2e:	f013 0201 	ands.w	r2, r3, #1
 8009d32:	d00a      	beq.n	8009d4a <__swsetup_r+0x9a>
 8009d34:	2200      	movs	r2, #0
 8009d36:	60a2      	str	r2, [r4, #8]
 8009d38:	6962      	ldr	r2, [r4, #20]
 8009d3a:	4252      	negs	r2, r2
 8009d3c:	61a2      	str	r2, [r4, #24]
 8009d3e:	6922      	ldr	r2, [r4, #16]
 8009d40:	b942      	cbnz	r2, 8009d54 <__swsetup_r+0xa4>
 8009d42:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d46:	d1c5      	bne.n	8009cd4 <__swsetup_r+0x24>
 8009d48:	bd38      	pop	{r3, r4, r5, pc}
 8009d4a:	0799      	lsls	r1, r3, #30
 8009d4c:	bf58      	it	pl
 8009d4e:	6962      	ldrpl	r2, [r4, #20]
 8009d50:	60a2      	str	r2, [r4, #8]
 8009d52:	e7f4      	b.n	8009d3e <__swsetup_r+0x8e>
 8009d54:	2000      	movs	r0, #0
 8009d56:	e7f7      	b.n	8009d48 <__swsetup_r+0x98>
 8009d58:	20000018 	.word	0x20000018

08009d5c <__swhatbuf_r>:
 8009d5c:	b570      	push	{r4, r5, r6, lr}
 8009d5e:	460c      	mov	r4, r1
 8009d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d64:	2900      	cmp	r1, #0
 8009d66:	b096      	sub	sp, #88	@ 0x58
 8009d68:	4615      	mov	r5, r2
 8009d6a:	461e      	mov	r6, r3
 8009d6c:	da0d      	bge.n	8009d8a <__swhatbuf_r+0x2e>
 8009d6e:	89a3      	ldrh	r3, [r4, #12]
 8009d70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d74:	f04f 0100 	mov.w	r1, #0
 8009d78:	bf14      	ite	ne
 8009d7a:	2340      	movne	r3, #64	@ 0x40
 8009d7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d80:	2000      	movs	r0, #0
 8009d82:	6031      	str	r1, [r6, #0]
 8009d84:	602b      	str	r3, [r5, #0]
 8009d86:	b016      	add	sp, #88	@ 0x58
 8009d88:	bd70      	pop	{r4, r5, r6, pc}
 8009d8a:	466a      	mov	r2, sp
 8009d8c:	f000 f8ae 	bl	8009eec <_fstat_r>
 8009d90:	2800      	cmp	r0, #0
 8009d92:	dbec      	blt.n	8009d6e <__swhatbuf_r+0x12>
 8009d94:	9901      	ldr	r1, [sp, #4]
 8009d96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d9e:	4259      	negs	r1, r3
 8009da0:	4159      	adcs	r1, r3
 8009da2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009da6:	e7eb      	b.n	8009d80 <__swhatbuf_r+0x24>

08009da8 <__smakebuf_r>:
 8009da8:	898b      	ldrh	r3, [r1, #12]
 8009daa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dac:	079d      	lsls	r5, r3, #30
 8009dae:	4606      	mov	r6, r0
 8009db0:	460c      	mov	r4, r1
 8009db2:	d507      	bpl.n	8009dc4 <__smakebuf_r+0x1c>
 8009db4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009db8:	6023      	str	r3, [r4, #0]
 8009dba:	6123      	str	r3, [r4, #16]
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	6163      	str	r3, [r4, #20]
 8009dc0:	b003      	add	sp, #12
 8009dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dc4:	ab01      	add	r3, sp, #4
 8009dc6:	466a      	mov	r2, sp
 8009dc8:	f7ff ffc8 	bl	8009d5c <__swhatbuf_r>
 8009dcc:	9f00      	ldr	r7, [sp, #0]
 8009dce:	4605      	mov	r5, r0
 8009dd0:	4639      	mov	r1, r7
 8009dd2:	4630      	mov	r0, r6
 8009dd4:	f7ff fa38 	bl	8009248 <_malloc_r>
 8009dd8:	b948      	cbnz	r0, 8009dee <__smakebuf_r+0x46>
 8009dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dde:	059a      	lsls	r2, r3, #22
 8009de0:	d4ee      	bmi.n	8009dc0 <__smakebuf_r+0x18>
 8009de2:	f023 0303 	bic.w	r3, r3, #3
 8009de6:	f043 0302 	orr.w	r3, r3, #2
 8009dea:	81a3      	strh	r3, [r4, #12]
 8009dec:	e7e2      	b.n	8009db4 <__smakebuf_r+0xc>
 8009dee:	89a3      	ldrh	r3, [r4, #12]
 8009df0:	6020      	str	r0, [r4, #0]
 8009df2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009df6:	81a3      	strh	r3, [r4, #12]
 8009df8:	9b01      	ldr	r3, [sp, #4]
 8009dfa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009dfe:	b15b      	cbz	r3, 8009e18 <__smakebuf_r+0x70>
 8009e00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e04:	4630      	mov	r0, r6
 8009e06:	f000 f80b 	bl	8009e20 <_isatty_r>
 8009e0a:	b128      	cbz	r0, 8009e18 <__smakebuf_r+0x70>
 8009e0c:	89a3      	ldrh	r3, [r4, #12]
 8009e0e:	f023 0303 	bic.w	r3, r3, #3
 8009e12:	f043 0301 	orr.w	r3, r3, #1
 8009e16:	81a3      	strh	r3, [r4, #12]
 8009e18:	89a3      	ldrh	r3, [r4, #12]
 8009e1a:	431d      	orrs	r5, r3
 8009e1c:	81a5      	strh	r5, [r4, #12]
 8009e1e:	e7cf      	b.n	8009dc0 <__smakebuf_r+0x18>

08009e20 <_isatty_r>:
 8009e20:	b538      	push	{r3, r4, r5, lr}
 8009e22:	4d06      	ldr	r5, [pc, #24]	@ (8009e3c <_isatty_r+0x1c>)
 8009e24:	2300      	movs	r3, #0
 8009e26:	4604      	mov	r4, r0
 8009e28:	4608      	mov	r0, r1
 8009e2a:	602b      	str	r3, [r5, #0]
 8009e2c:	f7f7 ff18 	bl	8001c60 <_isatty>
 8009e30:	1c43      	adds	r3, r0, #1
 8009e32:	d102      	bne.n	8009e3a <_isatty_r+0x1a>
 8009e34:	682b      	ldr	r3, [r5, #0]
 8009e36:	b103      	cbz	r3, 8009e3a <_isatty_r+0x1a>
 8009e38:	6023      	str	r3, [r4, #0]
 8009e3a:	bd38      	pop	{r3, r4, r5, pc}
 8009e3c:	20000538 	.word	0x20000538

08009e40 <_lseek_r>:
 8009e40:	b538      	push	{r3, r4, r5, lr}
 8009e42:	4d07      	ldr	r5, [pc, #28]	@ (8009e60 <_lseek_r+0x20>)
 8009e44:	4604      	mov	r4, r0
 8009e46:	4608      	mov	r0, r1
 8009e48:	4611      	mov	r1, r2
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	602a      	str	r2, [r5, #0]
 8009e4e:	461a      	mov	r2, r3
 8009e50:	f7f7 ff11 	bl	8001c76 <_lseek>
 8009e54:	1c43      	adds	r3, r0, #1
 8009e56:	d102      	bne.n	8009e5e <_lseek_r+0x1e>
 8009e58:	682b      	ldr	r3, [r5, #0]
 8009e5a:	b103      	cbz	r3, 8009e5e <_lseek_r+0x1e>
 8009e5c:	6023      	str	r3, [r4, #0]
 8009e5e:	bd38      	pop	{r3, r4, r5, pc}
 8009e60:	20000538 	.word	0x20000538

08009e64 <_read_r>:
 8009e64:	b538      	push	{r3, r4, r5, lr}
 8009e66:	4d07      	ldr	r5, [pc, #28]	@ (8009e84 <_read_r+0x20>)
 8009e68:	4604      	mov	r4, r0
 8009e6a:	4608      	mov	r0, r1
 8009e6c:	4611      	mov	r1, r2
 8009e6e:	2200      	movs	r2, #0
 8009e70:	602a      	str	r2, [r5, #0]
 8009e72:	461a      	mov	r2, r3
 8009e74:	f7f7 fe9f 	bl	8001bb6 <_read>
 8009e78:	1c43      	adds	r3, r0, #1
 8009e7a:	d102      	bne.n	8009e82 <_read_r+0x1e>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	b103      	cbz	r3, 8009e82 <_read_r+0x1e>
 8009e80:	6023      	str	r3, [r4, #0]
 8009e82:	bd38      	pop	{r3, r4, r5, pc}
 8009e84:	20000538 	.word	0x20000538

08009e88 <_sbrk_r>:
 8009e88:	b538      	push	{r3, r4, r5, lr}
 8009e8a:	4d06      	ldr	r5, [pc, #24]	@ (8009ea4 <_sbrk_r+0x1c>)
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	4604      	mov	r4, r0
 8009e90:	4608      	mov	r0, r1
 8009e92:	602b      	str	r3, [r5, #0]
 8009e94:	f7f7 fefc 	bl	8001c90 <_sbrk>
 8009e98:	1c43      	adds	r3, r0, #1
 8009e9a:	d102      	bne.n	8009ea2 <_sbrk_r+0x1a>
 8009e9c:	682b      	ldr	r3, [r5, #0]
 8009e9e:	b103      	cbz	r3, 8009ea2 <_sbrk_r+0x1a>
 8009ea0:	6023      	str	r3, [r4, #0]
 8009ea2:	bd38      	pop	{r3, r4, r5, pc}
 8009ea4:	20000538 	.word	0x20000538

08009ea8 <_write_r>:
 8009ea8:	b538      	push	{r3, r4, r5, lr}
 8009eaa:	4d07      	ldr	r5, [pc, #28]	@ (8009ec8 <_write_r+0x20>)
 8009eac:	4604      	mov	r4, r0
 8009eae:	4608      	mov	r0, r1
 8009eb0:	4611      	mov	r1, r2
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	602a      	str	r2, [r5, #0]
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	f7f7 fe9a 	bl	8001bf0 <_write>
 8009ebc:	1c43      	adds	r3, r0, #1
 8009ebe:	d102      	bne.n	8009ec6 <_write_r+0x1e>
 8009ec0:	682b      	ldr	r3, [r5, #0]
 8009ec2:	b103      	cbz	r3, 8009ec6 <_write_r+0x1e>
 8009ec4:	6023      	str	r3, [r4, #0]
 8009ec6:	bd38      	pop	{r3, r4, r5, pc}
 8009ec8:	20000538 	.word	0x20000538

08009ecc <_close_r>:
 8009ecc:	b538      	push	{r3, r4, r5, lr}
 8009ece:	4d06      	ldr	r5, [pc, #24]	@ (8009ee8 <_close_r+0x1c>)
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	4608      	mov	r0, r1
 8009ed6:	602b      	str	r3, [r5, #0]
 8009ed8:	f7f7 fea6 	bl	8001c28 <_close>
 8009edc:	1c43      	adds	r3, r0, #1
 8009ede:	d102      	bne.n	8009ee6 <_close_r+0x1a>
 8009ee0:	682b      	ldr	r3, [r5, #0]
 8009ee2:	b103      	cbz	r3, 8009ee6 <_close_r+0x1a>
 8009ee4:	6023      	str	r3, [r4, #0]
 8009ee6:	bd38      	pop	{r3, r4, r5, pc}
 8009ee8:	20000538 	.word	0x20000538

08009eec <_fstat_r>:
 8009eec:	b538      	push	{r3, r4, r5, lr}
 8009eee:	4d07      	ldr	r5, [pc, #28]	@ (8009f0c <_fstat_r+0x20>)
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	4604      	mov	r4, r0
 8009ef4:	4608      	mov	r0, r1
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	602b      	str	r3, [r5, #0]
 8009efa:	f7f7 fea1 	bl	8001c40 <_fstat>
 8009efe:	1c43      	adds	r3, r0, #1
 8009f00:	d102      	bne.n	8009f08 <_fstat_r+0x1c>
 8009f02:	682b      	ldr	r3, [r5, #0]
 8009f04:	b103      	cbz	r3, 8009f08 <_fstat_r+0x1c>
 8009f06:	6023      	str	r3, [r4, #0]
 8009f08:	bd38      	pop	{r3, r4, r5, pc}
 8009f0a:	bf00      	nop
 8009f0c:	20000538 	.word	0x20000538

08009f10 <memcpy>:
 8009f10:	440a      	add	r2, r1
 8009f12:	4291      	cmp	r1, r2
 8009f14:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009f18:	d100      	bne.n	8009f1c <memcpy+0xc>
 8009f1a:	4770      	bx	lr
 8009f1c:	b510      	push	{r4, lr}
 8009f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f26:	4291      	cmp	r1, r2
 8009f28:	d1f9      	bne.n	8009f1e <memcpy+0xe>
 8009f2a:	bd10      	pop	{r4, pc}

08009f2c <__assert_func>:
 8009f2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009f2e:	4614      	mov	r4, r2
 8009f30:	461a      	mov	r2, r3
 8009f32:	4b09      	ldr	r3, [pc, #36]	@ (8009f58 <__assert_func+0x2c>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4605      	mov	r5, r0
 8009f38:	68d8      	ldr	r0, [r3, #12]
 8009f3a:	b14c      	cbz	r4, 8009f50 <__assert_func+0x24>
 8009f3c:	4b07      	ldr	r3, [pc, #28]	@ (8009f5c <__assert_func+0x30>)
 8009f3e:	9100      	str	r1, [sp, #0]
 8009f40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f44:	4906      	ldr	r1, [pc, #24]	@ (8009f60 <__assert_func+0x34>)
 8009f46:	462b      	mov	r3, r5
 8009f48:	f000 f87e 	bl	800a048 <fiprintf>
 8009f4c:	f000 f89b 	bl	800a086 <abort>
 8009f50:	4b04      	ldr	r3, [pc, #16]	@ (8009f64 <__assert_func+0x38>)
 8009f52:	461c      	mov	r4, r3
 8009f54:	e7f3      	b.n	8009f3e <__assert_func+0x12>
 8009f56:	bf00      	nop
 8009f58:	20000018 	.word	0x20000018
 8009f5c:	0800a359 	.word	0x0800a359
 8009f60:	0800a366 	.word	0x0800a366
 8009f64:	0800a394 	.word	0x0800a394

08009f68 <_calloc_r>:
 8009f68:	b570      	push	{r4, r5, r6, lr}
 8009f6a:	fba1 5402 	umull	r5, r4, r1, r2
 8009f6e:	b934      	cbnz	r4, 8009f7e <_calloc_r+0x16>
 8009f70:	4629      	mov	r1, r5
 8009f72:	f7ff f969 	bl	8009248 <_malloc_r>
 8009f76:	4606      	mov	r6, r0
 8009f78:	b928      	cbnz	r0, 8009f86 <_calloc_r+0x1e>
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	bd70      	pop	{r4, r5, r6, pc}
 8009f7e:	220c      	movs	r2, #12
 8009f80:	6002      	str	r2, [r0, #0]
 8009f82:	2600      	movs	r6, #0
 8009f84:	e7f9      	b.n	8009f7a <_calloc_r+0x12>
 8009f86:	462a      	mov	r2, r5
 8009f88:	4621      	mov	r1, r4
 8009f8a:	f7fe f95d 	bl	8008248 <memset>
 8009f8e:	e7f4      	b.n	8009f7a <_calloc_r+0x12>

08009f90 <_free_r>:
 8009f90:	b538      	push	{r3, r4, r5, lr}
 8009f92:	4605      	mov	r5, r0
 8009f94:	2900      	cmp	r1, #0
 8009f96:	d041      	beq.n	800a01c <_free_r+0x8c>
 8009f98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f9c:	1f0c      	subs	r4, r1, #4
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	bfb8      	it	lt
 8009fa2:	18e4      	addlt	r4, r4, r3
 8009fa4:	f7ff fa7c 	bl	80094a0 <__malloc_lock>
 8009fa8:	4a1d      	ldr	r2, [pc, #116]	@ (800a020 <_free_r+0x90>)
 8009faa:	6813      	ldr	r3, [r2, #0]
 8009fac:	b933      	cbnz	r3, 8009fbc <_free_r+0x2c>
 8009fae:	6063      	str	r3, [r4, #4]
 8009fb0:	6014      	str	r4, [r2, #0]
 8009fb2:	4628      	mov	r0, r5
 8009fb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fb8:	f7ff ba78 	b.w	80094ac <__malloc_unlock>
 8009fbc:	42a3      	cmp	r3, r4
 8009fbe:	d908      	bls.n	8009fd2 <_free_r+0x42>
 8009fc0:	6820      	ldr	r0, [r4, #0]
 8009fc2:	1821      	adds	r1, r4, r0
 8009fc4:	428b      	cmp	r3, r1
 8009fc6:	bf01      	itttt	eq
 8009fc8:	6819      	ldreq	r1, [r3, #0]
 8009fca:	685b      	ldreq	r3, [r3, #4]
 8009fcc:	1809      	addeq	r1, r1, r0
 8009fce:	6021      	streq	r1, [r4, #0]
 8009fd0:	e7ed      	b.n	8009fae <_free_r+0x1e>
 8009fd2:	461a      	mov	r2, r3
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	b10b      	cbz	r3, 8009fdc <_free_r+0x4c>
 8009fd8:	42a3      	cmp	r3, r4
 8009fda:	d9fa      	bls.n	8009fd2 <_free_r+0x42>
 8009fdc:	6811      	ldr	r1, [r2, #0]
 8009fde:	1850      	adds	r0, r2, r1
 8009fe0:	42a0      	cmp	r0, r4
 8009fe2:	d10b      	bne.n	8009ffc <_free_r+0x6c>
 8009fe4:	6820      	ldr	r0, [r4, #0]
 8009fe6:	4401      	add	r1, r0
 8009fe8:	1850      	adds	r0, r2, r1
 8009fea:	4283      	cmp	r3, r0
 8009fec:	6011      	str	r1, [r2, #0]
 8009fee:	d1e0      	bne.n	8009fb2 <_free_r+0x22>
 8009ff0:	6818      	ldr	r0, [r3, #0]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	6053      	str	r3, [r2, #4]
 8009ff6:	4408      	add	r0, r1
 8009ff8:	6010      	str	r0, [r2, #0]
 8009ffa:	e7da      	b.n	8009fb2 <_free_r+0x22>
 8009ffc:	d902      	bls.n	800a004 <_free_r+0x74>
 8009ffe:	230c      	movs	r3, #12
 800a000:	602b      	str	r3, [r5, #0]
 800a002:	e7d6      	b.n	8009fb2 <_free_r+0x22>
 800a004:	6820      	ldr	r0, [r4, #0]
 800a006:	1821      	adds	r1, r4, r0
 800a008:	428b      	cmp	r3, r1
 800a00a:	bf04      	itt	eq
 800a00c:	6819      	ldreq	r1, [r3, #0]
 800a00e:	685b      	ldreq	r3, [r3, #4]
 800a010:	6063      	str	r3, [r4, #4]
 800a012:	bf04      	itt	eq
 800a014:	1809      	addeq	r1, r1, r0
 800a016:	6021      	streq	r1, [r4, #0]
 800a018:	6054      	str	r4, [r2, #4]
 800a01a:	e7ca      	b.n	8009fb2 <_free_r+0x22>
 800a01c:	bd38      	pop	{r3, r4, r5, pc}
 800a01e:	bf00      	nop
 800a020:	20000534 	.word	0x20000534

0800a024 <__ascii_mbtowc>:
 800a024:	b082      	sub	sp, #8
 800a026:	b901      	cbnz	r1, 800a02a <__ascii_mbtowc+0x6>
 800a028:	a901      	add	r1, sp, #4
 800a02a:	b142      	cbz	r2, 800a03e <__ascii_mbtowc+0x1a>
 800a02c:	b14b      	cbz	r3, 800a042 <__ascii_mbtowc+0x1e>
 800a02e:	7813      	ldrb	r3, [r2, #0]
 800a030:	600b      	str	r3, [r1, #0]
 800a032:	7812      	ldrb	r2, [r2, #0]
 800a034:	1e10      	subs	r0, r2, #0
 800a036:	bf18      	it	ne
 800a038:	2001      	movne	r0, #1
 800a03a:	b002      	add	sp, #8
 800a03c:	4770      	bx	lr
 800a03e:	4610      	mov	r0, r2
 800a040:	e7fb      	b.n	800a03a <__ascii_mbtowc+0x16>
 800a042:	f06f 0001 	mvn.w	r0, #1
 800a046:	e7f8      	b.n	800a03a <__ascii_mbtowc+0x16>

0800a048 <fiprintf>:
 800a048:	b40e      	push	{r1, r2, r3}
 800a04a:	b503      	push	{r0, r1, lr}
 800a04c:	4601      	mov	r1, r0
 800a04e:	ab03      	add	r3, sp, #12
 800a050:	4805      	ldr	r0, [pc, #20]	@ (800a068 <fiprintf+0x20>)
 800a052:	f853 2b04 	ldr.w	r2, [r3], #4
 800a056:	6800      	ldr	r0, [r0, #0]
 800a058:	9301      	str	r3, [sp, #4]
 800a05a:	f7fe ffb3 	bl	8008fc4 <_vfiprintf_r>
 800a05e:	b002      	add	sp, #8
 800a060:	f85d eb04 	ldr.w	lr, [sp], #4
 800a064:	b003      	add	sp, #12
 800a066:	4770      	bx	lr
 800a068:	20000018 	.word	0x20000018

0800a06c <__ascii_wctomb>:
 800a06c:	4603      	mov	r3, r0
 800a06e:	4608      	mov	r0, r1
 800a070:	b141      	cbz	r1, 800a084 <__ascii_wctomb+0x18>
 800a072:	2aff      	cmp	r2, #255	@ 0xff
 800a074:	d904      	bls.n	800a080 <__ascii_wctomb+0x14>
 800a076:	228a      	movs	r2, #138	@ 0x8a
 800a078:	601a      	str	r2, [r3, #0]
 800a07a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a07e:	4770      	bx	lr
 800a080:	700a      	strb	r2, [r1, #0]
 800a082:	2001      	movs	r0, #1
 800a084:	4770      	bx	lr

0800a086 <abort>:
 800a086:	b508      	push	{r3, lr}
 800a088:	2006      	movs	r0, #6
 800a08a:	f000 f82b 	bl	800a0e4 <raise>
 800a08e:	2001      	movs	r0, #1
 800a090:	f7f7 fd86 	bl	8001ba0 <_exit>

0800a094 <_raise_r>:
 800a094:	291f      	cmp	r1, #31
 800a096:	b538      	push	{r3, r4, r5, lr}
 800a098:	4605      	mov	r5, r0
 800a09a:	460c      	mov	r4, r1
 800a09c:	d904      	bls.n	800a0a8 <_raise_r+0x14>
 800a09e:	2316      	movs	r3, #22
 800a0a0:	6003      	str	r3, [r0, #0]
 800a0a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0a6:	bd38      	pop	{r3, r4, r5, pc}
 800a0a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a0aa:	b112      	cbz	r2, 800a0b2 <_raise_r+0x1e>
 800a0ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a0b0:	b94b      	cbnz	r3, 800a0c6 <_raise_r+0x32>
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	f000 f830 	bl	800a118 <_getpid_r>
 800a0b8:	4622      	mov	r2, r4
 800a0ba:	4601      	mov	r1, r0
 800a0bc:	4628      	mov	r0, r5
 800a0be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0c2:	f000 b817 	b.w	800a0f4 <_kill_r>
 800a0c6:	2b01      	cmp	r3, #1
 800a0c8:	d00a      	beq.n	800a0e0 <_raise_r+0x4c>
 800a0ca:	1c59      	adds	r1, r3, #1
 800a0cc:	d103      	bne.n	800a0d6 <_raise_r+0x42>
 800a0ce:	2316      	movs	r3, #22
 800a0d0:	6003      	str	r3, [r0, #0]
 800a0d2:	2001      	movs	r0, #1
 800a0d4:	e7e7      	b.n	800a0a6 <_raise_r+0x12>
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a0dc:	4620      	mov	r0, r4
 800a0de:	4798      	blx	r3
 800a0e0:	2000      	movs	r0, #0
 800a0e2:	e7e0      	b.n	800a0a6 <_raise_r+0x12>

0800a0e4 <raise>:
 800a0e4:	4b02      	ldr	r3, [pc, #8]	@ (800a0f0 <raise+0xc>)
 800a0e6:	4601      	mov	r1, r0
 800a0e8:	6818      	ldr	r0, [r3, #0]
 800a0ea:	f7ff bfd3 	b.w	800a094 <_raise_r>
 800a0ee:	bf00      	nop
 800a0f0:	20000018 	.word	0x20000018

0800a0f4 <_kill_r>:
 800a0f4:	b538      	push	{r3, r4, r5, lr}
 800a0f6:	4d07      	ldr	r5, [pc, #28]	@ (800a114 <_kill_r+0x20>)
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	4604      	mov	r4, r0
 800a0fc:	4608      	mov	r0, r1
 800a0fe:	4611      	mov	r1, r2
 800a100:	602b      	str	r3, [r5, #0]
 800a102:	f7f7 fd3d 	bl	8001b80 <_kill>
 800a106:	1c43      	adds	r3, r0, #1
 800a108:	d102      	bne.n	800a110 <_kill_r+0x1c>
 800a10a:	682b      	ldr	r3, [r5, #0]
 800a10c:	b103      	cbz	r3, 800a110 <_kill_r+0x1c>
 800a10e:	6023      	str	r3, [r4, #0]
 800a110:	bd38      	pop	{r3, r4, r5, pc}
 800a112:	bf00      	nop
 800a114:	20000538 	.word	0x20000538

0800a118 <_getpid_r>:
 800a118:	f7f7 bd2a 	b.w	8001b70 <_getpid>

0800a11c <_init>:
 800a11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a11e:	bf00      	nop
 800a120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a122:	bc08      	pop	{r3}
 800a124:	469e      	mov	lr, r3
 800a126:	4770      	bx	lr

0800a128 <_fini>:
 800a128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a12a:	bf00      	nop
 800a12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a12e:	bc08      	pop	{r3}
 800a130:	469e      	mov	lr, r3
 800a132:	4770      	bx	lr
