Analysis & Synthesis report for DE0_NANO_SDRAM_Nios_Test
Wed Oct 30 15:50:59 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_next
 12. State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state
 13. State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_next
 14. State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_state
 15. State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 23. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram
 25. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll
 26. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3
 27. Source assignments for DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux
 31. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001
 32. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux
 33. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux_001
 34. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002
 35. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_003
 36. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_004
 37. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_005
 38. Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_006
 39. Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 40. Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 41. Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 42. Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 43. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 44. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 45. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator
 46. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_data_master_translator
 47. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator
 48. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sdram_s1_translator
 49. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 50. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator
 51. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 52. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator
 53. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator
 54. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent
 55. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent
 56. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent
 57. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
 60. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
 63. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent
 64. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
 67. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 70. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent
 73. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent
 76. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo
 79. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router|DE0_NANO_QSYS_id_router_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_003|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_004|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_005|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_006|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter
 89. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001
 90. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter
 91. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
 92. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller
 93. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 94. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001
 95. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 96. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002
 97. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
 99. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
100. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
101. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
102. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter
107. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001
108. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser
110. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
111. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
112. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
113. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001
114. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
115. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
116. Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
117. scfifo Parameter Settings by Entity Instance
118. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001"
119. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser"
120. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
121. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001"
122. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter"
123. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
124. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
125. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
126. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002"
127. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001"
128. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller"
129. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode"
130. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode"
131. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router|DE0_NANO_QSYS_id_router_default_decode:the_default_decode"
132. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode"
133. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode"
134. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
135. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
136. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent"
137. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
138. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent"
139. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
140. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
141. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
142. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent"
143. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
144. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent"
145. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
146. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
147. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
148. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
149. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
150. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent"
151. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
152. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator"
153. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator"
154. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
155. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator"
156. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
157. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sdram_s1_translator"
158. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
159. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
160. Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
161. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1"
162. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module"
163. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"
164. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart"
165. Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys"
166. Port Connectivity Checks: "DE0_NANO_QSYS:u0"
167. Elapsed Time Per Partition
168. Analysis & Synthesis Messages
169. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 30 15:50:58 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE0_NANO_SDRAM_Nios_Test                        ;
; Top-level Entity Name              ; DE0_NANO_SDRAM_Nios_Test                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,733                                           ;
;     Total combinational functions  ; 3,739                                           ;
;     Dedicated logic registers      ; 2,946                                           ;
; Total registers                    ; 2946                                            ;
; Total pins                         ; 154                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,280                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                    ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                                     ; Setting                  ; Default Value            ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                                     ; EP4CE22F17C6             ;                          ;
; Top-level entity name                                                      ; DE0_NANO_SDRAM_Nios_Test ; DE0_NANO_SDRAM_Nios_Test ;
; Family name                                                                ; Cyclone IV E             ; Cyclone IV GX            ;
; Use smart compilation                                                      ; Off                      ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                       ; On                       ;
; Enable compact report table                                                ; Off                      ; Off                      ;
; Restructure Multiplexers                                                   ; Auto                     ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                      ; Off                      ;
; Preserve fewer node names                                                  ; On                       ; On                       ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                      ; Off                      ;
; Verilog Version                                                            ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto                     ; Auto                     ;
; Safe State Machine                                                         ; Off                      ; Off                      ;
; Extract Verilog State Machines                                             ; On                       ; On                       ;
; Extract VHDL State Machines                                                ; On                       ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                       ; On                       ;
; Parallel Synthesis                                                         ; On                       ; On                       ;
; DSP Block Balancing                                                        ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                       ; On                       ;
; Power-Up Don't Care                                                        ; On                       ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                      ; Off                      ;
; Remove Duplicate Registers                                                 ; On                       ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                      ; Off                      ;
; Optimization Technique                                                     ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                                         ; 70                       ; 70                       ;
; Auto Carry Chains                                                          ; On                       ; On                       ;
; Auto Open-Drain Pins                                                       ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                      ; Off                      ;
; Auto ROM Replacement                                                       ; On                       ; On                       ;
; Auto RAM Replacement                                                       ; On                       ; On                       ;
; Auto DSP Block Replacement                                                 ; On                       ; On                       ;
; Auto Shift Register Replacement                                            ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                       ; On                       ;
; Strict RAM Replacement                                                     ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                      ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                       ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                      ; Off                      ;
; Auto Resource Sharing                                                      ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                       ; On                       ;
; Report Parameter Settings                                                  ; On                       ; On                       ;
; Report Source Assignments                                                  ; On                       ; On                       ;
; Report Connectivity Checks                                                 ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                      ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                        ; 2                        ;
; PowerPlay Power Optimization                                               ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                          ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                      ; 100                      ;
; Clock MUX Protection                                                       ; On                       ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                      ; Off                      ;
; Block Design Naming                                                        ; Auto                     ; Auto                     ;
; SDC constraint protection                                                  ; Off                      ; Off                      ;
; Synthesis Effort                                                           ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                       ; On                       ;
; Synthesis Seed                                                             ; 1                        ; 1                        ;
+----------------------------------------------------------------------------+--------------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                                                                                                     ; Library       ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; DE0_NANO_SDRAM_Nios_Test.v                                                              ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.v                                                              ;               ;
; DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v                                                 ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/DE0_NANO_QSYS.v                                                 ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_irq_mapper.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_irq_mapper.sv                          ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v           ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v           ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v                     ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v                     ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                       ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                          ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux_001.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux_001.sv                    ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_mux.sv                        ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux_002.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux_002.sv                  ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_rsp_xbar_demux.sv                      ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_mux.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_mux.sv                        ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux_001.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux_001.sv                  ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_cmd_xbar_demux.sv                      ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.v                            ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_reset_synchronizer.v                          ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_002.sv                       ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router_001.sv                       ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_id_router.sv                           ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router_001.sv                     ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_addr_router.sv                         ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                              ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                         ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                        ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                    ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                   ; yes             ; User SystemVerilog HDL File      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                   ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v                               ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_altpll.v                               ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v                                ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sdram.v                                ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_key.v                                  ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_key.v                                  ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v                            ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_jtag_uart.v                            ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v                                ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_timer.v                                ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sysid_qsys.v                           ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_sysid_qsys.v                           ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v                           ; yes             ; Encrypted User Verilog HDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v                           ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_bht_ram.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_bht_ram.mif                 ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_dc_tag_ram.mif              ; yes             ; User Memory Initialization File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_dc_tag_ram.mif              ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_ic_tag_ram.mif              ; yes             ; User Memory Initialization File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_ic_tag_ram.mif              ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk.v  ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck.v     ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper.v ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_mult_cell.v                 ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_ociram_default_contents.mif ; yes             ; User Memory Initialization File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_ociram_default_contents.mif ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_oci_test_bench.v            ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_oci_test_bench.v            ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_rf_ram_a.mif                ; yes             ; User Memory Initialization File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_rf_ram_a.mif                ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_rf_ram_b.mif                ; yes             ; User Memory Initialization File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_rf_ram_b.mif                ; DE0_NANO_QSYS ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_test_bench.v                ; yes             ; User Verilog HDL File            ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys_test_bench.v                ; DE0_NANO_QSYS ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                                        ;               ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                                 ;               ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                           ;               ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                                        ;               ;
; aglobal130.inc                                                                          ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/aglobal130.inc                                                                                                                                                                        ;               ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                                         ;               ;
; altrom.inc                                                                              ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                            ;               ;
; altram.inc                                                                              ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                            ;               ;
; altdpram.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                          ;               ;
; db/altsyncram_cjd1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_cjd1.tdf                                                                  ;               ;
; db/altsyncram_o8i1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_o8i1.tdf                                                                  ;               ;
; db/altsyncram_fsh1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_fsh1.tdf                                                                  ;               ;
; db/altsyncram_fah1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_fah1.tdf                                                                  ;               ;
; db/altsyncram_gah1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_gah1.tdf                                                                  ;               ;
; db/altsyncram_dhh1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_dhh1.tdf                                                                  ;               ;
; db/altsyncram_kdf1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_kdf1.tdf                                                                  ;               ;
; db/altsyncram_r3d1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_r3d1.tdf                                                                  ;               ;
; altera_mult_add.tdf                                                                     ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                                                                                   ;               ;
; db/altera_mult_add_q1u2.v                                                               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_q1u2.v                                                               ;               ;
; altera_mult_add_rtl.v                                                                   ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                                                                                 ;               ;
; db/altera_mult_add_s1u2.v                                                               ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altera_mult_add_s1u2.v                                                               ;               ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                                             ;               ;
; db/altsyncram_ar81.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_ar81.tdf                                                                  ;               ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                                              ;               ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                                            ;               ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                                         ;               ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                                          ;               ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                                          ;               ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                                          ;               ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                                          ;               ;
; db/scfifo_jr21.tdf                                                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/scfifo_jr21.tdf                                                                      ;               ;
; db/a_dpfifo_q131.tdf                                                                    ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_dpfifo_q131.tdf                                                                    ;               ;
; db/a_fefifo_7cf.tdf                                                                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/a_fefifo_7cf.tdf                                                                     ;               ;
; db/cntr_do7.tdf                                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/cntr_do7.tdf                                                                         ;               ;
; db/dpram_nl21.tdf                                                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/dpram_nl21.tdf                                                                       ;               ;
; db/altsyncram_r1m1.tdf                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/altsyncram_r1m1.tdf                                                                  ;               ;
; db/cntr_1ob.tdf                                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/cntr_1ob.tdf                                                                         ;               ;
; alt_jtag_atlantic.v                                                                     ; yes             ; Encrypted Megafunction           ; d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                                                   ;               ;
; pzdyqx.vhd                                                                              ; yes             ; Encrypted Megafunction           ; d:/quartus/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                                                                            ;               ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction           ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                           ;               ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction           ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                                      ;               ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction           ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                        ;               ;
; lpm_add_sub.tdf                                                                         ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                                                                                       ;               ;
; addcore.inc                                                                             ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/addcore.inc                                                                                                                                                                           ;               ;
; look_add.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/look_add.inc                                                                                                                                                                          ;               ;
; bypassff.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                                          ;               ;
; altshift.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                                          ;               ;
; alt_stratix_add_sub.inc                                                                 ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                                                                                               ;               ;
; db/add_sub_qvi.tdf                                                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/add_sub_qvi.tdf                                                                      ;               ;
; lpm_mult.tdf                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                                                                          ;               ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                                       ;               ;
; multcore.inc                                                                            ; yes             ; Megafunction                     ; d:/quartus/quartus/libraries/megafunctions/multcore.inc                                                                                                                                                                          ;               ;
; db/mult_jp01.tdf                                                                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/mult_jp01.tdf                                                                        ;               ;
; db/mult_j011.tdf                                                                        ; yes             ; Auto-Generated Megafunction      ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/db/mult_j011.tdf                                                                        ;               ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,733                                                                                              ;
;                                             ;                                                                                                    ;
; Total combinational functions               ; 3739                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                    ;
;     -- 4 input functions                    ; 1839                                                                                               ;
;     -- 3 input functions                    ; 1303                                                                                               ;
;     -- <=2 input functions                  ; 597                                                                                                ;
;                                             ;                                                                                                    ;
; Logic elements by mode                      ;                                                                                                    ;
;     -- normal mode                          ; 3493                                                                                               ;
;     -- arithmetic mode                      ; 246                                                                                                ;
;                                             ;                                                                                                    ;
; Total registers                             ; 2946                                                                                               ;
;     -- Dedicated logic registers            ; 2946                                                                                               ;
;     -- I/O registers                        ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; I/O pins                                    ; 154                                                                                                ;
; Total memory bits                           ; 65280                                                                                              ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                  ;
;                                             ;                                                                                                    ;
; Maximum fan-out node                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2889                                                                                               ;
; Total fan-out                               ; 27592                                                                                              ;
; Average fan-out                             ; 3.75                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                             ; Library Name  ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; |DE0_NANO_SDRAM_Nios_Test                                                                                                ; 3739 (1)          ; 2946 (0)     ; 65280       ; 4            ; 0       ; 2         ; 154  ; 0            ; |DE0_NANO_SDRAM_Nios_Test                                                                                                                                                                                                                                                                                                                                                                                                       ; work          ;
;    |DE0_NANO_QSYS:u0|                                                                                                    ; 3437 (0)          ; 2765 (0)     ; 65280       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_addr_router:addr_router|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_addr_router_001:addr_router_001|                                                                    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_altpll:altpll|                                                                                      ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll                                                                                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_altpll_altpll_8ra2:sd1|                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1                                                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux|                                                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                              ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|                                                                      ; 50 (46)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                             ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|                                                                          ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;          |altera_merlin_arbitrator:arb|                                                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_jtag_uart:jtag_uart|                                                                                ; 141 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;             |scfifo:rfifo|                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                 ; work          ;
;                |scfifo_jr21:auto_generated|                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; work          ;
;                   |a_dpfifo_q131:dpfifo|                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                 ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work          ;
;                         |cntr_do7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; work          ;
;                      |cntr_1ob:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; work          ;
;                      |cntr_1ob:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; work          ;
;                      |dpram_nl21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                              ; work          ;
;                         |altsyncram_r1m1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                  ; work          ;
;          |DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;             |scfifo:wfifo|                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                 ; work          ;
;                |scfifo_jr21:auto_generated|                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                      ; work          ;
;                   |a_dpfifo_q131:dpfifo|                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                 ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                         ; work          ;
;                         |cntr_do7:count_usedw|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                    ; work          ;
;                      |cntr_1ob:rd_ptr_count|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                           ; work          ;
;                      |cntr_1ob:wr_ptr|                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                 ; work          ;
;                      |dpram_nl21:FIFOram|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                              ; work          ;
;                         |altsyncram_r1m1:altsyncram1|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                  ; work          ;
;          |alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|                                                   ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                        ; work          ;
;       |DE0_NANO_QSYS_key:key|                                                                                            ; 9 (9)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_nios2_qsys:nios2_qsys|                                                                              ; 2183 (1816)       ; 1759 (1439)  ; 64256       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; work          ;
;                |altsyncram_fsh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated                                                                                                                                                                                                                        ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_kdf1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                                ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|                                        ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; work          ;
;                |altsyncram_dhh1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated                                                                                                                                                                                                                  ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work          ;
;                |altsyncram_r3d1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                            ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|                                      ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_cjd1:auto_generated|                                                                          ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                                ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; work          ;
;                |altsyncram_o8i1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated                                                                                                                                                                                                                  ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|                                     ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                 ; work          ;
;                |altera_mult_add_q1u2:auto_generated|                                                                     ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                                             ; work          ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work          ;
;                      |ama_multiplier_function:multiplier_block|                                                          ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work          ;
;                         |ama_register_function:multiplier_register_block_0|                                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; work          ;
;                         |lpm_mult:Mult0|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; work          ;
;                            |mult_jp01:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                   ; work          ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                 ; work          ;
;                |altera_mult_add_s1u2:auto_generated|                                                                     ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                                             ; work          ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; work          ;
;                      |ama_multiplier_function:multiplier_block|                                                          ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; work          ;
;                         |ama_register_function:multiplier_register_block_0|                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                         ; work          ;
;                         |lpm_mult:Mult0|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; work          ;
;                            |mult_j011:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                   ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|                                     ; 290 (37)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|  ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper                                                                                                                                                              ; DE0_NANO_QSYS ;
;                |DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk| ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk                                                      ; DE0_NANO_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work          ;
;                |DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck                                                            ; DE0_NANO_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work          ;
;                |sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy                                                                                        ; work          ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|                    ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg                                                                                                                                                                                ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|                      ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; work          ;
;             |DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|                            ; 112 (112)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;                |DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram                                                                                                   ; DE0_NANO_QSYS ;
;                   |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work          ;
;                      |altsyncram_ar81:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated                                          ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_fah1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated                                                                                                                                                                                                ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;             |altsyncram:the_altsyncram|                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work          ;
;                |altsyncram_gah1:auto_generated|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated                                                                                                                                                                                                ; work          ;
;          |DE0_NANO_QSYS_nios2_qsys_test_bench:the_DE0_NANO_QSYS_nios2_qsys_test_bench|                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_test_bench:the_DE0_NANO_QSYS_nios2_qsys_test_bench                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;          |lpm_add_sub:Add18|                                                                                             ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add18                                                                                                                                                                                                                                                                                                                                ; work          ;
;             |add_sub_qvi:auto_generated|                                                                                 ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add18|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                                                     ; work          ;
;       |DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux_001|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|                                                                          ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                  ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_sdram:sdram|                                                                                        ; 275 (220)         ; 247 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;          |DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|                             ; 55 (55)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;       |DE0_NANO_QSYS_timer:timer|                                                                                        ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|                      ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                              ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                ; 68 (68)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;       |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                             ; 3 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                      ; 3 (3)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                         ; work          ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                         ; work          ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                 ; 3 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                      ; 3 (3)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                             ; work          ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                             ; work          ;
;       |altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;       |altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|                             ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                                     ; 18 (10)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                 ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                         ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_translator:altpll_pll_slave_translator|                                                       ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator                                                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                            ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_translator:key_s1_translator|                                                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|                                           ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                               ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                               ; 8 (8)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                                        ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;       |altera_merlin_traffic_limiter:limiter|                                                                            ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                                    ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                                                        ; DE0_NANO_QSYS ;
;       |altera_merlin_width_adapter:width_adapter|                                                                        ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |altera_reset_controller:rst_controller_002|                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS ;
;       |altera_reset_controller:rst_controller|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                               ; DE0_NANO_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS ;
;    |pzdyqx:nabboc|                                                                                                       ; 123 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                         ; work          ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                     ; 123 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                            ; work          ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                 ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                              ; work          ;
;             |LQYT7093:MBPH5020|                                                                                          ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                            ; work          ;
;          |KIFI3548:TPOO7242|                                                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                          ; work          ;
;          |LQYT7093:LRYQ7721|                                                                                             ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                          ; work          ;
;          |PUDL0439:ESUL0435|                                                                                             ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                          ; work          ;
;    |sld_hub:auto_hub|                                                                                                    ; 178 (1)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                      ; work          ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                     ; 177 (137)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                         ; work          ;
;          |sld_rom_sr:hub_info_reg|                                                                                       ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                 ; work          ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                               ; work          ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; DE0_NANO_QSYS_nios2_qsys_bht_ram.mif                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152  ; DE0_NANO_QSYS_nios2_qsys_dc_tag_ram.mif              ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; DE0_NANO_QSYS_nios2_qsys_ic_tag_ram.mif              ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; DE0_NANO_QSYS_nios2_qsys_ociram_default_contents.mif ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; DE0_NANO_QSYS_nios2_qsys_rf_ram_a.mif                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; DE0_NANO_QSYS_nios2_qsys_rf_ram_b.mif                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------+-------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version     ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                  ; IP Include File                                                                                                                                                                                        ;
+--------+------------------------------------------+-------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                                     ; 13.0sp1     ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0                                                                                                                                                                                                                                                                                       ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001                                                                                                                                                                                                                                         ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode                                                                                                                                                                         ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altpll                                   ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll                                                                                                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1                                                                                                                                                                                                                      ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2                                                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator                                                                                                                                                                                                                            ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                  ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                    ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_burst_adapter              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba                                                                                                                                          ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                              ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                      ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                  ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                         ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router|DE0_NANO_QSYS_id_router_default_decode:the_default_decode                                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_003                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_003|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_004                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_004|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_005                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_005|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_router                     ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_006                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_006|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_irq_mapper                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_jtag_uart                  ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                       ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                         ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                  ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_pio                        ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                      ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                            ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                              ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                       ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_traffic_limiter            ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_traffic_limiter            ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A         ; Apr 2009     ; OpenCore Plus ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys                                                                                                                                                                                                                                                   ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.v ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell                                                                                                                                                                         ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_QSYS_nios2_qsys_oci_test_bench ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_test_bench:the_DE0_NANO_QSYS_nios2_qsys_test_bench                                                                                                                                                                       ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_data_master_translator                                                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                          ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_master_translator          ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator                                                                                                                                                                                                              ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_master_agent               ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator                                                                                                                                                                                                                ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                      ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                        ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                       ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_004                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_005                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_demultiplexer              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_006                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                               ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_multiplexer                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                       ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                          ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                            ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_reset_controller                  ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                            ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                 ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_new_sdram_controller       ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram                                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                                    ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                          ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                            ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sysid_qsys                 ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                          ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                            ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_timer                      ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer                                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_translator           ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                    ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_slave_agent                ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                          ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                            ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_avalon_sc_fifo                    ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                     ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_width_adapter              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                             ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_merlin_width_adapter              ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                         ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
; Altera ; altera_nios2_qsys                        ; 13.0        ; N/A          ; N/A           ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; DE0_NANO_QSYS/synthesis/../../DE0_NANO_QSYS.qsys                                                                                                                                                       ;
+--------+------------------------------------------+-------------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_next  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                              ;
+------------+------------+------------+------------+-----------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                       ;
+------------+------------+------------+------------+-----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_state    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..86]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..86]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[3,4,9,12,14,16..18,21,23,24,26,27,29,31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[3..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[3..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im|trc_im_addr[0..6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im|trc_wrap                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto0                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[29]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[10]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[11]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[12]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[13]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[14]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[15]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[16]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[17]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[18]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[20]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[21]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[22]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[23]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[24]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[25]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[26]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[27]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[28]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[29]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[30]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                                ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[31]                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[19]                                                                                                                ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                                              ; Merged with DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                              ;
; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                                                                                                                                                                                ;
; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                                                                                ;
; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                                                                                ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                           ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                           ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0..2,5..8,10,11,13,15,19,20,22,25,28]                                                                                                                                                                                                             ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                               ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                  ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                           ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                           ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                           ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                            ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                          ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                        ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                          ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                      ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                      ;
; DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                   ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                        ; Merged with DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                  ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                         ; Merged with DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.011 ; Merged with DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[26]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[25]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 879                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[26],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[25],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[29],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                         ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                     ; Lost Fanouts                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                      ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_break,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigbrktype                                                                                                                      ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                    ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                     ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[31]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[30]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[29]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[28]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[27]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[26]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[25]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[24]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[23]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[22]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[21]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[20]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[19]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[18]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[17]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[16]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[15]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[5]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[4]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[3]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[2]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[31]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[30]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[18]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[17]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[16]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[15]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[14]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[13]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[12]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[11]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[10]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[9]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[8]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[7]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[6]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[5]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[4]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|trigger_state                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[11]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[12]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[10]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[9]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[8]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[7]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[6]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[14]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                  ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                   ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.101 ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_control_reg_rddata[13]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2946  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 327   ;
; Number of registers using Asynchronous Clear ; 2286  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1936  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[0]                                                                                                                                                                        ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                        ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[2]                                                                                                                                                                        ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[3]                                                                                                                                                                        ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[4]                                                                                                                                                                        ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[7]                                                                                                                                                                        ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[9]                                                                                                                                                                        ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[10]                                                                                                                                                                       ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[15]                                                                                                                                                                       ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[16]                                                                                                                                                                       ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                   ; 1       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                 ; 11      ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                            ; 468     ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[3]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                                   ; 2       ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                             ; 1       ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                        ; 41      ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_counter[13]                                                                                                                                                                        ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                                                                        ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_counter[9]                                                                                                                                                                         ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                         ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_counter[4]                                                                                                                                                                         ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                               ; 11      ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                         ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush                                                                                                                                                                     ; 54      ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                   ; 11      ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                          ; 6       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                     ; 6       ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                             ; 1       ;
; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                                                                                ; 4       ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                         ; 1       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                   ; 10      ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                              ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                             ; 2       ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                        ; 177     ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                         ; 1       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                   ; 3       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_clr_valid_bits                                                                                                                                                            ; 1       ;
; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                            ; 2       ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                         ; 1       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|clr_break_line                                                                                                                                                                   ; 5       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_wr_dst_reg_from_M                                                                                                                                                              ; 66      ;
; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                         ; 1       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[0]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[2]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[3]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[4]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[7]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[9]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[10]                                                                                                                                                                      ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[15]                                                                                                                                                                      ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[0]                                                                                                                                                                       ; 2       ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                          ; 3       ;
; Total number of inverted registers = 65                                                                                                                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[21]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_byteenable[3]~reg0                                                                                                                                                                                                                                                                         ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_mem_byte_en[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_iw[19]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_slow_inst_result[6]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_inst_result[28]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_inst_result[2]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[25]~reg0                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|MonDReg[6]                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|MonDReg[2]                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_src2[25]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|readdata[1]                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_st_data[27]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[2]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|MonAReg[5]                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_src1[28]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break|break_readreg[12]                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_mem_byte_en[2]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|F_pc[11]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_pipe_flush_waddr[21]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|active_data[5]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|src_data[87]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|E_logic_result[18]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|F_iw[14]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[6]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_addr[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_dst_regnum[2]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|dc_data_wr_port_byte_en[0]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[24]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_src2_reg[21]                                                                                                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[12]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|src_data[88]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_NANO_SDRAM_Nios_Test|DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                  ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                         ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0_NANO_SDRAM_Nios_Test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram ;
+-----------------------------+-------+------+----------------------+
; Assignment                  ; Value ; From ; To                   ;
+-----------------------------+-------+------+----------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0      ;
+-----------------------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                         ;
+-----------------+-------+------+------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                      ;
+-----------------+-------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                         ;
+-----------------+-------+------+------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                      ;
+-----------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                         ;
+-----------------+-------+------+------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                      ;
+-----------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                         ;
+-----------------+-------+------+------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                      ;
+-----------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                         ;
+-----------------+-------+------+------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                      ;
+-----------------+-------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                         ;
+-----------------+-------+------+------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                      ;
+-----------------+-------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                      ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                   ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                            ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 83    ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 83    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 83    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router|DE0_NANO_QSYS_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_003|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_004|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_005|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_006|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                            ;
+---------------------------+-------+-----------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                  ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                  ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                  ;
+---------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+---------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                ;
+---------------------------+-------+---------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                      ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                      ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                      ;
+---------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                ;
+---------------------------+-------+---------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                      ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                      ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                      ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                      ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                      ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                      ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                      ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                      ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                      ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                      ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                      ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                      ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                      ;
; ST_DATA_W                 ; 82    ; Signed Integer                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                      ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                      ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                      ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                      ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                      ;
+---------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                    ;
; ST_DATA_W      ; 82    ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 7     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                            ;
+-------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                          ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                  ;
+-------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+---------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                ;
+-------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                              ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                      ;
+-------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002 ;
+-------------------------+----------+---------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                ;
+-------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                              ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                      ;
+-------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                  ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                  ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                  ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                  ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                  ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                  ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                  ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                  ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                  ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                  ;
; IN_ST_DATA_W                  ; 100   ; Signed Integer                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                  ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                  ;
; OUT_ST_DATA_W                 ; 82    ; Signed Integer                                                  ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                      ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                      ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                      ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                      ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                      ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                      ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                      ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                      ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                      ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                      ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                      ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                      ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                      ;
; IN_ST_DATA_W                  ; 82    ; Signed Integer                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                      ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                      ;
; OUT_ST_DATA_W                 ; 100   ; Signed Integer                                                      ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                      ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                      ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH          ; 100   ; Signed Integer                                                                   ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                   ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 100   ; Signed Integer                                                                       ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                       ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                     ;
; Entity Instance            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                            ;
+-----------+--------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                       ;
+-----------+--------+----------+---------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                        ;
+-----------+--------+----------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                       ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                  ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                        ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                        ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                          ;
+----------------------+-------+----------+--------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                     ;
+----------------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+----------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                      ;
+----------------------+-------+----------+----------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                 ;
+----------------------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002" ;
+------------+--------+----------+--------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                ;
+------------+--------+----------+--------------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+------------+--------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+--------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                ;
+------------+--------+----------+--------------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                                 ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                           ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                           ;
+------------+--------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller" ;
+------------+--------+----------+----------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                            ;
+------------+--------+----------+----------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                             ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router|DE0_NANO_QSYS_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:altpll_pll_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                             ;
+--------------------------+--------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                        ;
+--------------------------+--------+----------+------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                   ;
+--------------------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                           ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                          ;
+--------------------------+--------+----------+--------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------------+--------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                              ;
+--------------------------+--------+----------+----------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_data_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                          ;
+--------------------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                ;
+--------------------------+--------+----------+------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                           ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                           ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                           ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                 ;
+--------------------------+--------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1"       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart"                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys" ;
+--------------+--------+----------+-----------------------------------------------+
; Port         ; Type   ; Severity ; Details                                       ;
+--------------+--------+----------+-----------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                        ;
+--------------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_NANO_QSYS:u0"                                                                                                                   ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n                   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; altpll_areset_conduit_export    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; altpll_locked_conduit_export    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; altpll_phasedone_conduit_export ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 30 15:50:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SDRAM_Nios_Test -c DE0_NANO_SDRAM_Nios_Test
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10238): Verilog Module Declaration warning at DE0_NANO_SDRAM_Nios_Test.v(103): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE0_NANO_SDRAM_Nios_Test"
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_sdram_nios_test.v
    Info (12023): Found entity 1: DE0_NANO_SDRAM_Nios_Test
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/de0_nano_qsys.v
    Info (12023): Found entity 1: DE0_NANO_QSYS
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_mux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_rsp_xbar_demux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_mux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_cmd_xbar_demux.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router_002.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_id_router_002_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_id_router_001_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_id_router.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_id_router_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_id_router
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_addr_router_001.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_addr_router_001_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_addr_router.sv
    Info (12023): Found entity 1: DE0_NANO_QSYS_addr_router_default_decode
    Info (12023): Found entity 2: DE0_NANO_QSYS_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 4 design units, including 4 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_altpll.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_altpll_dffpipe_l2c
    Info (12023): Found entity 2: DE0_NANO_QSYS_altpll_stdsync_sv6
    Info (12023): Found entity 3: DE0_NANO_QSYS_altpll_altpll_8ra2
    Info (12023): Found entity 4: DE0_NANO_QSYS_altpll
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sdram.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_sdram_input_efifo_module
    Info (12023): Found entity 2: DE0_NANO_QSYS_sdram
Info (12021): Found 2 design units, including 2 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_sdram_test_component_ram_module
    Info (12023): Found entity 2: DE0_NANO_QSYS_sdram_test_component
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_key.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_key
Info (12021): Found 5 design units, including 5 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: DE0_NANO_QSYS_jtag_uart_scfifo_w
    Info (12023): Found entity 3: DE0_NANO_QSYS_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: DE0_NANO_QSYS_jtag_uart_scfifo_r
    Info (12023): Found entity 5: DE0_NANO_QSYS_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_timer.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_timer
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_sysid_qsys
Info (12021): Found 27 design units, including 27 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_ic_data_module
    Info (12023): Found entity 2: DE0_NANO_QSYS_nios2_qsys_ic_tag_module
    Info (12023): Found entity 3: DE0_NANO_QSYS_nios2_qsys_bht_module
    Info (12023): Found entity 4: DE0_NANO_QSYS_nios2_qsys_register_bank_a_module
    Info (12023): Found entity 5: DE0_NANO_QSYS_nios2_qsys_register_bank_b_module
    Info (12023): Found entity 6: DE0_NANO_QSYS_nios2_qsys_dc_tag_module
    Info (12023): Found entity 7: DE0_NANO_QSYS_nios2_qsys_dc_data_module
    Info (12023): Found entity 8: DE0_NANO_QSYS_nios2_qsys_dc_victim_module
    Info (12023): Found entity 9: DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug
    Info (12023): Found entity 10: DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module
    Info (12023): Found entity 11: DE0_NANO_QSYS_nios2_qsys_nios2_ocimem
    Info (12023): Found entity 12: DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg
    Info (12023): Found entity 13: DE0_NANO_QSYS_nios2_qsys_nios2_oci_break
    Info (12023): Found entity 14: DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk
    Info (12023): Found entity 15: DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk
    Info (12023): Found entity 16: DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace
    Info (12023): Found entity 17: DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode
    Info (12023): Found entity 18: DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace
    Info (12023): Found entity 19: DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo
    Info (12023): Found entity 23: DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib
    Info (12023): Found entity 24: DE0_NANO_QSYS_nios2_qsys_nios2_oci_im
    Info (12023): Found entity 25: DE0_NANO_QSYS_nios2_qsys_nios2_performance_monitors
    Info (12023): Found entity 26: DE0_NANO_QSYS_nios2_qsys_nios2_oci
    Info (12023): Found entity 27: DE0_NANO_QSYS_nios2_qsys
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_tck.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_mult_cell.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_oci_test_bench.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys/synthesis/submodules/de0_nano_qsys_nios2_qsys_test_bench.v
    Info (12023): Found entity 1: DE0_NANO_QSYS_nios2_qsys_test_bench
Info (12127): Elaborating entity "DE0_NANO_SDRAM_Nios_Test" for the top level hierarchy
Warning (10034): Output port "LED" at DE0_NANO_SDRAM_Nios_Test.v(118) has no driver
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO_SDRAM_Nios_Test.v(139) has no driver
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO_SDRAM_Nios_Test.v(141) has no driver
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO_SDRAM_Nios_Test.v(142) has no driver
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO_SDRAM_Nios_Test.v(145) has no driver
Warning (10034): Output port "I2C_SCLK" at DE0_NANO_SDRAM_Nios_Test.v(147) has no driver
Warning (10034): Output port "ADC_CS_N" at DE0_NANO_SDRAM_Nios_Test.v(151) has no driver
Warning (10034): Output port "ADC_SADDR" at DE0_NANO_SDRAM_Nios_Test.v(152) has no driver
Warning (10034): Output port "ADC_SCLK" at DE0_NANO_SDRAM_Nios_Test.v(153) has no driver
Info (12128): Elaborating entity "DE0_NANO_QSYS" for hierarchy "DE0_NANO_QSYS:u0"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_test_bench" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_test_bench:the_DE0_NANO_QSYS_nios2_qsys_test_bench"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_ic_data_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_ic_tag_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8i1.tdf
    Info (12023): Found entity 1: altsyncram_o8i1
Info (12128): Elaborating entity "altsyncram_o8i1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_bht_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsh1.tdf
    Info (12023): Found entity 1: altsyncram_fsh1
Info (12128): Elaborating entity "altsyncram_fsh1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_register_bank_a_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fah1.tdf
    Info (12023): Found entity 1: altsyncram_fah1
Info (12128): Elaborating entity "altsyncram_fah1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_register_bank_b_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gah1.tdf
    Info (12023): Found entity 1: altsyncram_gah1
Info (12128): Elaborating entity "altsyncram_gah1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_dc_tag_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhh1.tdf
    Info (12023): Found entity 1: altsyncram_dhh1
Info (12128): Elaborating entity "altsyncram_dhh1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_dc_data_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_dc_victim_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_mult_cell" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_ocimem" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ar81.tdf
    Info (12023): Found entity 1: altsyncram_ar81
Info (12128): Elaborating entity "altsyncram_ar81" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg:the_DE0_NANO_QSYS_nios2_qsys_nios2_avalon_reg"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_break" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_break:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_break"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_xbrk"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dbrk"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_dtrace|DE0_NANO_QSYS_nios2_qsys_nios2_oci_td_mode:DE0_NANO_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE0_NANO_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_oci_test_bench" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_fifo|DE0_NANO_QSYS_nios2_qsys_oci_test_bench:the_DE0_NANO_QSYS_nios2_qsys_oci_test_bench"
Warning (12158): Entity "DE0_NANO_QSYS_nios2_qsys_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_pib"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_nios2_oci_im" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_im:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_im"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck"
Info (12128): Elaborating entity "DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "DE0_NANO_QSYS_sysid_qsys" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sysid_qsys:sysid_qsys"
Info (12128): Elaborating entity "DE0_NANO_QSYS_timer" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer"
Info (12128): Elaborating entity "DE0_NANO_QSYS_jtag_uart" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "DE0_NANO_QSYS_jtag_uart_scfifo_w" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "DE0_NANO_QSYS_jtag_uart_scfifo_r" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "DE0_NANO_QSYS_key" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key"
Info (12128): Elaborating entity "DE0_NANO_QSYS_sdram" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram"
Info (12128): Elaborating entity "DE0_NANO_QSYS_sdram_input_efifo_module" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll_stdsync_sv6" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll_dffpipe_l2c" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "DE0_NANO_QSYS_altpll_altpll_8ra2" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_altpll_8ra2:sd1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_master_translator:nios2_qsys_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "DE0_NANO_QSYS_addr_router" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router"
Info (12128): Elaborating entity "DE0_NANO_QSYS_addr_router_default_decode" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router:addr_router|DE0_NANO_QSYS_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_addr_router_001" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "DE0_NANO_QSYS_addr_router_001_default_decode" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_addr_router_001:addr_router_001|DE0_NANO_QSYS_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_id_router" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router"
Info (12128): Elaborating entity "DE0_NANO_QSYS_id_router_default_decode" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router:id_router|DE0_NANO_QSYS_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_id_router_001" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001"
Info (12128): Elaborating entity "DE0_NANO_QSYS_id_router_001_default_decode" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_001:id_router_001|DE0_NANO_QSYS_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "DE0_NANO_QSYS_id_router_002" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002"
Info (12128): Elaborating entity "DE0_NANO_QSYS_id_router_002_default_decode" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_id_router_002:id_router_002|DE0_NANO_QSYS_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "DE0_NANO_QSYS_cmd_xbar_demux" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "DE0_NANO_QSYS_cmd_xbar_demux_001" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "DE0_NANO_QSYS_cmd_xbar_mux" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "DE0_NANO_QSYS_rsp_xbar_demux" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "DE0_NANO_QSYS_rsp_xbar_demux_002" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "DE0_NANO_QSYS_rsp_xbar_mux" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "DE0_NANO_QSYS_rsp_xbar_mux_001" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "DE0_NANO_QSYS_irq_mapper" for hierarchy "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_irq_mapper:irq_mapper"
Warning (12020): Port "jdo" on the entity instantiation of "the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Add18"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add18"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|lpm_add_sub:Add18" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "GPIO_2[0]" has no driver
    Warning (13040): Bidir "GPIO_2[1]" has no driver
    Warning (13040): Bidir "GPIO_2[2]" has no driver
    Warning (13040): Bidir "GPIO_2[3]" has no driver
    Warning (13040): Bidir "GPIO_2[4]" has no driver
    Warning (13040): Bidir "GPIO_2[5]" has no driver
    Warning (13040): Bidir "GPIO_2[6]" has no driver
    Warning (13040): Bidir "GPIO_2[7]" has no driver
    Warning (13040): Bidir "GPIO_2[8]" has no driver
    Warning (13040): Bidir "GPIO_2[9]" has no driver
    Warning (13040): Bidir "GPIO_2[10]" has no driver
    Warning (13040): Bidir "GPIO_2[11]" has no driver
    Warning (13040): Bidir "GPIO_2[12]" has no driver
    Warning (13040): Bidir "GPIO_0_D[0]" has no driver
    Warning (13040): Bidir "GPIO_0_D[1]" has no driver
    Warning (13040): Bidir "GPIO_0_D[2]" has no driver
    Warning (13040): Bidir "GPIO_0_D[3]" has no driver
    Warning (13040): Bidir "GPIO_0_D[4]" has no driver
    Warning (13040): Bidir "GPIO_0_D[5]" has no driver
    Warning (13040): Bidir "GPIO_0_D[6]" has no driver
    Warning (13040): Bidir "GPIO_0_D[7]" has no driver
    Warning (13040): Bidir "GPIO_0_D[8]" has no driver
    Warning (13040): Bidir "GPIO_0_D[9]" has no driver
    Warning (13040): Bidir "GPIO_0_D[10]" has no driver
    Warning (13040): Bidir "GPIO_0_D[11]" has no driver
    Warning (13040): Bidir "GPIO_0_D[12]" has no driver
    Warning (13040): Bidir "GPIO_0_D[13]" has no driver
    Warning (13040): Bidir "GPIO_0_D[14]" has no driver
    Warning (13040): Bidir "GPIO_0_D[15]" has no driver
    Warning (13040): Bidir "GPIO_0_D[16]" has no driver
    Warning (13040): Bidir "GPIO_0_D[17]" has no driver
    Warning (13040): Bidir "GPIO_0_D[18]" has no driver
    Warning (13040): Bidir "GPIO_0_D[19]" has no driver
    Warning (13040): Bidir "GPIO_0_D[20]" has no driver
    Warning (13040): Bidir "GPIO_0_D[21]" has no driver
    Warning (13040): Bidir "GPIO_0_D[22]" has no driver
    Warning (13040): Bidir "GPIO_0_D[23]" has no driver
    Warning (13040): Bidir "GPIO_0_D[24]" has no driver
    Warning (13040): Bidir "GPIO_0_D[25]" has no driver
    Warning (13040): Bidir "GPIO_0_D[26]" has no driver
    Warning (13040): Bidir "GPIO_0_D[27]" has no driver
    Warning (13040): Bidir "GPIO_0_D[28]" has no driver
    Warning (13040): Bidir "GPIO_0_D[29]" has no driver
    Warning (13040): Bidir "GPIO_0_D[30]" has no driver
    Warning (13040): Bidir "GPIO_0_D[31]" has no driver
    Warning (13040): Bidir "GPIO_0_D[32]" has no driver
    Warning (13040): Bidir "GPIO_0_D[33]" has no driver
    Warning (13040): Bidir "GPIO_1_D[0]" has no driver
    Warning (13040): Bidir "GPIO_1_D[1]" has no driver
    Warning (13040): Bidir "GPIO_1_D[2]" has no driver
    Warning (13040): Bidir "GPIO_1_D[3]" has no driver
    Warning (13040): Bidir "GPIO_1_D[4]" has no driver
    Warning (13040): Bidir "GPIO_1_D[5]" has no driver
    Warning (13040): Bidir "GPIO_1_D[6]" has no driver
    Warning (13040): Bidir "GPIO_1_D[7]" has no driver
    Warning (13040): Bidir "GPIO_1_D[8]" has no driver
    Warning (13040): Bidir "GPIO_1_D[9]" has no driver
    Warning (13040): Bidir "GPIO_1_D[10]" has no driver
    Warning (13040): Bidir "GPIO_1_D[11]" has no driver
    Warning (13040): Bidir "GPIO_1_D[12]" has no driver
    Warning (13040): Bidir "GPIO_1_D[13]" has no driver
    Warning (13040): Bidir "GPIO_1_D[14]" has no driver
    Warning (13040): Bidir "GPIO_1_D[15]" has no driver
    Warning (13040): Bidir "GPIO_1_D[16]" has no driver
    Warning (13040): Bidir "GPIO_1_D[17]" has no driver
    Warning (13040): Bidir "GPIO_1_D[18]" has no driver
    Warning (13040): Bidir "GPIO_1_D[19]" has no driver
    Warning (13040): Bidir "GPIO_1_D[20]" has no driver
    Warning (13040): Bidir "GPIO_1_D[21]" has no driver
    Warning (13040): Bidir "GPIO_1_D[22]" has no driver
    Warning (13040): Bidir "GPIO_1_D[23]" has no driver
    Warning (13040): Bidir "GPIO_1_D[24]" has no driver
    Warning (13040): Bidir "GPIO_1_D[25]" has no driver
    Warning (13040): Bidir "GPIO_1_D[26]" has no driver
    Warning (13040): Bidir "GPIO_1_D[27]" has no driver
    Warning (13040): Bidir "GPIO_1_D[28]" has no driver
    Warning (13040): Bidir "GPIO_1_D[29]" has no driver
    Warning (13040): Bidir "GPIO_1_D[30]" has no driver
    Warning (13040): Bidir "GPIO_1_D[31]" has no driver
    Warning (13040): Bidir "GPIO_1_D[32]" has no driver
    Warning (13040): Bidir "GPIO_1_D[33]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ADC_CS_N" is stuck at GND
    Warning (13410): Pin "ADC_SADDR" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 306 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "EPCS_DATA0"
    Warning (15610): No output dependent on input pin "G_SENSOR_INT"
    Warning (15610): No output dependent on input pin "ADC_SDAT"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]"
Info (21057): Implemented 5574 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 5159 logic cells
    Info (21064): Implemented 251 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 144 warnings
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Wed Oct 30 15:50:59 2019
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/Documentation/AlteraNano/Demonstration/DE0_NANO_SDRAM_Nios_Test/DE0_NANO_SDRAM_Nios_Test.map.smsg.


