# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs clk address[0] address[1] address[2] address[3] address[4] data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31]
.outputs data_out1[0] data_out1[1] data_out1[2] data_out1[3] data_out1[4] data_out1[5] data_out1[6] data_out1[7] data_out1[8] data_out1[9] data_out1[10] data_out1[11] data_out1[12] data_out1[13] data_out1[14] data_out1[15] data_out1[16] data_out1[17] data_out1[18] data_out1[19] data_out1[20] data_out1[21] data_out1[22] data_out1[23] data_out1[24] data_out1[25] data_out1[26] data_out1[27] data_out1[28] data_out1[29] data_out1[30] data_out1[31] data_out2[0] data_out2[1] data_out2[2] data_out2[3] data_out2[4] data_out2[5] data_out2[6] data_out2[7] data_out2[8] data_out2[9] data_out2[10] data_out2[11] data_out2[12] data_out2[13] data_out2[14] data_out2[15] data_out2[16] data_out2[17] data_out2[18] data_out2[19] data_out2[20] data_out2[21] data_out2[22] data_out2[23] data_out2[24] data_out2[25] data_out2[26] data_out2[27] data_out2[28] data_out2[29] data_out2[30] data_out2[31] data_out3[0] data_out3[1] data_out3[2] data_out3[3] data_out3[4] data_out3[5] data_out3[6] data_out3[7] data_out3[8] data_out3[9] data_out3[10] data_out3[11] data_out3[12] data_out3[13] data_out3[14] data_out3[15] data_out3[16] data_out3[17] data_out3[18] data_out3[19] data_out3[20] data_out3[21] data_out3[22] data_out3[23] data_out3[24] data_out3[25] data_out3[26] data_out3[27] data_out3[28] data_out3[29] data_out3[30] data_out3[31] data_out4[0] data_out4[1] data_out4[2] data_out4[3] data_out4[4] data_out4[5] data_out4[6] data_out4[7] data_out4[8] data_out4[9] data_out4[10] data_out4[11] data_out4[12] data_out4[13] data_out4[14] data_out4[15] data_out4[16] data_out4[17] data_out4[18] data_out4[19] data_out4[20] data_out4[21] data_out4[22] data_out4[23] data_out4[24] data_out4[25] data_out4[26] data_out4[27] data_out4[28] data_out4[29] data_out4[30] data_out4[31] data_out5[0] data_out5[1] data_out5[2] data_out5[3] data_out5[4] data_out5[5] data_out5[6] data_out5[7] data_out5[8] data_out5[9] data_out5[10] data_out5[11] data_out5[12] data_out5[13] data_out5[14] data_out5[15] data_out5[16] data_out5[17] data_out5[18] data_out5[19] data_out5[20] data_out5[21] data_out5[22] data_out5[23] data_out5[24] data_out5[25] data_out5[26] data_out5[27] data_out5[28] data_out5[29] data_out5[30] data_out5[31]
.subckt $dff CLK=inst_1.clk D[0]=inst_1.address_$memrd_ADDR_DATA[0] D[1]=inst_1.address_$memrd_ADDR_DATA[1] D[2]=inst_1.address_$memrd_ADDR_DATA[2] D[3]=inst_1.address_$memrd_ADDR_DATA[3] D[4]=inst_1.address_$memrd_ADDR_DATA[4] D[5]=inst_1.address_$memrd_ADDR_DATA[5] D[6]=inst_1.address_$memrd_ADDR_DATA[6] D[7]=inst_1.address_$memrd_ADDR_DATA[7] D[8]=inst_1.address_$memrd_ADDR_DATA[8] D[9]=inst_1.address_$memrd_ADDR_DATA[9] D[10]=inst_1.address_$memrd_ADDR_DATA[10] D[11]=inst_1.address_$memrd_ADDR_DATA[11] D[12]=inst_1.address_$memrd_ADDR_DATA[12] D[13]=inst_1.address_$memrd_ADDR_DATA[13] D[14]=inst_1.address_$memrd_ADDR_DATA[14] D[15]=inst_1.address_$memrd_ADDR_DATA[15] D[16]=inst_1.address_$memrd_ADDR_DATA[16] D[17]=inst_1.address_$memrd_ADDR_DATA[17] D[18]=inst_1.address_$memrd_ADDR_DATA[18] D[19]=inst_1.address_$memrd_ADDR_DATA[19] D[20]=inst_1.address_$memrd_ADDR_DATA[20] D[21]=inst_1.address_$memrd_ADDR_DATA[21] D[22]=inst_1.address_$memrd_ADDR_DATA[22] D[23]=inst_1.address_$memrd_ADDR_DATA[23] D[24]=inst_1.address_$memrd_ADDR_DATA[24] D[25]=inst_1.address_$memrd_ADDR_DATA[25] D[26]=inst_1.address_$memrd_ADDR_DATA[26] D[27]=inst_1.address_$memrd_ADDR_DATA[27] D[28]=inst_1.address_$memrd_ADDR_DATA[28] D[29]=inst_1.address_$memrd_ADDR_DATA[29] D[30]=inst_1.address_$memrd_ADDR_DATA[30] D[31]=inst_1.address_$memrd_ADDR_DATA[31] Q[0]=inst_1.data_out[0] Q[1]=inst_1.data_out[1] Q[2]=inst_1.data_out[2] Q[3]=inst_1.data_out[3] Q[4]=inst_1.data_out[4] Q[5]=inst_1.data_out[5] Q[6]=inst_1.data_out[6] Q[7]=inst_1.data_out[7] Q[8]=inst_1.data_out[8] Q[9]=inst_1.data_out[9] Q[10]=inst_1.data_out[10] Q[11]=inst_1.data_out[11] Q[12]=inst_1.data_out[12] Q[13]=inst_1.data_out[13] Q[14]=inst_1.data_out[14] Q[15]=inst_1.data_out[15] Q[16]=inst_1.data_out[16] Q[17]=inst_1.data_out[17] Q[18]=inst_1.data_out[18] Q[19]=inst_1.data_out[19] Q[20]=inst_1.data_out[20] Q[21]=inst_1.data_out[21] Q[22]=inst_1.data_out[22] Q[23]=inst_1.data_out[23] Q[24]=inst_1.data_out[24] Q[25]=inst_1.data_out[25] Q[26]=inst_1.data_out[26] Q[27]=inst_1.data_out[27] Q[28]=inst_1.data_out[28] Q[29]=inst_1.data_out[29] Q[30]=inst_1.data_out[30] Q[31]=inst_1.data_out[31]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000100000
.subckt $mem RD_ADDR[0]=inst_1.address[0] RD_ADDR[1]=inst_1.address[1] RD_ADDR[2]=inst_1.address[2] RD_ADDR[3]=inst_1.address[3] RD_ADDR[4]=inst_1.address[4] RD_CLK=$undef RD_DATA[0]=inst_1.address_$memrd_ADDR_DATA[0] RD_DATA[1]=inst_1.address_$memrd_ADDR_DATA[1] RD_DATA[2]=inst_1.address_$memrd_ADDR_DATA[2] RD_DATA[3]=inst_1.address_$memrd_ADDR_DATA[3] RD_DATA[4]=inst_1.address_$memrd_ADDR_DATA[4] RD_DATA[5]=inst_1.address_$memrd_ADDR_DATA[5] RD_DATA[6]=inst_1.address_$memrd_ADDR_DATA[6] RD_DATA[7]=inst_1.address_$memrd_ADDR_DATA[7] RD_DATA[8]=inst_1.address_$memrd_ADDR_DATA[8] RD_DATA[9]=inst_1.address_$memrd_ADDR_DATA[9] RD_DATA[10]=inst_1.address_$memrd_ADDR_DATA[10] RD_DATA[11]=inst_1.address_$memrd_ADDR_DATA[11] RD_DATA[12]=inst_1.address_$memrd_ADDR_DATA[12] RD_DATA[13]=inst_1.address_$memrd_ADDR_DATA[13] RD_DATA[14]=inst_1.address_$memrd_ADDR_DATA[14] RD_DATA[15]=inst_1.address_$memrd_ADDR_DATA[15] RD_DATA[16]=inst_1.address_$memrd_ADDR_DATA[16] RD_DATA[17]=inst_1.address_$memrd_ADDR_DATA[17] RD_DATA[18]=inst_1.address_$memrd_ADDR_DATA[18] RD_DATA[19]=inst_1.address_$memrd_ADDR_DATA[19] RD_DATA[20]=inst_1.address_$memrd_ADDR_DATA[20] RD_DATA[21]=inst_1.address_$memrd_ADDR_DATA[21] RD_DATA[22]=inst_1.address_$memrd_ADDR_DATA[22] RD_DATA[23]=inst_1.address_$memrd_ADDR_DATA[23] RD_DATA[24]=inst_1.address_$memrd_ADDR_DATA[24] RD_DATA[25]=inst_1.address_$memrd_ADDR_DATA[25] RD_DATA[26]=inst_1.address_$memrd_ADDR_DATA[26] RD_DATA[27]=inst_1.address_$memrd_ADDR_DATA[27] RD_DATA[28]=inst_1.address_$memrd_ADDR_DATA[28] RD_DATA[29]=inst_1.address_$memrd_ADDR_DATA[29] RD_DATA[30]=inst_1.address_$memrd_ADDR_DATA[30] RD_DATA[31]=inst_1.address_$memrd_ADDR_DATA[31] RD_EN=$undef WR_ADDR[0]=inst_1.address[0] WR_ADDR[1]=inst_1.address[1] WR_ADDR[2]=inst_1.address[2] WR_ADDR[3]=inst_1.address[3] WR_ADDR[4]=inst_1.address[4] WR_CLK=inst_1.clk WR_DATA[0]=inst_1.data_in[0] WR_DATA[1]=inst_1.data_in[1] WR_DATA[2]=inst_1.data_in[2] WR_DATA[3]=inst_1.data_in[3] WR_DATA[4]=inst_1.data_in[4] WR_DATA[5]=inst_1.data_in[5] WR_DATA[6]=inst_1.data_in[6] WR_DATA[7]=inst_1.data_in[7] WR_DATA[8]=inst_1.data_in[8] WR_DATA[9]=inst_1.data_in[9] WR_DATA[10]=inst_1.data_in[10] WR_DATA[11]=inst_1.data_in[11] WR_DATA[12]=inst_1.data_in[12] WR_DATA[13]=inst_1.data_in[13] WR_DATA[14]=inst_1.data_in[14] WR_DATA[15]=inst_1.data_in[15] WR_DATA[16]=inst_1.data_in[16] WR_DATA[17]=inst_1.data_in[17] WR_DATA[18]=inst_1.data_in[18] WR_DATA[19]=inst_1.data_in[19] WR_DATA[20]=inst_1.data_in[20] WR_DATA[21]=inst_1.data_in[21] WR_DATA[22]=inst_1.data_in[22] WR_DATA[23]=inst_1.data_in[23] WR_DATA[24]=inst_1.data_in[24] WR_DATA[25]=inst_1.data_in[25] WR_DATA[26]=inst_1.data_in[26] WR_DATA[27]=inst_1.data_in[27] WR_DATA[28]=inst_1.data_in[28] WR_DATA[29]=inst_1.data_in[29] WR_DATA[30]=inst_1.data_in[30] WR_DATA[31]=inst_1.data_in[31] WR_EN[0]=$true WR_EN[1]=$true WR_EN[2]=$true WR_EN[3]=$true WR_EN[4]=$true WR_EN[5]=$true WR_EN[6]=$true WR_EN[7]=$true WR_EN[8]=$true WR_EN[9]=$true WR_EN[10]=$true WR_EN[11]=$true WR_EN[12]=$true WR_EN[13]=$true WR_EN[14]=$true WR_EN[15]=$true WR_EN[16]=$true WR_EN[17]=$true WR_EN[18]=$true WR_EN[19]=$true WR_EN[20]=$true WR_EN[21]=$true WR_EN[22]=$true WR_EN[23]=$true WR_EN[24]=$true WR_EN[25]=$true WR_EN[26]=$true WR_EN[27]=$true WR_EN[28]=$true WR_EN[29]=$true WR_EN[30]=$true WR_EN[31]=$true
.param ABITS 00000000000000000000000000000101
.param INIT xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param MEMID "\\inst_1.mregs"
.param OFFSET 00000000000000000000000000000000
.param RD_CLK_ENABLE 0
.param RD_CLK_POLARITY 0
.param RD_PORTS 00000000000000000000000000000001
.param RD_TRANSPARENT 0
.param SIZE 00000000000000000000000000100000
.param WIDTH 00000000000000000000000000100000
.param WR_CLK_ENABLE 1
.param WR_CLK_POLARITY 1
.param WR_PORTS 00000000000000000000000000000001
.subckt $dff CLK=inst_2.clk D[0]=inst_2.address_$memrd_ADDR_DATA[0] D[1]=inst_2.address_$memrd_ADDR_DATA[1] D[2]=inst_2.address_$memrd_ADDR_DATA[2] D[3]=inst_2.address_$memrd_ADDR_DATA[3] D[4]=inst_2.address_$memrd_ADDR_DATA[4] D[5]=inst_2.address_$memrd_ADDR_DATA[5] D[6]=inst_2.address_$memrd_ADDR_DATA[6] D[7]=inst_2.address_$memrd_ADDR_DATA[7] D[8]=inst_2.address_$memrd_ADDR_DATA[8] D[9]=inst_2.address_$memrd_ADDR_DATA[9] D[10]=inst_2.address_$memrd_ADDR_DATA[10] D[11]=inst_2.address_$memrd_ADDR_DATA[11] D[12]=inst_2.address_$memrd_ADDR_DATA[12] D[13]=inst_2.address_$memrd_ADDR_DATA[13] D[14]=inst_2.address_$memrd_ADDR_DATA[14] D[15]=inst_2.address_$memrd_ADDR_DATA[15] D[16]=inst_2.address_$memrd_ADDR_DATA[16] D[17]=inst_2.address_$memrd_ADDR_DATA[17] D[18]=inst_2.address_$memrd_ADDR_DATA[18] D[19]=inst_2.address_$memrd_ADDR_DATA[19] D[20]=inst_2.address_$memrd_ADDR_DATA[20] D[21]=inst_2.address_$memrd_ADDR_DATA[21] D[22]=inst_2.address_$memrd_ADDR_DATA[22] D[23]=inst_2.address_$memrd_ADDR_DATA[23] D[24]=inst_2.address_$memrd_ADDR_DATA[24] D[25]=inst_2.address_$memrd_ADDR_DATA[25] D[26]=inst_2.address_$memrd_ADDR_DATA[26] D[27]=inst_2.address_$memrd_ADDR_DATA[27] D[28]=inst_2.address_$memrd_ADDR_DATA[28] D[29]=inst_2.address_$memrd_ADDR_DATA[29] D[30]=inst_2.address_$memrd_ADDR_DATA[30] D[31]=inst_2.address_$memrd_ADDR_DATA[31] Q[0]=inst_2.data_out[0] Q[1]=inst_2.data_out[1] Q[2]=inst_2.data_out[2] Q[3]=inst_2.data_out[3] Q[4]=inst_2.data_out[4] Q[5]=inst_2.data_out[5] Q[6]=inst_2.data_out[6] Q[7]=inst_2.data_out[7] Q[8]=inst_2.data_out[8] Q[9]=inst_2.data_out[9] Q[10]=inst_2.data_out[10] Q[11]=inst_2.data_out[11] Q[12]=inst_2.data_out[12] Q[13]=inst_2.data_out[13] Q[14]=inst_2.data_out[14] Q[15]=inst_2.data_out[15] Q[16]=inst_2.data_out[16] Q[17]=inst_2.data_out[17] Q[18]=inst_2.data_out[18] Q[19]=inst_2.data_out[19] Q[20]=inst_2.data_out[20] Q[21]=inst_2.data_out[21] Q[22]=inst_2.data_out[22] Q[23]=inst_2.data_out[23] Q[24]=inst_2.data_out[24] Q[25]=inst_2.data_out[25] Q[26]=inst_2.data_out[26] Q[27]=inst_2.data_out[27] Q[28]=inst_2.data_out[28] Q[29]=inst_2.data_out[29] Q[30]=inst_2.data_out[30] Q[31]=inst_2.data_out[31]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000100000
.subckt $mem RD_ADDR[0]=inst_2.address[0] RD_ADDR[1]=inst_2.address[1] RD_ADDR[2]=inst_2.address[2] RD_ADDR[3]=inst_2.address[3] RD_ADDR[4]=$false RD_CLK=$undef RD_DATA[0]=inst_2.address_$memrd_ADDR_DATA[0] RD_DATA[1]=inst_2.address_$memrd_ADDR_DATA[1] RD_DATA[2]=inst_2.address_$memrd_ADDR_DATA[2] RD_DATA[3]=inst_2.address_$memrd_ADDR_DATA[3] RD_DATA[4]=inst_2.address_$memrd_ADDR_DATA[4] RD_DATA[5]=inst_2.address_$memrd_ADDR_DATA[5] RD_DATA[6]=inst_2.address_$memrd_ADDR_DATA[6] RD_DATA[7]=inst_2.address_$memrd_ADDR_DATA[7] RD_DATA[8]=inst_2.address_$memrd_ADDR_DATA[8] RD_DATA[9]=inst_2.address_$memrd_ADDR_DATA[9] RD_DATA[10]=inst_2.address_$memrd_ADDR_DATA[10] RD_DATA[11]=inst_2.address_$memrd_ADDR_DATA[11] RD_DATA[12]=inst_2.address_$memrd_ADDR_DATA[12] RD_DATA[13]=inst_2.address_$memrd_ADDR_DATA[13] RD_DATA[14]=inst_2.address_$memrd_ADDR_DATA[14] RD_DATA[15]=inst_2.address_$memrd_ADDR_DATA[15] RD_DATA[16]=inst_2.address_$memrd_ADDR_DATA[16] RD_DATA[17]=inst_2.address_$memrd_ADDR_DATA[17] RD_DATA[18]=inst_2.address_$memrd_ADDR_DATA[18] RD_DATA[19]=inst_2.address_$memrd_ADDR_DATA[19] RD_DATA[20]=inst_2.address_$memrd_ADDR_DATA[20] RD_DATA[21]=inst_2.address_$memrd_ADDR_DATA[21] RD_DATA[22]=inst_2.address_$memrd_ADDR_DATA[22] RD_DATA[23]=inst_2.address_$memrd_ADDR_DATA[23] RD_DATA[24]=inst_2.address_$memrd_ADDR_DATA[24] RD_DATA[25]=inst_2.address_$memrd_ADDR_DATA[25] RD_DATA[26]=inst_2.address_$memrd_ADDR_DATA[26] RD_DATA[27]=inst_2.address_$memrd_ADDR_DATA[27] RD_DATA[28]=inst_2.address_$memrd_ADDR_DATA[28] RD_DATA[29]=inst_2.address_$memrd_ADDR_DATA[29] RD_DATA[30]=inst_2.address_$memrd_ADDR_DATA[30] RD_DATA[31]=inst_2.address_$memrd_ADDR_DATA[31] RD_EN=$undef WR_ADDR[0]=inst_2.address[0] WR_ADDR[1]=inst_2.address[1] WR_ADDR[2]=inst_2.address[2] WR_ADDR[3]=inst_2.address[3] WR_ADDR[4]=$false WR_CLK=inst_2.clk WR_DATA[0]=inst_2.data_in[0] WR_DATA[1]=inst_2.data_in[1] WR_DATA[2]=inst_2.data_in[2] WR_DATA[3]=inst_2.data_in[3] WR_DATA[4]=inst_2.data_in[4] WR_DATA[5]=inst_2.data_in[5] WR_DATA[6]=inst_2.data_in[6] WR_DATA[7]=inst_2.data_in[7] WR_DATA[8]=inst_2.data_in[8] WR_DATA[9]=inst_2.data_in[9] WR_DATA[10]=inst_2.data_in[10] WR_DATA[11]=inst_2.data_in[11] WR_DATA[12]=inst_2.data_in[12] WR_DATA[13]=inst_2.data_in[13] WR_DATA[14]=inst_2.data_in[14] WR_DATA[15]=inst_2.data_in[15] WR_DATA[16]=inst_2.data_in[16] WR_DATA[17]=inst_2.data_in[17] WR_DATA[18]=inst_2.data_in[18] WR_DATA[19]=inst_2.data_in[19] WR_DATA[20]=inst_2.data_in[20] WR_DATA[21]=inst_2.data_in[21] WR_DATA[22]=inst_2.data_in[22] WR_DATA[23]=inst_2.data_in[23] WR_DATA[24]=inst_2.data_in[24] WR_DATA[25]=inst_2.data_in[25] WR_DATA[26]=inst_2.data_in[26] WR_DATA[27]=inst_2.data_in[27] WR_DATA[28]=inst_2.data_in[28] WR_DATA[29]=inst_2.data_in[29] WR_DATA[30]=inst_2.data_in[30] WR_DATA[31]=inst_2.data_in[31] WR_EN[0]=$true WR_EN[1]=$true WR_EN[2]=$true WR_EN[3]=$true WR_EN[4]=$true WR_EN[5]=$true WR_EN[6]=$true WR_EN[7]=$true WR_EN[8]=$true WR_EN[9]=$true WR_EN[10]=$true WR_EN[11]=$true WR_EN[12]=$true WR_EN[13]=$true WR_EN[14]=$true WR_EN[15]=$true WR_EN[16]=$true WR_EN[17]=$true WR_EN[18]=$true WR_EN[19]=$true WR_EN[20]=$true WR_EN[21]=$true WR_EN[22]=$true WR_EN[23]=$true WR_EN[24]=$true WR_EN[25]=$true WR_EN[26]=$true WR_EN[27]=$true WR_EN[28]=$true WR_EN[29]=$true WR_EN[30]=$true WR_EN[31]=$true
.param ABITS 00000000000000000000000000000101
.param INIT xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param MEMID "\\inst_2.mregs"
.param OFFSET 00000000000000000000000000000000
.param RD_CLK_ENABLE 0
.param RD_CLK_POLARITY 0
.param RD_PORTS 00000000000000000000000000000001
.param RD_TRANSPARENT 0
.param SIZE 00000000000000000000000000100000
.param WIDTH 00000000000000000000000000100000
.param WR_CLK_ENABLE 1
.param WR_CLK_POLARITY 1
.param WR_PORTS 00000000000000000000000000000001
.subckt $dff CLK=inst_3.clk D[0]=inst_3.address_$memrd_ADDR_DATA[0] D[1]=inst_3.address_$memrd_ADDR_DATA[1] D[2]=inst_3.address_$memrd_ADDR_DATA[2] D[3]=inst_3.address_$memrd_ADDR_DATA[3] D[4]=inst_3.address_$memrd_ADDR_DATA[4] D[5]=inst_3.address_$memrd_ADDR_DATA[5] D[6]=inst_3.address_$memrd_ADDR_DATA[6] D[7]=inst_3.address_$memrd_ADDR_DATA[7] D[8]=inst_3.address_$memrd_ADDR_DATA[8] D[9]=inst_3.address_$memrd_ADDR_DATA[9] D[10]=inst_3.address_$memrd_ADDR_DATA[10] D[11]=inst_3.address_$memrd_ADDR_DATA[11] D[12]=inst_3.address_$memrd_ADDR_DATA[12] D[13]=inst_3.address_$memrd_ADDR_DATA[13] D[14]=inst_3.address_$memrd_ADDR_DATA[14] D[15]=inst_3.address_$memrd_ADDR_DATA[15] D[16]=inst_3.address_$memrd_ADDR_DATA[16] D[17]=inst_3.address_$memrd_ADDR_DATA[17] D[18]=inst_3.address_$memrd_ADDR_DATA[18] D[19]=inst_3.address_$memrd_ADDR_DATA[19] D[20]=inst_3.address_$memrd_ADDR_DATA[20] D[21]=inst_3.address_$memrd_ADDR_DATA[21] D[22]=inst_3.address_$memrd_ADDR_DATA[22] D[23]=inst_3.address_$memrd_ADDR_DATA[23] D[24]=inst_3.address_$memrd_ADDR_DATA[24] D[25]=inst_3.address_$memrd_ADDR_DATA[25] D[26]=inst_3.address_$memrd_ADDR_DATA[26] D[27]=inst_3.address_$memrd_ADDR_DATA[27] D[28]=inst_3.address_$memrd_ADDR_DATA[28] D[29]=inst_3.address_$memrd_ADDR_DATA[29] D[30]=inst_3.address_$memrd_ADDR_DATA[30] D[31]=inst_3.address_$memrd_ADDR_DATA[31] Q[0]=inst_3.data_out[0] Q[1]=inst_3.data_out[1] Q[2]=inst_3.data_out[2] Q[3]=inst_3.data_out[3] Q[4]=inst_3.data_out[4] Q[5]=inst_3.data_out[5] Q[6]=inst_3.data_out[6] Q[7]=inst_3.data_out[7] Q[8]=inst_3.data_out[8] Q[9]=inst_3.data_out[9] Q[10]=inst_3.data_out[10] Q[11]=inst_3.data_out[11] Q[12]=inst_3.data_out[12] Q[13]=inst_3.data_out[13] Q[14]=inst_3.data_out[14] Q[15]=inst_3.data_out[15] Q[16]=inst_3.data_out[16] Q[17]=inst_3.data_out[17] Q[18]=inst_3.data_out[18] Q[19]=inst_3.data_out[19] Q[20]=inst_3.data_out[20] Q[21]=inst_3.data_out[21] Q[22]=inst_3.data_out[22] Q[23]=inst_3.data_out[23] Q[24]=inst_3.data_out[24] Q[25]=inst_3.data_out[25] Q[26]=inst_3.data_out[26] Q[27]=inst_3.data_out[27] Q[28]=inst_3.data_out[28] Q[29]=inst_3.data_out[29] Q[30]=inst_3.data_out[30] Q[31]=inst_3.data_out[31]
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000100000
.subckt $mem RD_ADDR[0]=inst_3.address[0] RD_ADDR[1]=inst_3.address[1] RD_ADDR[2]=inst_3.address[2] RD_ADDR[3]=$false RD_ADDR[4]=$false RD_CLK=$undef RD_DATA[0]=inst_3.address_$memrd_ADDR_DATA[0] RD_DATA[1]=inst_3.address_$memrd_ADDR_DATA[1] RD_DATA[2]=inst_3.address_$memrd_ADDR_DATA[2] RD_DATA[3]=inst_3.address_$memrd_ADDR_DATA[3] RD_DATA[4]=inst_3.address_$memrd_ADDR_DATA[4] RD_DATA[5]=inst_3.address_$memrd_ADDR_DATA[5] RD_DATA[6]=inst_3.address_$memrd_ADDR_DATA[6] RD_DATA[7]=inst_3.address_$memrd_ADDR_DATA[7] RD_DATA[8]=inst_3.address_$memrd_ADDR_DATA[8] RD_DATA[9]=inst_3.address_$memrd_ADDR_DATA[9] RD_DATA[10]=inst_3.address_$memrd_ADDR_DATA[10] RD_DATA[11]=inst_3.address_$memrd_ADDR_DATA[11] RD_DATA[12]=inst_3.address_$memrd_ADDR_DATA[12] RD_DATA[13]=inst_3.address_$memrd_ADDR_DATA[13] RD_DATA[14]=inst_3.address_$memrd_ADDR_DATA[14] RD_DATA[15]=inst_3.address_$memrd_ADDR_DATA[15] RD_DATA[16]=inst_3.address_$memrd_ADDR_DATA[16] RD_DATA[17]=inst_3.address_$memrd_ADDR_DATA[17] RD_DATA[18]=inst_3.address_$memrd_ADDR_DATA[18] RD_DATA[19]=inst_3.address_$memrd_ADDR_DATA[19] RD_DATA[20]=inst_3.address_$memrd_ADDR_DATA[20] RD_DATA[21]=inst_3.address_$memrd_ADDR_DATA[21] RD_DATA[22]=inst_3.address_$memrd_ADDR_DATA[22] RD_DATA[23]=inst_3.address_$memrd_ADDR_DATA[23] RD_DATA[24]=inst_3.address_$memrd_ADDR_DATA[24] RD_DATA[25]=inst_3.address_$memrd_ADDR_DATA[25] RD_DATA[26]=inst_3.address_$memrd_ADDR_DATA[26] RD_DATA[27]=inst_3.address_$memrd_ADDR_DATA[27] RD_DATA[28]=inst_3.address_$memrd_ADDR_DATA[28] RD_DATA[29]=inst_3.address_$memrd_ADDR_DATA[29] RD_DATA[30]=inst_3.address_$memrd_ADDR_DATA[30] RD_DATA[31]=inst_3.address_$memrd_ADDR_DATA[31] RD_EN=$undef WR_ADDR[0]=inst_3.address[0] WR_ADDR[1]=inst_3.address[1] WR_ADDR[2]=inst_3.address[2] WR_ADDR[3]=$false WR_ADDR[4]=$false WR_CLK=inst_3.clk WR_DATA[0]=inst_3.data_in[0] WR_DATA[1]=inst_3.data_in[1] WR_DATA[2]=inst_3.data_in[2] WR_DATA[3]=inst_3.data_in[3] WR_DATA[4]=inst_3.data_in[4] WR_DATA[5]=inst_3.data_in[5] WR_DATA[6]=inst_3.data_in[6] WR_DATA[7]=inst_3.data_in[7] WR_DATA[8]=inst_3.data_in[8] WR_DATA[9]=inst_3.data_in[9] WR_DATA[10]=inst_3.data_in[10] WR_DATA[11]=inst_3.data_in[11] WR_DATA[12]=inst_3.data_in[12] WR_DATA[13]=inst_3.data_in[13] WR_DATA[14]=inst_3.data_in[14] WR_DATA[15]=inst_3.data_in[15] WR_DATA[16]=inst_3.data_in[16] WR_DATA[17]=inst_3.data_in[17] WR_DATA[18]=inst_3.data_in[18] WR_DATA[19]=inst_3.data_in[19] WR_DATA[20]=inst_3.data_in[20] WR_DATA[21]=inst_3.data_in[21] WR_DATA[22]=inst_3.data_in[22] WR_DATA[23]=inst_3.data_in[23] WR_DATA[24]=inst_3.data_in[24] WR_DATA[25]=inst_3.data_in[25] WR_DATA[26]=inst_3.data_in[26] WR_DATA[27]=inst_3.data_in[27] WR_DATA[28]=inst_3.data_in[28] WR_DATA[29]=inst_3.data_in[29] WR_DATA[30]=inst_3.data_in[30] WR_DATA[31]=inst_3.data_in[31] WR_EN[0]=$true WR_EN[1]=$true WR_EN[2]=$true WR_EN[3]=$true WR_EN[4]=$true WR_EN[5]=$true WR_EN[6]=$true WR_EN[7]=$true WR_EN[8]=$true WR_EN[9]=$true WR_EN[10]=$true WR_EN[11]=$true WR_EN[12]=$true WR_EN[13]=$true WR_EN[14]=$true WR_EN[15]=$true WR_EN[16]=$true WR_EN[17]=$true WR_EN[18]=$true WR_EN[19]=$true WR_EN[20]=$true WR_EN[21]=$true WR_EN[22]=$true WR_EN[23]=$true WR_EN[24]=$true WR_EN[25]=$true WR_EN[26]=$true WR_EN[27]=$true WR_EN[28]=$true WR_EN[29]=$true WR_EN[30]=$true WR_EN[31]=$true
.param ABITS 00000000000000000000000000000101
.param INIT xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param MEMID "\\inst_3.mregs"
.param OFFSET 00000000000000000000000000000000
.param RD_CLK_ENABLE 0
.param RD_CLK_POLARITY 0
.param RD_PORTS 00000000000000000000000000000001
.param RD_TRANSPARENT 0
.param SIZE 00000000000000000000000000100000
.param WIDTH 00000000000000000000000000100000
.param WR_CLK_ENABLE 1
.param WR_CLK_POLARITY 1
.param WR_PORTS 00000000000000000000000000000001
.names $true data_out4[0]
1 1
.names $false data_out4[1]
1 1
.names $true data_out4[2]
1 1
.names $false data_out4[3]
1 1
.names $false data_out4[4]
1 1
.names $false data_out4[5]
1 1
.names $false data_out4[6]
1 1
.names $false data_out4[7]
1 1
.names $false data_out4[8]
1 1
.names $false data_out4[9]
1 1
.names $false data_out4[10]
1 1
.names $false data_out4[11]
1 1
.names $false data_out4[12]
1 1
.names $false data_out4[13]
1 1
.names $false data_out4[14]
1 1
.names $false data_out4[15]
1 1
.names $false data_out4[16]
1 1
.names $false data_out4[17]
1 1
.names $false data_out4[18]
1 1
.names $false data_out4[19]
1 1
.names $false data_out4[20]
1 1
.names $false data_out4[21]
1 1
.names $false data_out4[22]
1 1
.names $false data_out4[23]
1 1
.names $false data_out4[24]
1 1
.names $false data_out4[25]
1 1
.names $false data_out4[26]
1 1
.names $false data_out4[27]
1 1
.names $false data_out4[28]
1 1
.names $false data_out4[29]
1 1
.names $false data_out4[30]
1 1
.names $false data_out4[31]
1 1
.names $false data_out5[0]
1 1
.names $false data_out5[1]
1 1
.names $true data_out5[2]
1 1
.names $false data_out5[3]
1 1
.names $false data_out5[4]
1 1
.names $false data_out5[5]
1 1
.names $false data_out5[6]
1 1
.names $false data_out5[7]
1 1
.names $false data_out5[8]
1 1
.names $false data_out5[9]
1 1
.names $false data_out5[10]
1 1
.names $false data_out5[11]
1 1
.names $false data_out5[12]
1 1
.names $false data_out5[13]
1 1
.names $false data_out5[14]
1 1
.names $false data_out5[15]
1 1
.names $false data_out5[16]
1 1
.names $false data_out5[17]
1 1
.names $false data_out5[18]
1 1
.names $false data_out5[19]
1 1
.names $false data_out5[20]
1 1
.names $false data_out5[21]
1 1
.names $false data_out5[22]
1 1
.names $false data_out5[23]
1 1
.names $false data_out5[24]
1 1
.names $false data_out5[25]
1 1
.names $false data_out5[26]
1 1
.names $false data_out5[27]
1 1
.names $false data_out5[28]
1 1
.names $false data_out5[29]
1 1
.names $false data_out5[30]
1 1
.names $false data_out5[31]
1 1
.names address[0] inst_3.address[0]
1 1
.names address[1] inst_3.address[1]
1 1
.names address[2] inst_3.address[2]
1 1
.names clk inst_3.clk
1 1
.names data_in[0] inst_3.data_in[0]
1 1
.names data_in[1] inst_3.data_in[1]
1 1
.names data_in[2] inst_3.data_in[2]
1 1
.names data_in[3] inst_3.data_in[3]
1 1
.names data_in[4] inst_3.data_in[4]
1 1
.names data_in[5] inst_3.data_in[5]
1 1
.names data_in[6] inst_3.data_in[6]
1 1
.names data_in[7] inst_3.data_in[7]
1 1
.names data_in[8] inst_3.data_in[8]
1 1
.names data_in[9] inst_3.data_in[9]
1 1
.names data_in[10] inst_3.data_in[10]
1 1
.names data_in[11] inst_3.data_in[11]
1 1
.names data_in[12] inst_3.data_in[12]
1 1
.names data_in[13] inst_3.data_in[13]
1 1
.names data_in[14] inst_3.data_in[14]
1 1
.names data_in[15] inst_3.data_in[15]
1 1
.names data_in[16] inst_3.data_in[16]
1 1
.names data_in[17] inst_3.data_in[17]
1 1
.names data_in[18] inst_3.data_in[18]
1 1
.names data_in[19] inst_3.data_in[19]
1 1
.names data_in[20] inst_3.data_in[20]
1 1
.names data_in[21] inst_3.data_in[21]
1 1
.names data_in[22] inst_3.data_in[22]
1 1
.names data_in[23] inst_3.data_in[23]
1 1
.names data_in[24] inst_3.data_in[24]
1 1
.names data_in[25] inst_3.data_in[25]
1 1
.names data_in[26] inst_3.data_in[26]
1 1
.names data_in[27] inst_3.data_in[27]
1 1
.names data_in[28] inst_3.data_in[28]
1 1
.names data_in[29] inst_3.data_in[29]
1 1
.names data_in[30] inst_3.data_in[30]
1 1
.names data_in[31] inst_3.data_in[31]
1 1
.names inst_3.data_out[0] data_out3[0]
1 1
.names inst_3.data_out[1] data_out3[1]
1 1
.names inst_3.data_out[2] data_out3[2]
1 1
.names inst_3.data_out[3] data_out3[3]
1 1
.names inst_3.data_out[4] data_out3[4]
1 1
.names inst_3.data_out[5] data_out3[5]
1 1
.names inst_3.data_out[6] data_out3[6]
1 1
.names inst_3.data_out[7] data_out3[7]
1 1
.names inst_3.data_out[8] data_out3[8]
1 1
.names inst_3.data_out[9] data_out3[9]
1 1
.names inst_3.data_out[10] data_out3[10]
1 1
.names inst_3.data_out[11] data_out3[11]
1 1
.names inst_3.data_out[12] data_out3[12]
1 1
.names inst_3.data_out[13] data_out3[13]
1 1
.names inst_3.data_out[14] data_out3[14]
1 1
.names inst_3.data_out[15] data_out3[15]
1 1
.names inst_3.data_out[16] data_out3[16]
1 1
.names inst_3.data_out[17] data_out3[17]
1 1
.names inst_3.data_out[18] data_out3[18]
1 1
.names inst_3.data_out[19] data_out3[19]
1 1
.names inst_3.data_out[20] data_out3[20]
1 1
.names inst_3.data_out[21] data_out3[21]
1 1
.names inst_3.data_out[22] data_out3[22]
1 1
.names inst_3.data_out[23] data_out3[23]
1 1
.names inst_3.data_out[24] data_out3[24]
1 1
.names inst_3.data_out[25] data_out3[25]
1 1
.names inst_3.data_out[26] data_out3[26]
1 1
.names inst_3.data_out[27] data_out3[27]
1 1
.names inst_3.data_out[28] data_out3[28]
1 1
.names inst_3.data_out[29] data_out3[29]
1 1
.names inst_3.data_out[30] data_out3[30]
1 1
.names inst_3.data_out[31] data_out3[31]
1 1
.names address[0] inst_2.address[0]
1 1
.names address[1] inst_2.address[1]
1 1
.names address[2] inst_2.address[2]
1 1
.names address[3] inst_2.address[3]
1 1
.names clk inst_2.clk
1 1
.names data_in[0] inst_2.data_in[0]
1 1
.names data_in[1] inst_2.data_in[1]
1 1
.names data_in[2] inst_2.data_in[2]
1 1
.names data_in[3] inst_2.data_in[3]
1 1
.names data_in[4] inst_2.data_in[4]
1 1
.names data_in[5] inst_2.data_in[5]
1 1
.names data_in[6] inst_2.data_in[6]
1 1
.names data_in[7] inst_2.data_in[7]
1 1
.names data_in[8] inst_2.data_in[8]
1 1
.names data_in[9] inst_2.data_in[9]
1 1
.names data_in[10] inst_2.data_in[10]
1 1
.names data_in[11] inst_2.data_in[11]
1 1
.names data_in[12] inst_2.data_in[12]
1 1
.names data_in[13] inst_2.data_in[13]
1 1
.names data_in[14] inst_2.data_in[14]
1 1
.names data_in[15] inst_2.data_in[15]
1 1
.names data_in[16] inst_2.data_in[16]
1 1
.names data_in[17] inst_2.data_in[17]
1 1
.names data_in[18] inst_2.data_in[18]
1 1
.names data_in[19] inst_2.data_in[19]
1 1
.names data_in[20] inst_2.data_in[20]
1 1
.names data_in[21] inst_2.data_in[21]
1 1
.names data_in[22] inst_2.data_in[22]
1 1
.names data_in[23] inst_2.data_in[23]
1 1
.names data_in[24] inst_2.data_in[24]
1 1
.names data_in[25] inst_2.data_in[25]
1 1
.names data_in[26] inst_2.data_in[26]
1 1
.names data_in[27] inst_2.data_in[27]
1 1
.names data_in[28] inst_2.data_in[28]
1 1
.names data_in[29] inst_2.data_in[29]
1 1
.names data_in[30] inst_2.data_in[30]
1 1
.names data_in[31] inst_2.data_in[31]
1 1
.names inst_2.data_out[0] data_out2[0]
1 1
.names inst_2.data_out[1] data_out2[1]
1 1
.names inst_2.data_out[2] data_out2[2]
1 1
.names inst_2.data_out[3] data_out2[3]
1 1
.names inst_2.data_out[4] data_out2[4]
1 1
.names inst_2.data_out[5] data_out2[5]
1 1
.names inst_2.data_out[6] data_out2[6]
1 1
.names inst_2.data_out[7] data_out2[7]
1 1
.names inst_2.data_out[8] data_out2[8]
1 1
.names inst_2.data_out[9] data_out2[9]
1 1
.names inst_2.data_out[10] data_out2[10]
1 1
.names inst_2.data_out[11] data_out2[11]
1 1
.names inst_2.data_out[12] data_out2[12]
1 1
.names inst_2.data_out[13] data_out2[13]
1 1
.names inst_2.data_out[14] data_out2[14]
1 1
.names inst_2.data_out[15] data_out2[15]
1 1
.names inst_2.data_out[16] data_out2[16]
1 1
.names inst_2.data_out[17] data_out2[17]
1 1
.names inst_2.data_out[18] data_out2[18]
1 1
.names inst_2.data_out[19] data_out2[19]
1 1
.names inst_2.data_out[20] data_out2[20]
1 1
.names inst_2.data_out[21] data_out2[21]
1 1
.names inst_2.data_out[22] data_out2[22]
1 1
.names inst_2.data_out[23] data_out2[23]
1 1
.names inst_2.data_out[24] data_out2[24]
1 1
.names inst_2.data_out[25] data_out2[25]
1 1
.names inst_2.data_out[26] data_out2[26]
1 1
.names inst_2.data_out[27] data_out2[27]
1 1
.names inst_2.data_out[28] data_out2[28]
1 1
.names inst_2.data_out[29] data_out2[29]
1 1
.names inst_2.data_out[30] data_out2[30]
1 1
.names inst_2.data_out[31] data_out2[31]
1 1
.names address[0] inst_1.address[0]
1 1
.names address[1] inst_1.address[1]
1 1
.names address[2] inst_1.address[2]
1 1
.names address[3] inst_1.address[3]
1 1
.names address[4] inst_1.address[4]
1 1
.names clk inst_1.clk
1 1
.names data_in[0] inst_1.data_in[0]
1 1
.names data_in[1] inst_1.data_in[1]
1 1
.names data_in[2] inst_1.data_in[2]
1 1
.names data_in[3] inst_1.data_in[3]
1 1
.names data_in[4] inst_1.data_in[4]
1 1
.names data_in[5] inst_1.data_in[5]
1 1
.names data_in[6] inst_1.data_in[6]
1 1
.names data_in[7] inst_1.data_in[7]
1 1
.names data_in[8] inst_1.data_in[8]
1 1
.names data_in[9] inst_1.data_in[9]
1 1
.names data_in[10] inst_1.data_in[10]
1 1
.names data_in[11] inst_1.data_in[11]
1 1
.names data_in[12] inst_1.data_in[12]
1 1
.names data_in[13] inst_1.data_in[13]
1 1
.names data_in[14] inst_1.data_in[14]
1 1
.names data_in[15] inst_1.data_in[15]
1 1
.names data_in[16] inst_1.data_in[16]
1 1
.names data_in[17] inst_1.data_in[17]
1 1
.names data_in[18] inst_1.data_in[18]
1 1
.names data_in[19] inst_1.data_in[19]
1 1
.names data_in[20] inst_1.data_in[20]
1 1
.names data_in[21] inst_1.data_in[21]
1 1
.names data_in[22] inst_1.data_in[22]
1 1
.names data_in[23] inst_1.data_in[23]
1 1
.names data_in[24] inst_1.data_in[24]
1 1
.names data_in[25] inst_1.data_in[25]
1 1
.names data_in[26] inst_1.data_in[26]
1 1
.names data_in[27] inst_1.data_in[27]
1 1
.names data_in[28] inst_1.data_in[28]
1 1
.names data_in[29] inst_1.data_in[29]
1 1
.names data_in[30] inst_1.data_in[30]
1 1
.names data_in[31] inst_1.data_in[31]
1 1
.names inst_1.data_out[0] data_out1[0]
1 1
.names inst_1.data_out[1] data_out1[1]
1 1
.names inst_1.data_out[2] data_out1[2]
1 1
.names inst_1.data_out[3] data_out1[3]
1 1
.names inst_1.data_out[4] data_out1[4]
1 1
.names inst_1.data_out[5] data_out1[5]
1 1
.names inst_1.data_out[6] data_out1[6]
1 1
.names inst_1.data_out[7] data_out1[7]
1 1
.names inst_1.data_out[8] data_out1[8]
1 1
.names inst_1.data_out[9] data_out1[9]
1 1
.names inst_1.data_out[10] data_out1[10]
1 1
.names inst_1.data_out[11] data_out1[11]
1 1
.names inst_1.data_out[12] data_out1[12]
1 1
.names inst_1.data_out[13] data_out1[13]
1 1
.names inst_1.data_out[14] data_out1[14]
1 1
.names inst_1.data_out[15] data_out1[15]
1 1
.names inst_1.data_out[16] data_out1[16]
1 1
.names inst_1.data_out[17] data_out1[17]
1 1
.names inst_1.data_out[18] data_out1[18]
1 1
.names inst_1.data_out[19] data_out1[19]
1 1
.names inst_1.data_out[20] data_out1[20]
1 1
.names inst_1.data_out[21] data_out1[21]
1 1
.names inst_1.data_out[22] data_out1[22]
1 1
.names inst_1.data_out[23] data_out1[23]
1 1
.names inst_1.data_out[24] data_out1[24]
1 1
.names inst_1.data_out[25] data_out1[25]
1 1
.names inst_1.data_out[26] data_out1[26]
1 1
.names inst_1.data_out[27] data_out1[27]
1 1
.names inst_1.data_out[28] data_out1[28]
1 1
.names inst_1.data_out[29] data_out1[29]
1 1
.names inst_1.data_out[30] data_out1[30]
1 1
.names inst_1.data_out[31] data_out1[31]
1 1
.end
