set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
	{{"Slow Model"} {histogram.svo histogram_v.sdo}}
	{{"Fast Model"} {histogram_fast.svo histogram_v_fast.sdo}}
}
