<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_sx164.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_sx164.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_sx164.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999, 2000 Richard Henderson</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting the SX164 (PCA56+PYXIS).</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_cia.h&gt;</span>
<span class="cp">#include &lt;asm/hwrpb.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#include &lt;asm/special_insns.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">sx164_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA1_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_RESET_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">DMA_MODE_CASCADE</span><span class="p">,</span> <span class="n">DMA2_MODE_REG</span><span class="p">);</span>
	<span class="n">outb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA2_MASK_REG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alpha_using_srm</span><span class="p">)</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span> <span class="o">=</span> <span class="n">srm_device_interrupt</span><span class="p">;</span>

	<span class="n">init_i8259a_irqs</span><span class="p">();</span>

	<span class="cm">/* Not interested in the bogus interrupts (0,3,4,5,40-47),</span>
<span class="cm">	   NMI (1), or HALT (2).  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">alpha_using_srm</span><span class="p">)</span>
		<span class="n">init_srm_irqs</span><span class="p">(</span><span class="mi">40</span><span class="p">,</span> <span class="mh">0x3f0000</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">init_pyxis_irqs</span><span class="p">(</span><span class="mh">0xff00003f0000UL</span><span class="p">);</span>

	<span class="n">setup_irq</span><span class="p">(</span><span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timer_cascade_irqaction</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Fixup configuration.</span>
<span class="cm"> *</span>
<span class="cm"> * Summary @ PYXIS_INT_REQ:</span>
<span class="cm"> * Bit      Meaning</span>
<span class="cm"> * 0        RSVD</span>
<span class="cm"> * 1        NMI</span>
<span class="cm"> * 2        Halt/Reset switch</span>
<span class="cm"> * 3        MBZ</span>
<span class="cm"> * 4        RAZ</span>
<span class="cm"> * 5        RAZ</span>
<span class="cm"> * 6        Interval timer (RTC)</span>
<span class="cm"> * 7        PCI-ISA Bridge</span>
<span class="cm"> * 8        Interrupt Line A from slot 3</span>
<span class="cm"> * 9        Interrupt Line A from slot 2</span>
<span class="cm"> *10        Interrupt Line A from slot 1</span>
<span class="cm"> *11        Interrupt Line A from slot 0</span>
<span class="cm"> *12        Interrupt Line B from slot 3</span>
<span class="cm"> *13        Interrupt Line B from slot 2</span>
<span class="cm"> *14        Interrupt Line B from slot 1</span>
<span class="cm"> *15        Interrupt line B from slot 0</span>
<span class="cm"> *16        Interrupt Line C from slot 3</span>
<span class="cm"> *17        Interrupt Line C from slot 2</span>
<span class="cm"> *18        Interrupt Line C from slot 1</span>
<span class="cm"> *19        Interrupt Line C from slot 0</span>
<span class="cm"> *20        Interrupt Line D from slot 3</span>
<span class="cm"> *21        Interrupt Line D from slot 2</span>
<span class="cm"> *22        Interrupt Line D from slot 1</span>
<span class="cm"> *23        Interrupt Line D from slot 0</span>
<span class="cm"> *</span>
<span class="cm"> * IdSel       </span>
<span class="cm"> *   5  32 bit PCI option slot 2</span>
<span class="cm"> *   6  64 bit PCI option slot 0</span>
<span class="cm"> *   7  64 bit PCI option slot 1</span>
<span class="cm"> *   8  Cypress I/O</span>
<span class="cm"> *   9  32 bit PCI option slot 3</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">sx164_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT    INTA   INTB   INTC   INTD */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">13</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">17</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">21</span><span class="p">},</span> <span class="cm">/* IdSel 5 slot 2 J17 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">19</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">23</span><span class="p">},</span> <span class="cm">/* IdSel 6 slot 0 J19 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">14</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">18</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">22</span><span class="p">},</span> <span class="cm">/* IdSel 7 slot 1 J18 */</span>
		<span class="p">{</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>	  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 8 SIO        */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">20</span><span class="p">}</span>  <span class="cm">/* IdSel 9 slot 3 J15 */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">sx164_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cia_init_pci</span><span class="p">();</span>
	<span class="n">SMC669_Init</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">sx164_init_arch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * OSF palcode v1.23 forgets to enable PCA56 Motion Video</span>
<span class="cm">	 * Instructions. Let&#39;s enable it.</span>
<span class="cm">	 * We have to check palcode revision because CSERVE interface</span>
<span class="cm">	 * is subject to change without notice. For example, it</span>
<span class="cm">	 * has been changed completely since v1.16 (found in MILO</span>
<span class="cm">	 * distribution). -ink</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">percpu_struct</span> <span class="o">*</span><span class="n">cpu</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">percpu_struct</span><span class="o">*</span><span class="p">)</span>
		<span class="p">((</span><span class="kt">char</span><span class="o">*</span><span class="p">)</span><span class="n">hwrpb</span> <span class="o">+</span> <span class="n">hwrpb</span><span class="o">-&gt;</span><span class="n">processor_offset</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amask</span><span class="p">(</span><span class="n">AMASK_MAX</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span>
	    <span class="o">&amp;&amp;</span> <span class="n">alpha_using_srm</span>
	    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cpu</span><span class="o">-&gt;</span><span class="n">pal_revision</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mh">0x117</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
		<span class="s">&quot;lda	$16,8($31)</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;call_pal 9</span><span class="se">\n</span><span class="s">&quot;</span>		<span class="cm">/* Allow PALRES insns in kernel mode */</span>
		<span class="s">&quot;.long  0x64000118</span><span class="se">\n\n</span><span class="s">&quot;</span>	<span class="cm">/* hw_mfpr $0,icsr */</span>
		<span class="s">&quot;ldah	$16,(1&lt;&lt;(19-16))($31)</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;or	$0,$16,$0</span><span class="se">\n</span><span class="s">&quot;</span>	<span class="cm">/* set MVE bit */</span>
		<span class="s">&quot;.long  0x74000118</span><span class="se">\n</span><span class="s">&quot;</span>	<span class="cm">/* hw_mtpr $0,icsr */</span>
		<span class="s">&quot;lda	$16,9($31)</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;call_pal 9&quot;</span>		<span class="cm">/* Disable PALRES insns */</span>
		<span class="o">:</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;$0&quot;</span><span class="p">,</span> <span class="s">&quot;$16&quot;</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCA56 MVI set enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pyxis_init_arch</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The System Vector</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">sx164_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;SX164&quot;</span><span class="p">,</span>
	<span class="n">DO_EV5_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_PYXIS_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">cia_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">PYXIS_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">48</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">pyxis_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">sx164_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">sx164_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">sx164_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">cia_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">sx164_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">sx164</span><span class="p">)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
