
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.28

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.14 source latency float_adder_pipereg_2to3_exp_larger_219[1]$_SDFF_PP0_/CK ^
  -0.15 target latency float_adder_pipereg_3to4_exp_larger_229[1]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_round_225$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_round_233$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.43    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   27.58    0.02    0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_24_clk/A (CLKBUF_X3)
     8    9.55    0.01    0.04    0.14 ^ clkbuf_leaf_24_clk/Z (CLKBUF_X3)
                                         clknet_leaf_24_clk (net)
                  0.01    0.00    0.14 ^ float_adder_pipereg_2to3_round_225$_SDFF_PP0_/CK (DFF_X1)
     1    1.11    0.01    0.08    0.22 v float_adder_pipereg_2to3_round_225$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_round_225 (net)
                  0.01    0.00    0.22 v _3586_/A2 (AND2_X1)
     1    1.16    0.01    0.03    0.25 v _3586_/ZN (AND2_X1)
                                         _0293_ (net)
                  0.01    0.00    0.25 v float_adder_pipereg_3to4_round_233$_SDFF_PP0_/D (DFF_X1)
                                  0.25   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.43    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     8   37.58    0.03    0.06    0.10 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.03    0.00    0.10 ^ clkbuf_leaf_23_clk/A (CLKBUF_X3)
     8   11.12    0.01    0.04    0.15 ^ clkbuf_leaf_23_clk/Z (CLKBUF_X3)
                                         clknet_leaf_23_clk (net)
                  0.01    0.00    0.15 ^ float_adder_pipereg_3to4_round_233$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.15   clock reconvergence pessimism
                          0.00    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.43    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    15   35.90    0.03    0.06    0.10 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.03    0.00    0.10 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     8    9.92    0.01    0.04    0.15 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.01    0.00    0.15 ^ float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_/CK (DFF_X1)
     2    6.99    0.01    0.09    0.24 v float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_mant_larger_221[9] (net)
                  0.01    0.00    0.24 v _3862_/B (HA_X1)
     1    3.28    0.01    0.06    0.30 v _3862_/S (HA_X1)
                                         _1987_ (net)
                  0.01    0.00    0.30 v _3768_/A (BUF_X4)
    10   35.83    0.01    0.04    0.33 v _3768_/Z (BUF_X4)
                                         _1463_ (net)
                  0.01    0.00    0.34 v _3789_/A4 (OR4_X1)
     3    5.45    0.02    0.13    0.46 v _3789_/ZN (OR4_X1)
                                         _1484_ (net)
                  0.02    0.00    0.46 v _3790_/A2 (OR2_X2)
     3    9.07    0.01    0.06    0.52 v _3790_/ZN (OR2_X2)
                                         _1485_ (net)
                  0.01    0.00    0.52 v _3791_/A2 (NOR2_X1)
     1    6.75    0.04    0.05    0.58 ^ _3791_/ZN (NOR2_X1)
                                         _1486_ (net)
                  0.04    0.00    0.58 ^ _3792_/B2 (AOI22_X4)
     6   22.05    0.03    0.04    0.61 v _3792_/ZN (AOI22_X4)
                                         _1487_ (net)
                  0.03    0.00    0.62 v _2393_/C1 (OAI221_X2)
     2   10.30    0.05    0.06    0.67 ^ _2393_/ZN (OAI221_X2)
                                         _0390_ (net)
                  0.05    0.00    0.67 ^ _2500_/B (XNOR2_X2)
     6   20.79    0.03    0.05    0.72 v _2500_/ZN (XNOR2_X2)
                                         _0497_ (net)
                  0.03    0.00    0.72 v _2505_/A3 (OR4_X1)
     1    3.39    0.02    0.12    0.85 v _2505_/ZN (OR4_X1)
                                         _0502_ (net)
                  0.02    0.00    0.85 v _2506_/A (BUF_X4)
    10   19.73    0.01    0.03    0.88 v _2506_/Z (BUF_X4)
                                         _0503_ (net)
                  0.01    0.00    0.88 v _2507_/A3 (NOR3_X1)
     2    4.71    0.05    0.07    0.96 ^ _2507_/ZN (NOR3_X1)
                                         _0504_ (net)
                  0.05    0.00    0.96 ^ _2508_/A (BUF_X4)
    10   20.91    0.01    0.04    0.99 ^ _2508_/Z (BUF_X4)
                                         _0505_ (net)
                  0.01    0.00    0.99 ^ _2564_/A4 (NAND4_X1)
     1    3.30    0.03    0.04    1.03 v _2564_/ZN (NAND4_X1)
                                         _0561_ (net)
                  0.03    0.00    1.03 v _2565_/B2 (AOI21_X2)
     3    8.12    0.03    0.05    1.08 ^ _2565_/ZN (AOI21_X2)
                                         _0562_ (net)
                  0.03    0.00    1.08 ^ _2569_/B1 (OAI22_X1)
     1    2.55    0.01    0.03    1.11 v _2569_/ZN (OAI22_X1)
                                         _0566_ (net)
                  0.01    0.00    1.11 v _2698_/B1 (OAI33_X1)
     4    9.04    0.11    0.13    1.23 ^ _2698_/ZN (OAI33_X1)
                                         _2103_ (net)
                  0.11    0.00    1.24 ^ _3906_/B (HA_X1)
     1    2.33    0.01    0.05    1.28 ^ _3906_/CO (HA_X1)
                                         _2104_ (net)
                  0.01    0.00    1.28 ^ _3534_/A (XNOR2_X1)
     1    1.81    0.02    0.04    1.32 ^ _3534_/ZN (XNOR2_X1)
                                         _1303_ (net)
                  0.02    0.00    1.32 ^ _3535_/A2 (NOR2_X1)
     1    1.54    0.01    0.01    1.34 v _3535_/ZN (NOR2_X1)
                                         _0266_ (net)
                  0.01    0.00    1.34 v float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_/D (DFF_X2)
                                  1.34   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1   10.28    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.43    0.02    0.04    1.54 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.54 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     8   37.58    0.03    0.06    1.60 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.03    0.00    1.60 ^ clkbuf_leaf_26_clk/A (CLKBUF_X3)
     6   11.32    0.01    0.05    1.65 ^ clkbuf_leaf_26_clk/Z (CLKBUF_X3)
                                         clknet_leaf_26_clk (net)
                  0.01    0.00    1.65 ^ float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    1.65   clock reconvergence pessimism
                         -0.04    1.61   library setup time
                                  1.61   data required time
-----------------------------------------------------------------------------
                                  1.61   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   10.28    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.43    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    15   35.90    0.03    0.06    0.10 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.03    0.00    0.10 ^ clkbuf_leaf_32_clk/A (CLKBUF_X3)
     8    9.92    0.01    0.04    0.15 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
                                         clknet_leaf_32_clk (net)
                  0.01    0.00    0.15 ^ float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_/CK (DFF_X1)
     2    6.99    0.01    0.09    0.24 v float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_mant_larger_221[9] (net)
                  0.01    0.00    0.24 v _3862_/B (HA_X1)
     1    3.28    0.01    0.06    0.30 v _3862_/S (HA_X1)
                                         _1987_ (net)
                  0.01    0.00    0.30 v _3768_/A (BUF_X4)
    10   35.83    0.01    0.04    0.33 v _3768_/Z (BUF_X4)
                                         _1463_ (net)
                  0.01    0.00    0.34 v _3789_/A4 (OR4_X1)
     3    5.45    0.02    0.13    0.46 v _3789_/ZN (OR4_X1)
                                         _1484_ (net)
                  0.02    0.00    0.46 v _3790_/A2 (OR2_X2)
     3    9.07    0.01    0.06    0.52 v _3790_/ZN (OR2_X2)
                                         _1485_ (net)
                  0.01    0.00    0.52 v _3791_/A2 (NOR2_X1)
     1    6.75    0.04    0.05    0.58 ^ _3791_/ZN (NOR2_X1)
                                         _1486_ (net)
                  0.04    0.00    0.58 ^ _3792_/B2 (AOI22_X4)
     6   22.05    0.03    0.04    0.61 v _3792_/ZN (AOI22_X4)
                                         _1487_ (net)
                  0.03    0.00    0.62 v _2393_/C1 (OAI221_X2)
     2   10.30    0.05    0.06    0.67 ^ _2393_/ZN (OAI221_X2)
                                         _0390_ (net)
                  0.05    0.00    0.67 ^ _2500_/B (XNOR2_X2)
     6   20.79    0.03    0.05    0.72 v _2500_/ZN (XNOR2_X2)
                                         _0497_ (net)
                  0.03    0.00    0.72 v _2505_/A3 (OR4_X1)
     1    3.39    0.02    0.12    0.85 v _2505_/ZN (OR4_X1)
                                         _0502_ (net)
                  0.02    0.00    0.85 v _2506_/A (BUF_X4)
    10   19.73    0.01    0.03    0.88 v _2506_/Z (BUF_X4)
                                         _0503_ (net)
                  0.01    0.00    0.88 v _2507_/A3 (NOR3_X1)
     2    4.71    0.05    0.07    0.96 ^ _2507_/ZN (NOR3_X1)
                                         _0504_ (net)
                  0.05    0.00    0.96 ^ _2508_/A (BUF_X4)
    10   20.91    0.01    0.04    0.99 ^ _2508_/Z (BUF_X4)
                                         _0505_ (net)
                  0.01    0.00    0.99 ^ _2564_/A4 (NAND4_X1)
     1    3.30    0.03    0.04    1.03 v _2564_/ZN (NAND4_X1)
                                         _0561_ (net)
                  0.03    0.00    1.03 v _2565_/B2 (AOI21_X2)
     3    8.12    0.03    0.05    1.08 ^ _2565_/ZN (AOI21_X2)
                                         _0562_ (net)
                  0.03    0.00    1.08 ^ _2569_/B1 (OAI22_X1)
     1    2.55    0.01    0.03    1.11 v _2569_/ZN (OAI22_X1)
                                         _0566_ (net)
                  0.01    0.00    1.11 v _2698_/B1 (OAI33_X1)
     4    9.04    0.11    0.13    1.23 ^ _2698_/ZN (OAI33_X1)
                                         _2103_ (net)
                  0.11    0.00    1.24 ^ _3906_/B (HA_X1)
     1    2.33    0.01    0.05    1.28 ^ _3906_/CO (HA_X1)
                                         _2104_ (net)
                  0.01    0.00    1.28 ^ _3534_/A (XNOR2_X1)
     1    1.81    0.02    0.04    1.32 ^ _3534_/ZN (XNOR2_X1)
                                         _1303_ (net)
                  0.02    0.00    1.32 ^ _3535_/A2 (NOR2_X1)
     1    1.54    0.01    0.01    1.34 v _3535_/ZN (NOR2_X1)
                                         _0266_ (net)
                  0.01    0.00    1.34 v float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_/D (DFF_X2)
                                  1.34   data arrival time

                          1.50    1.50   clock clk (rise edge)
                          0.00    1.50   clock source latency
     1   10.28    0.00    0.00    1.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.50 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   19.43    0.02    0.04    1.54 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.54 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
     8   37.58    0.03    0.06    1.60 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.03    0.00    1.60 ^ clkbuf_leaf_26_clk/A (CLKBUF_X3)
     6   11.32    0.01    0.05    1.65 ^ clkbuf_leaf_26_clk/Z (CLKBUF_X3)
                                         clknet_leaf_26_clk (net)
                  0.01    0.00    1.65 ^ float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    1.65   clock reconvergence pessimism
                         -0.04    1.61   library setup time
                                  1.61   data required time
-----------------------------------------------------------------------------
                                  1.61   data required time
                                 -1.34   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.0749639943242073

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3776

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.8206343054771423

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0715

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.10 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.04    0.15 ^ clkbuf_leaf_32_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.24 v float_adder_pipereg_2to3_mant_larger_221[9]$_SDFF_PP0_/Q (DFF_X1)
   0.06    0.30 v _3862_/S (HA_X1)
   0.04    0.33 v _3768_/Z (BUF_X4)
   0.13    0.46 v _3789_/ZN (OR4_X1)
   0.06    0.52 v _3790_/ZN (OR2_X2)
   0.06    0.58 ^ _3791_/ZN (NOR2_X1)
   0.04    0.61 v _3792_/ZN (AOI22_X4)
   0.06    0.67 ^ _2393_/ZN (OAI221_X2)
   0.05    0.72 v _2500_/ZN (XNOR2_X2)
   0.12    0.85 v _2505_/ZN (OR4_X1)
   0.03    0.88 v _2506_/Z (BUF_X4)
   0.07    0.96 ^ _2507_/ZN (NOR3_X1)
   0.04    0.99 ^ _2508_/Z (BUF_X4)
   0.04    1.03 v _2564_/ZN (NAND4_X1)
   0.05    1.08 ^ _2565_/ZN (AOI21_X2)
   0.03    1.11 v _2569_/ZN (OAI22_X1)
   0.13    1.23 ^ _2698_/ZN (OAI33_X1)
   0.05    1.28 ^ _3906_/CO (HA_X1)
   0.04    1.32 ^ _3534_/ZN (XNOR2_X1)
   0.01    1.34 v _3535_/ZN (NOR2_X1)
   0.00    1.34 v float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_/D (DFF_X2)
           1.34   data arrival time

   1.50    1.50   clock clk (rise edge)
   0.00    1.50   clock source latency
   0.00    1.50 ^ clk (in)
   0.04    1.54 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.60 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.05    1.65 ^ clkbuf_leaf_26_clk/Z (CLKBUF_X3)
   0.00    1.65 ^ float_adder_pipereg_3to4_lzc_236[2]$_SDFF_PP0_/CK (DFF_X2)
   0.00    1.65   clock reconvergence pessimism
  -0.04    1.61   library setup time
           1.61   data required time
---------------------------------------------------------
           1.61   data required time
          -1.34   data arrival time
---------------------------------------------------------
           0.28   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_round_225$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_round_233$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_24_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ float_adder_pipereg_2to3_round_225$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.22 v float_adder_pipereg_2to3_round_225$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.25 v _3586_/ZN (AND2_X1)
   0.00    0.25 v float_adder_pipereg_3to4_round_233$_SDFF_PP0_/D (DFF_X1)
           0.25   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.10 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.05    0.15 ^ clkbuf_leaf_23_clk/Z (CLKBUF_X3)
   0.00    0.15 ^ float_adder_pipereg_3to4_round_233$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.15   clock reconvergence pessimism
   0.00    0.15   library hold time
           0.15   data required time
---------------------------------------------------------
           0.15   data required time
          -0.25   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.3351

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.2760

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
20.672609

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.22e-03   6.93e-05   2.08e-05   1.31e-03  25.1%
Combinational          1.44e-03   1.53e-03   7.07e-05   3.04e-03  58.4%
Clock                  4.12e-04   4.48e-04   2.27e-06   8.62e-04  16.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.06e-03   2.05e-03   9.38e-05   5.20e-03 100.0%
                          58.9%      39.3%       1.8%
