-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

-- DATE "05/16/2019 14:01:02"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Micro_Programming IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	pin_name2 : OUT std_logic_vector(31 DOWNTO 0);
	CLocK : IN std_logic;
	Dan : IN std_logic;
	\On\ : IN std_logic;
	CLRN : IN std_logic;
	romadd : OUT std_logic_vector(7 DOWNTO 0)
	);
END Micro_Programming;

-- Design Ports Information
-- pin_name2[31]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[30]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[29]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[28]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[27]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[26]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[25]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[24]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[23]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[22]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[21]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[20]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[19]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[18]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[17]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[16]	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[15]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[14]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[13]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[12]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[11]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[10]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[9]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[8]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[7]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[5]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[4]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[3]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[2]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[1]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pin_name2[0]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[7]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[6]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[5]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[4]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[3]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[2]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[1]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- romadd[0]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLocK	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- On	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLRN	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Dan	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Micro_Programming IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_pin_name2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_CLocK : std_logic;
SIGNAL ww_Dan : std_logic;
SIGNAL \ww_On\ : std_logic;
SIGNAL ww_CLRN : std_logic;
SIGNAL ww_romadd : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \alu_mul_div|inst12~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu_mul_div|inst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst33|inst12~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst5~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst6~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst11~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst8~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~3_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~9\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \CLocK~input_o\ : std_logic;
SIGNAL \On~input_o\ : std_logic;
SIGNAL \Dan~input_o\ : std_logic;
SIGNAL \inst33|inst~feeder_combout\ : std_logic;
SIGNAL \inst33|inst~q\ : std_logic;
SIGNAL \inst33|inst12~combout\ : std_logic;
SIGNAL \inst33|inst12~clkctrl_outclk\ : std_logic;
SIGNAL \inst19|inst1|sub|90~combout\ : std_logic;
SIGNAL \inst19|inst1|sub|97~combout\ : std_logic;
SIGNAL \inst19|inst1|sub|107~combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|92~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \inst10~combout\ : std_logic;
SIGNAL \alu_mul_div|inst~combout\ : std_logic;
SIGNAL \alu_mul_div|inst~clkctrl_outclk\ : std_logic;
SIGNAL \inst22|16~0_combout\ : std_logic;
SIGNAL \inst22|17~0_combout\ : std_logic;
SIGNAL \inst5~combout\ : std_logic;
SIGNAL \inst5~clkctrl_outclk\ : std_logic;
SIGNAL \CLRN~input_o\ : std_logic;
SIGNAL \R0|inst|19~q\ : std_logic;
SIGNAL \inst11~combout\ : std_logic;
SIGNAL \inst11~clkctrl_outclk\ : std_logic;
SIGNAL \MARReg|inst|19~q\ : std_logic;
SIGNAL \alu_mul_div|inst12~combout\ : std_logic;
SIGNAL \alu_mul_div|inst12~clkctrl_outclk\ : std_logic;
SIGNAL \inst6~combout\ : std_logic;
SIGNAL \inst6~clkctrl_outclk\ : std_logic;
SIGNAL \inst7~combout\ : std_logic;
SIGNAL \inst7~clkctrl_outclk\ : std_logic;
SIGNAL \PCReg|inst|17~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst|17~q\ : std_logic;
SIGNAL \R1|inst|17~feeder_combout\ : std_logic;
SIGNAL \R1|inst|17~q\ : std_logic;
SIGNAL \muxB|inst2|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|17~q\ : std_logic;
SIGNAL \MARReg|inst|17~feeder_combout\ : std_logic;
SIGNAL \MARReg|inst|17~q\ : std_logic;
SIGNAL \R1|inst|16~q\ : std_logic;
SIGNAL \PCReg|inst|16~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst|16~q\ : std_logic;
SIGNAL \muxB|inst3|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|16~q\ : std_logic;
SIGNAL \PCReg|inst|18~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst|18~q\ : std_logic;
SIGNAL \R1|inst|18~feeder_combout\ : std_logic;
SIGNAL \R1|inst|18~q\ : std_logic;
SIGNAL \muxB|inst1|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|18~q\ : std_logic;
SIGNAL \PCReg|inst|19~q\ : std_logic;
SIGNAL \R1|inst|19~feeder_combout\ : std_logic;
SIGNAL \R1|inst|19~q\ : std_logic;
SIGNAL \muxB|inst|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|19~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \MARReg|inst|15~feeder_combout\ : std_logic;
SIGNAL \MARReg|inst|15~q\ : std_logic;
SIGNAL \MARReg|inst|14~q\ : std_logic;
SIGNAL \MARReg|inst|13~q\ : std_logic;
SIGNAL \MARReg|inst|12~feeder_combout\ : std_logic;
SIGNAL \MARReg|inst|12~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ : std_logic;
SIGNAL \PCReg|inst1|19~q\ : std_logic;
SIGNAL \R1|inst1|19~q\ : std_logic;
SIGNAL \muxB|inst19|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|19~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \inst22|19~0_combout\ : std_logic;
SIGNAL \IRReg|inst|19~q\ : std_logic;
SIGNAL \R0|inst|18~q\ : std_logic;
SIGNAL \muxA|inst3|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|35~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~37_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~39\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~41_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~40_combout\ : std_logic;
SIGNAL \R1|inst1|14~q\ : std_logic;
SIGNAL \PCReg|inst1|14~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst1|14~q\ : std_logic;
SIGNAL \muxB|inst10|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|14~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|44~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|47~0_combout\ : std_logic;
SIGNAL \PCReg|inst1|16~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst1|16~q\ : std_logic;
SIGNAL \R1|inst1|16~q\ : std_logic;
SIGNAL \muxB|inst9|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|16~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|52~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|51~0_combout\ : std_logic;
SIGNAL \R1|inst1|17~q\ : std_logic;
SIGNAL \PCReg|inst1|17~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst1|17~q\ : std_logic;
SIGNAL \muxB|inst8|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|17~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|45~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|46~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \IRReg|inst|14~q\ : std_logic;
SIGNAL \R0|inst|13~q\ : std_logic;
SIGNAL \muxA|inst16|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst16|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|13~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|48~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|45~0_combout\ : std_logic;
SIGNAL \IRReg|inst|15~q\ : std_logic;
SIGNAL \R0|inst|14~q\ : std_logic;
SIGNAL \muxA|inst4|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst4|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|14~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|44~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|47~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|43~0_combout\ : std_logic;
SIGNAL \IRReg|inst|17~q\ : std_logic;
SIGNAL \R0|inst|16~q\ : std_logic;
SIGNAL \muxA|inst14|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst14|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|16~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|51~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|52~0_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|18~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|47~0_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|19~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|43~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|46~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|74~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|44~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|31~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|45~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|31~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|31~2_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|74~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|29~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|29~1_combout\ : std_logic;
SIGNAL \IRReg|inst|13~q\ : std_logic;
SIGNAL \R0|inst|12~q\ : std_logic;
SIGNAL \muxA|inst17|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst17|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|12~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|51~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|52~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|29~2_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|74~0_combout\ : std_logic;
SIGNAL \R0|inst1|18~q\ : std_logic;
SIGNAL \IRReg|inst1|19~feeder_combout\ : std_logic;
SIGNAL \IRReg|inst1|19~q\ : std_logic;
SIGNAL \muxA|inst5|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst5|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|18~q\ : std_logic;
SIGNAL \R1|inst1|18~q\ : std_logic;
SIGNAL \PCReg|inst1|18~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst1|18~q\ : std_logic;
SIGNAL \muxB|inst7|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|18~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|44~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|47~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|74~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|27~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst4|27~1_combout\ : std_logic;
SIGNAL \R1|inst1|15~q\ : std_logic;
SIGNAL \PCReg|inst1|15~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst1|15~q\ : std_logic;
SIGNAL \muxB|inst20|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|15~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|46~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|43~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|74~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|74~1_combout\ : std_logic;
SIGNAL \PCReg|inst1|13~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst1|13~q\ : std_logic;
SIGNAL \R1|inst1|13~q\ : std_logic;
SIGNAL \muxB|inst11|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|13~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|45~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|48~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|82~combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|34~0_combout\ : std_logic;
SIGNAL \PCReg|inst1|12~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst1|12~q\ : std_logic;
SIGNAL \R1|inst1|12~q\ : std_logic;
SIGNAL \muxB|inst12|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst1|12~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|52~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|74~2_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|51~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|77~combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|34~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|38~q\ : std_logic;
SIGNAL \alu_mul_div|inst8|35~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|80~combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|37~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|37~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|41~q\ : std_logic;
SIGNAL \alu_mul_div|inst8|36~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_4|81~combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|36~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|40~q\ : std_logic;
SIGNAL \alu_mul_div|inst8|35~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst8|39~q\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst22|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst22|inst2~combout\ : std_logic;
SIGNAL \R0|inst1|15~feeder_combout\ : std_logic;
SIGNAL \R0|inst1|15~q\ : std_logic;
SIGNAL \muxA|inst20|inst2~combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|15~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~67_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~83_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~91_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~2\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~6\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~12\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~18\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~21\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~24\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~27\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~30\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~33\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~36\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~38_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst6|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst6|inst2~combout\ : std_logic;
SIGNAL \R0|inst1|14~feeder_combout\ : std_logic;
SIGNAL \R0|inst1|14~q\ : std_logic;
SIGNAL \muxA|inst6|inst2~combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|14~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~34_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~35_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst20|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst20|inst2~combout\ : std_logic;
SIGNAL \R0|inst1|17~q\ : std_logic;
SIGNAL \IRReg|inst1|18~feeder_combout\ : std_logic;
SIGNAL \IRReg|inst1|18~q\ : std_logic;
SIGNAL \muxA|inst18|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst18|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|17~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|48~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|82~combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|35~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|39~q\ : std_logic;
SIGNAL \alu_mul_div|inst7|34~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|77~combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|34~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|38~q\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst21|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~31_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~32_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst21|inst2~combout\ : std_logic;
SIGNAL \muxA|inst3|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst18|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~28_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~29_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst18|inst2~combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \IRReg|inst|12~feeder_combout\ : std_logic;
SIGNAL \IRReg|inst|12~q\ : std_logic;
SIGNAL \R0|inst1|19~q\ : std_logic;
SIGNAL \muxA|inst19|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst19|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|19~q\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|43~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|80~combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|77~combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|82~combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|36~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|81~combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|36~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|40~q\ : std_logic;
SIGNAL \alu_mul_div|inst6|35~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|35~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|39~q\ : std_logic;
SIGNAL \alu_mul_div|inst6|34~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|34~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|38~q\ : std_logic;
SIGNAL \alu_mul_div|inst7|37~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|37~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|41~q\ : std_logic;
SIGNAL \alu_mul_div|inst7|36~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_3|81~combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|36~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst7|40~q\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst5|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~25_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~26_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst5|inst2~1_combout\ : std_logic;
SIGNAL \MARReg|inst1|18~q\ : std_logic;
SIGNAL \R0|inst1|13~q\ : std_logic;
SIGNAL \muxA|inst22|inst2~combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|13~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~16_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~22_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~23_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst19|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst19|inst2~1_combout\ : std_logic;
SIGNAL \MARReg|inst1|19~q\ : std_logic;
SIGNAL \R0|inst1|16~feeder_combout\ : std_logic;
SIGNAL \R0|inst1|16~q\ : std_logic;
SIGNAL \muxA|inst21|inst2~combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|16~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[106]~75_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|77~combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|34~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|34~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|38~q\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst14|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~7_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst14|inst2~1_combout\ : std_logic;
SIGNAL \MARReg|inst|16~feeder_combout\ : std_logic;
SIGNAL \MARReg|inst|16~q\ : std_logic;
SIGNAL \IRReg|inst|18~q\ : std_logic;
SIGNAL \R0|inst|17~q\ : std_logic;
SIGNAL \muxA|inst13|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst13|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|17~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|48~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|82~combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|35~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|80~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|37~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|37~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|41~q\ : std_logic;
SIGNAL \alu_mul_div|inst5|36~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_1|81~combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|36~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|40~q\ : std_logic;
SIGNAL \alu_mul_div|inst5|35~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst5|39~q\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst13|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~5_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst13|inst2~1_combout\ : std_logic;
SIGNAL \IRReg|inst|16~q\ : std_logic;
SIGNAL \R0|inst|15~q\ : std_logic;
SIGNAL \muxA|inst15|inst2~0_combout\ : std_logic;
SIGNAL \muxA|inst15|inst2~1_combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst|15~_Duplicate_1_q\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|46~0_combout\ : std_logic;
SIGNAL \alu_mul_div|ALU_2|80~combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|37~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|37~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst6|41~q\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst15|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~11_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst15|inst2~1_combout\ : std_logic;
SIGNAL \PCReg|inst|15~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst|15~q\ : std_logic;
SIGNAL \R1|inst|15~feeder_combout\ : std_logic;
SIGNAL \R1|inst|15~q\ : std_logic;
SIGNAL \muxB|inst18|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|15~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[88]~59_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~13_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst4|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst4|inst2~1_combout\ : std_logic;
SIGNAL \R1|inst|14~q\ : std_logic;
SIGNAL \PCReg|inst|14~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst|14~q\ : std_logic;
SIGNAL \muxB|inst4|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|14~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[79]~51_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~17_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~16_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst16|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst16|inst2~1_combout\ : std_logic;
SIGNAL \PCReg|inst|13~feeder_combout\ : std_logic;
SIGNAL \PCReg|inst|13~q\ : std_logic;
SIGNAL \R1|inst|13~q\ : std_logic;
SIGNAL \muxB|inst5|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|13~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~43_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~19_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~20_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst17|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst17|inst2~1_combout\ : std_logic;
SIGNAL \R1|inst|12~q\ : std_logic;
SIGNAL \PCReg|inst|12~q\ : std_logic;
SIGNAL \muxB|inst6|inst3~combout\ : std_logic;
SIGNAL \alu_mul_div|RB|inst|12~q\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~92_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~93_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~94_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~95_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~96_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~97_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[127]~98_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~106_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~14_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst3|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst3|inst2~1_combout\ : std_logic;
SIGNAL \MARReg|inst|18~feeder_combout\ : std_logic;
SIGNAL \MARReg|inst|18~q\ : std_logic;
SIGNAL \muxA|inst|inst2~combout\ : std_logic;
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst23|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~43_combout\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~42\ : std_logic;
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~44_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst23|inst2~combout\ : std_logic;
SIGNAL \R0|inst1|12~feeder_combout\ : std_logic;
SIGNAL \R0|inst1|12~q\ : std_logic;
SIGNAL \muxA|inst23|inst2~combout\ : std_logic;
SIGNAL \alu_mul_div|RA|inst1|12~q\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst|inst2~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst9|inst|inst2~combout\ : std_logic;
SIGNAL \IRReg|inst1|12~q\ : std_logic;
SIGNAL \inst19|inst3|sub|92~0_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|87~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|89~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|104~0_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|90~combout\ : std_logic;
SIGNAL \inst19|inst3|sub|92~2_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|87~q\ : std_logic;
SIGNAL \inst19|inst3|sub|75~1_combout\ : std_logic;
SIGNAL \IRReg|inst1|13~q\ : std_logic;
SIGNAL \inst19|inst3|sub|75~0_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|9~0_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|75~2_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|75~3_combout\ : std_logic;
SIGNAL \inst19|inst3|sub|9~q\ : std_logic;
SIGNAL \inst19|inst|sub|109~1_combout\ : std_logic;
SIGNAL \IRReg|inst1|14~q\ : std_logic;
SIGNAL \inst19|inst|sub|109~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|110~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|109~2_combout\ : std_logic;
SIGNAL \inst19|inst|sub|109~3_combout\ : std_logic;
SIGNAL \inst19|inst|sub|110~q\ : std_logic;
SIGNAL \inst19|inst|sub|102~1_combout\ : std_logic;
SIGNAL \IRReg|inst1|15~q\ : std_logic;
SIGNAL \inst19|inst|sub|102~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|99~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|97~combout\ : std_logic;
SIGNAL \inst19|inst|sub|102~2_combout\ : std_logic;
SIGNAL \inst19|inst|sub|99~q\ : std_logic;
SIGNAL \inst8~combout\ : std_logic;
SIGNAL \inst8~clkctrl_outclk\ : std_logic;
SIGNAL \IRReg|inst1|16~q\ : std_logic;
SIGNAL \inst19|inst|sub|92~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|92~1_combout\ : std_logic;
SIGNAL \inst19|inst|sub|87~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|92~2_combout\ : std_logic;
SIGNAL \inst19|inst|sub|92~3_combout\ : std_logic;
SIGNAL \inst19|inst|sub|87~q\ : std_logic;
SIGNAL \inst19|inst|sub|75~0_combout\ : std_logic;
SIGNAL \inst19|inst|sub|9~0_combout\ : std_logic;
SIGNAL \IRReg|inst1|17~q\ : std_logic;
SIGNAL \inst19|inst|sub|75~1_combout\ : std_logic;
SIGNAL \inst19|inst|sub|75~2_combout\ : std_logic;
SIGNAL \inst19|inst|sub|9~q\ : std_logic;
SIGNAL \inst9~combout\ : std_logic;
SIGNAL \alu_mul_div|inst17~0_combout\ : std_logic;
SIGNAL \alu_mul_div|inst17~1_combout\ : std_logic;
SIGNAL \alu_mul_div|inst17~2_combout\ : std_logic;
SIGNAL \alu_mul_div|inst17~3_combout\ : std_logic;
SIGNAL \alu_mul_div|inst17~combout\ : std_logic;
SIGNAL \ZF~q\ : std_logic;
SIGNAL \inst19|inst1|sub|109~0_combout\ : std_logic;
SIGNAL \inst20|16~0_combout\ : std_logic;
SIGNAL \inst19|inst1|sub|109~1_combout\ : std_logic;
SIGNAL \inst19|inst1|sub|110~q\ : std_logic;
SIGNAL \inst19|inst1|sub|102~0_combout\ : std_logic;
SIGNAL \inst19|inst1|sub|99~q\ : std_logic;
SIGNAL \inst19|inst1|sub|75~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \inst19|inst1|sub|92~0_combout\ : std_logic;
SIGNAL \inst19|inst1|sub|87~q\ : std_logic;
SIGNAL \inst19|inst1|sub|75~1_combout\ : std_logic;
SIGNAL \inst19|inst1|sub|9~q\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\ : std_logic_vector(271 DOWNTO 0);
SIGNAL \inst13|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst2|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \inst33|ALT_INV_inst12~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_CLRN~input_o\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
pin_name2 <= ww_pin_name2;
ww_CLocK <= CLocK;
ww_Dan <= Dan;
\ww_On\ <= \On\;
ww_CLRN <= CLRN;
romadd <= ww_romadd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ <= (\inst19|inst3|sub|87~q\ & \inst19|inst3|sub|9~q\ & \inst19|inst|sub|110~q\ & \inst19|inst|sub|99~q\ & \inst19|inst|sub|87~q\ & \inst19|inst|sub|9~q\ & 
\inst19|inst1|sub|110~q\ & \inst19|inst1|sub|99~q\ & \inst19|inst1|sub|87~q\ & \inst19|inst1|sub|9~q\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(4);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(28) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(5);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(29) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(6);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(30) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(7);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(31) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(23) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(24) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(25) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(26) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(27) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(4);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(28) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(5);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(29) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(6);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(30) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(7);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(31) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\inst19|inst3|sub|87~q\ & \inst19|inst3|sub|9~q\ & \inst19|inst|sub|110~q\ & \inst19|inst|sub|99~q\ & \inst19|inst|sub|87~q\ & \inst19|inst|sub|9~q\ & 
\inst19|inst1|sub|110~q\ & \inst19|inst1|sub|99~q\ & \inst19|inst1|sub|87~q\ & \inst19|inst1|sub|9~q\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(18) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(4);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(19) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(5);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(6);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(7);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(22) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(16) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(17) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(18) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(4);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(19) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(5);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(20) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(6);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(21) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(7);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(22) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\inst19|inst3|sub|87~q\ & \inst19|inst3|sub|9~q\ & \inst19|inst|sub|110~q\ & \inst19|inst|sub|99~q\ & \inst19|inst|sub|87~q\ & \inst19|inst|sub|9~q\ & 
\inst19|inst1|sub|110~q\ & \inst19|inst1|sub|99~q\ & \inst19|inst1|sub|87~q\ & \inst19|inst1|sub|9~q\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(4);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(5);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(6);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(7);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(4);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(5);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(6);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(7);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(8);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & vcc & vcc & vcc & vcc & vcc);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\inst19|inst3|sub|87~q\ & \inst19|inst3|sub|9~q\ & \inst19|inst|sub|110~q\ & \inst19|inst|sub|99~q\ & \inst19|inst|sub|87~q\ & \inst19|inst|sub|9~q\ & 
\inst19|inst1|sub|110~q\ & \inst19|inst1|sub|99~q\ & \inst19|inst1|sub|87~q\ & \inst19|inst1|sub|9~q\);

\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);

\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc);

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\inst19|inst3|sub|87~q\ & \inst19|inst3|sub|9~q\ & \inst19|inst|sub|110~q\ & \inst19|inst|sub|99~q\ & \inst19|inst|sub|87~q\ & \inst19|inst|sub|9~q\ & 
\inst19|inst1|sub|110~q\ & \inst19|inst1|sub|99~q\ & \inst19|inst1|sub|87~q\ & \inst19|inst1|sub|9~q\);

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);

\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\alu_mul_div|inst9|inst23|inst2~combout\ & \alu_mul_div|inst9|inst22|inst2~combout\ & \alu_mul_div|inst9|inst6|inst2~combout\ & 
\alu_mul_div|inst9|inst20|inst2~combout\ & \alu_mul_div|inst9|inst21|inst2~combout\ & \alu_mul_div|inst9|inst18|inst2~combout\ & \alu_mul_div|inst9|inst19|inst2~1_combout\ & \alu_mul_div|inst9|inst3|inst2~1_combout\ & 
\alu_mul_div|inst9|inst|inst2~combout\);

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\MARReg|inst1|18~q\ & \MARReg|inst1|19~q\ & \MARReg|inst|12~q\ & \MARReg|inst|13~q\ & \MARReg|inst|14~q\ & \MARReg|inst|15~q\ & \MARReg|inst|16~q\ & \MARReg|inst|17~q\
& \MARReg|inst|18~q\ & \MARReg|inst|19~q\);

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(13) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(8);

\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(12) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(13) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(14) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(15) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(8);

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & vcc);

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\inst19|inst3|sub|87~q\ & \inst19|inst3|sub|9~q\ & \inst19|inst|sub|110~q\ & \inst19|inst|sub|99~q\ & \inst19|inst|sub|87~q\ & \inst19|inst|sub|9~q\ & 
\inst19|inst1|sub|110~q\ & \inst19|inst1|sub|99~q\ & \inst19|inst1|sub|87~q\ & \inst19|inst1|sub|9~q\);

\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\ <= (\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ & 
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ & 
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ & 
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ & 
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ & 
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~dataout\ & \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~1\ & 
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~0\);

\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2~0\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(0);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2~1\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(1);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(0) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(2);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(1) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(3);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(2) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(4);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(3) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(5);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(4) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(6);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(5) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(7);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(6) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(8);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(7) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(9);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(8) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(10);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(9) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(11);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(10) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(12);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(11) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(13);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(12) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(14);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(13) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(15);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(14) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(16);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(15) <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\(17);

\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\ <= (\muxA|inst17|inst2~1_combout\ & \muxA|inst16|inst2~1_combout\ & \muxA|inst4|inst2~1_combout\ & \muxA|inst15|inst2~1_combout\ & \muxA|inst14|inst2~1_combout\ & 
\muxA|inst13|inst2~1_combout\ & \muxA|inst3|inst2~1_combout\ & \muxA|inst|inst2~combout\ & gnd);

\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\ <= (\alu_mul_div|RB|inst|12~q\ & \alu_mul_div|RB|inst|13~q\ & \alu_mul_div|RB|inst|14~q\ & \alu_mul_div|RB|inst|15~q\ & \alu_mul_div|RB|inst|16~q\ & \alu_mul_div|RB|inst|17~q\ & 
\alu_mul_div|RB|inst|18~q\ & \alu_mul_div|RB|inst|19~q\ & gnd);

\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~0\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(0);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~1\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(1);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~dataout\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(2);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(3);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(4);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(5);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(6);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(7);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(8);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(9);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(10);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(11);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(12);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(13);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(14);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(15);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(16);
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15\ <= \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\(17);

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ <= (gnd & gnd & \alu_mul_div|inst9|inst5|inst2~1_combout\ & \alu_mul_div|inst9|inst17|inst2~1_combout\ & \alu_mul_div|inst9|inst16|inst2~1_combout\ & 
\alu_mul_div|inst9|inst4|inst2~1_combout\ & \alu_mul_div|inst9|inst15|inst2~1_combout\ & \alu_mul_div|inst9|inst14|inst2~1_combout\ & \alu_mul_div|inst9|inst13|inst2~1_combout\);

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ <= (gnd & gnd & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7)
& \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\MARReg|inst1|18~q\ & \MARReg|inst1|19~q\ & \MARReg|inst|12~q\ & \MARReg|inst|13~q\ & \MARReg|inst|14~q\ & \MARReg|inst|15~q\ & \MARReg|inst|16~q\ & \MARReg|inst|17~q\
& \MARReg|inst|18~q\ & \MARReg|inst|19~q\);

\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(1);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(2);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(3);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(4);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(5);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(6);

\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(1);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(2);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(3);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(4);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(5);
\inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(6);

\alu_mul_div|inst12~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \alu_mul_div|inst12~combout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\alu_mul_div|inst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \alu_mul_div|inst~combout\);

\inst33|inst12~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst33|inst12~combout\);

\inst5~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst5~combout\);

\inst7~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst7~combout\);

\inst6~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst6~combout\);

\inst11~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst11~combout\);

\inst8~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst8~combout\);
\inst13|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\inst2|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31) <= NOT \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(31);
\inst33|ALT_INV_inst12~clkctrl_outclk\ <= NOT \inst33|inst12~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_CLRN~input_o\ <= NOT \CLRN~input_o\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;

-- Location: IOOBUF_X1_Y24_N9
\pin_name2[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	devoe => ww_devoe,
	o => ww_pin_name2(31));

-- Location: IOOBUF_X1_Y24_N2
\pin_name2[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	devoe => ww_devoe,
	o => ww_pin_name2(30));

-- Location: IOOBUF_X3_Y24_N23
\pin_name2[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	devoe => ww_devoe,
	o => ww_pin_name2(29));

-- Location: IOOBUF_X5_Y24_N9
\pin_name2[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	devoe => ww_devoe,
	o => ww_pin_name2(28));

-- Location: IOOBUF_X7_Y24_N9
\pin_name2[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	devoe => ww_devoe,
	o => ww_pin_name2(27));

-- Location: IOOBUF_X7_Y24_N2
\pin_name2[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	devoe => ww_devoe,
	o => ww_pin_name2(26));

-- Location: IOOBUF_X9_Y24_N9
\pin_name2[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	devoe => ww_devoe,
	o => ww_pin_name2(25));

-- Location: IOOBUF_X11_Y24_N16
\pin_name2[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	devoe => ww_devoe,
	o => ww_pin_name2(24));

-- Location: IOOBUF_X18_Y24_N23
\pin_name2[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	devoe => ww_devoe,
	o => ww_pin_name2(23));

-- Location: IOOBUF_X16_Y24_N16
\pin_name2[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	devoe => ww_devoe,
	o => ww_pin_name2(22));

-- Location: IOOBUF_X28_Y24_N16
\pin_name2[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	devoe => ww_devoe,
	o => ww_pin_name2(21));

-- Location: IOOBUF_X23_Y24_N9
\pin_name2[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	devoe => ww_devoe,
	o => ww_pin_name2(20));

-- Location: IOOBUF_X34_Y19_N16
\pin_name2[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(19),
	devoe => ww_devoe,
	o => ww_pin_name2(19));

-- Location: IOOBUF_X28_Y24_N9
\pin_name2[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	devoe => ww_devoe,
	o => ww_pin_name2(18));

-- Location: IOOBUF_X34_Y17_N2
\pin_name2[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	devoe => ww_devoe,
	o => ww_pin_name2(17));

-- Location: IOOBUF_X34_Y18_N23
\pin_name2[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	devoe => ww_devoe,
	o => ww_pin_name2(16));

-- Location: IOOBUF_X34_Y7_N9
\pin_name2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	devoe => ww_devoe,
	o => ww_pin_name2(15));

-- Location: IOOBUF_X34_Y9_N9
\pin_name2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	devoe => ww_devoe,
	o => ww_pin_name2(14));

-- Location: IOOBUF_X34_Y2_N23
\pin_name2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	devoe => ww_devoe,
	o => ww_pin_name2(13));

-- Location: IOOBUF_X34_Y4_N23
\pin_name2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	devoe => ww_devoe,
	o => ww_pin_name2(12));

-- Location: IOOBUF_X32_Y0_N16
\pin_name2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	devoe => ww_devoe,
	o => ww_pin_name2(11));

-- Location: IOOBUF_X32_Y0_N9
\pin_name2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	devoe => ww_devoe,
	o => ww_pin_name2(10));

-- Location: IOOBUF_X30_Y0_N9
\pin_name2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	devoe => ww_devoe,
	o => ww_pin_name2(9));

-- Location: IOOBUF_X30_Y0_N2
\pin_name2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	devoe => ww_devoe,
	o => ww_pin_name2(8));

-- Location: IOOBUF_X18_Y0_N23
\pin_name2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	devoe => ww_devoe,
	o => ww_pin_name2(7));

-- Location: IOOBUF_X23_Y0_N16
\pin_name2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	devoe => ww_devoe,
	o => ww_pin_name2(6));

-- Location: IOOBUF_X13_Y0_N2
\pin_name2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	devoe => ww_devoe,
	o => ww_pin_name2(5));

-- Location: IOOBUF_X16_Y0_N23
\pin_name2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	devoe => ww_devoe,
	o => ww_pin_name2(4));

-- Location: IOOBUF_X7_Y0_N2
\pin_name2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	devoe => ww_devoe,
	o => ww_pin_name2(3));

-- Location: IOOBUF_X13_Y0_N16
\pin_name2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	devoe => ww_devoe,
	o => ww_pin_name2(2));

-- Location: IOOBUF_X5_Y0_N23
\pin_name2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	devoe => ww_devoe,
	o => ww_pin_name2(1));

-- Location: IOOBUF_X5_Y0_N16
\pin_name2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devoe => ww_devoe,
	o => ww_pin_name2(0));

-- Location: IOOBUF_X1_Y0_N16
\romadd[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	devoe => ww_devoe,
	o => ww_romadd(7));

-- Location: IOOBUF_X3_Y0_N2
\romadd[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	devoe => ww_devoe,
	o => ww_romadd(6));

-- Location: IOOBUF_X34_Y9_N23
\romadd[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	devoe => ww_devoe,
	o => ww_romadd(5));

-- Location: IOOBUF_X34_Y4_N16
\romadd[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	devoe => ww_devoe,
	o => ww_romadd(4));

-- Location: IOOBUF_X34_Y2_N16
\romadd[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	devoe => ww_devoe,
	o => ww_romadd(3));

-- Location: IOOBUF_X32_Y0_N23
\romadd[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	devoe => ww_devoe,
	o => ww_romadd(2));

-- Location: IOOBUF_X28_Y0_N23
\romadd[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	devoe => ww_devoe,
	o => ww_romadd(1));

-- Location: IOOBUF_X23_Y0_N9
\romadd[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	devoe => ww_devoe,
	o => ww_romadd(0));

-- Location: IOOBUF_X0_Y12_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y13_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y14_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y14_N15
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X22_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\);

-- Location: JTAG_X1_Y12_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X22_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X22_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X22_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X22_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X22_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X22_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X14_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X14_Y13_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X14_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X14_Y13_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X14_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X14_Y13_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X14_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X14_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X14_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X14_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X14_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X14_Y13_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X19_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X19_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X19_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X19_Y13_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X19_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X19_Y13_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X12_Y17_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X12_Y17_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X12_Y17_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X12_Y17_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X12_Y17_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X12_Y17_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X12_Y17_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X12_Y17_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X13_Y13_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: FF_X13_Y13_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X13_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: FF_X13_Y13_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X13_Y13_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X13_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X13_Y13_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X13_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X13_Y13_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X13_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X13_Y13_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X13_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X13_Y13_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X13_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X13_Y13_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X13_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X13_Y13_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X22_Y12_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X22_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\);

-- Location: LCCOMB_X22_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\);

-- Location: LCCOMB_X13_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X13_Y13_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X19_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X19_Y13_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X21_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\);

-- Location: FF_X22_Y13_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCCOMB_X22_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\);

-- Location: FF_X22_Y13_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X22_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\);

-- Location: FF_X22_Y13_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X22_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\);

-- Location: LCCOMB_X22_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21_combout\);

-- Location: FF_X22_Y13_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: FF_X22_Y13_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~21_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X22_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X22_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: LCCOMB_X22_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X23_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: LCCOMB_X21_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X22_Y14_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X18_Y18_N8
\~QIC_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X19_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \~QIC_CREATED_GND~I_combout\,
	datac => \~QIC_CREATED_GND~I_combout\,
	datad => \~QIC_CREATED_GND~I_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~2_combout\);

-- Location: LCCOMB_X21_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~3_combout\);

-- Location: LCCOMB_X19_Y13_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~4_combout\);

-- Location: LCCOMB_X24_Y13_N6
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\);

-- Location: LCCOMB_X23_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14_combout\);

-- Location: LCCOMB_X23_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~15_combout\);

-- Location: LCCOMB_X23_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16_combout\);

-- Location: FF_X23_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~q\);

-- Location: LCCOMB_X23_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\);

-- Location: LCCOMB_X21_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X22_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X22_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X23_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X24_Y13_N8
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\);

-- Location: LCCOMB_X24_Y13_N10
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\);

-- Location: LCCOMB_X19_Y13_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout\);

-- Location: LCCOMB_X19_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15_combout\);

-- Location: LCCOMB_X19_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X19_Y13_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout\);

-- Location: LCCOMB_X19_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\);

-- Location: FF_X19_Y13_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\);

-- Location: LCCOMB_X23_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout\);

-- Location: FF_X23_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~q\);

-- Location: LCCOMB_X23_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout\);

-- Location: FF_X23_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\);

-- Location: LCCOMB_X23_Y13_N22
\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X24_Y13_N30
\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X23_Y15_N13
\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \inst1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X18_Y15_N4
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\);

-- Location: LCCOMB_X21_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X23_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~8_combout\);

-- Location: LCCOMB_X23_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X21_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X22_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: LCCOMB_X22_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X22_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: LCCOMB_X19_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout\);

-- Location: LCCOMB_X19_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout\);

-- Location: FF_X19_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X18_Y15_N24
\inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: LCCOMB_X21_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: FF_X21_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X22_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X22_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: LCCOMB_X21_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: FF_X21_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X22_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X22_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: LCCOMB_X18_Y15_N28
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X19_Y15_N20
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X19_Y15_N2
\inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X19_Y15_N8
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1_combout\);

-- Location: FF_X19_Y15_N9
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X19_Y15_N28
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~3_combout\);

-- Location: FF_X19_Y15_N29
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X19_Y15_N30
\inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\);

-- Location: LCCOMB_X19_Y15_N22
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout\);

-- Location: FF_X19_Y15_N23
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X19_Y15_N6
\inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X19_Y15_N16
\inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\);

-- Location: LCCOMB_X19_Y15_N26
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|Add1~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout\);

-- Location: FF_X19_Y15_N27
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X19_Y15_N12
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\);

-- Location: LCCOMB_X18_Y15_N0
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\);

-- Location: FF_X18_Y15_N5
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X18_Y15_N6
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\);

-- Location: FF_X18_Y15_N7
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X18_Y15_N8
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\);

-- Location: LCCOMB_X18_Y15_N10
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\);

-- Location: LCCOMB_X18_Y15_N12
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\);

-- Location: LCCOMB_X18_Y15_N14
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\);

-- Location: LCCOMB_X18_Y15_N16
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\);

-- Location: LCCOMB_X18_Y15_N18
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\);

-- Location: LCCOMB_X18_Y15_N20
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\);

-- Location: LCCOMB_X18_Y15_N22
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\);

-- Location: FF_X18_Y15_N23
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X18_Y15_N21
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X18_Y15_N19
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X18_Y15_N17
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X18_Y15_N15
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X18_Y15_N13
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X18_Y15_N11
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X18_Y15_N9
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	sload => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X22_Y16_N4
\inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: FF_X21_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X22_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: FF_X22_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: LCCOMB_X21_Y15_N2
\inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X19_Y15_N10
\inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X22_Y16_N5
\inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \inst13|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X25_Y15_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\);

-- Location: LCCOMB_X23_Y16_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X23_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X23_Y16_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X23_Y16_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X23_Y16_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X22_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X22_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X23_Y16_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X23_Y16_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: FF_X23_Y16_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X23_Y16_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X23_Y16_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: LCCOMB_X19_Y13_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout\);

-- Location: LCCOMB_X19_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout\);

-- Location: FF_X19_Y13_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X25_Y15_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X23_Y16_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: FF_X23_Y16_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X23_Y16_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X23_Y16_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: LCCOMB_X25_Y15_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X25_Y15_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X23_Y16_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: FF_X23_Y16_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X23_Y16_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X23_Y16_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X25_Y15_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\);

-- Location: LCCOMB_X25_Y16_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X25_Y16_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X25_Y16_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X25_Y16_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X25_Y16_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X25_Y16_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X25_Y16_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X25_Y16_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X25_Y16_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X25_Y16_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X25_Y16_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~9\);

-- Location: LCCOMB_X25_Y16_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: FF_X25_Y16_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X25_Y16_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~9\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\);

-- Location: LCCOMB_X25_Y16_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\);

-- Location: FF_X25_Y16_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5));

-- Location: LCCOMB_X25_Y16_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(5),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y16_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\);

-- Location: LCCOMB_X25_Y16_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X25_Y16_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X25_Y16_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X25_Y15_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\);

-- Location: FF_X25_Y15_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X25_Y15_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\);

-- Location: FF_X25_Y15_N11
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X25_Y15_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\);

-- Location: LCCOMB_X25_Y15_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\);

-- Location: LCCOMB_X25_Y15_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\);

-- Location: LCCOMB_X25_Y15_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\);

-- Location: LCCOMB_X25_Y15_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\);

-- Location: LCCOMB_X25_Y15_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\);

-- Location: LCCOMB_X25_Y15_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\);

-- Location: LCCOMB_X25_Y15_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\);

-- Location: FF_X25_Y15_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X25_Y15_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X25_Y15_N23
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X25_Y15_N21
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X25_Y15_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X25_Y15_N17
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X25_Y15_N15
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X25_Y15_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	sload => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X23_Y16_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: FF_X23_Y16_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X23_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X23_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: LCCOMB_X24_Y15_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X24_Y15_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X24_Y15_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X21_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X22_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout\);

-- Location: FF_X22_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X23_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X23_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\);

-- Location: LCCOMB_X23_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16_combout\);

-- Location: LCCOMB_X23_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~16_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17_combout\);

-- Location: LCCOMB_X22_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10_combout\);

-- Location: LCCOMB_X22_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\);

-- Location: FF_X23_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X23_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19_combout\);

-- Location: FF_X23_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~q\);

-- Location: LCCOMB_X23_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout\);

-- Location: FF_X23_Y14_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~20_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\);

-- Location: LCCOMB_X24_Y13_N26
\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X24_Y13_N0
\inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X23_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout\);

-- Location: FF_X23_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~q\);

-- Location: LCCOMB_X23_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19_combout\);

-- Location: FF_X23_Y14_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\);

-- Location: LCCOMB_X24_Y13_N2
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\);

-- Location: LCCOMB_X23_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout\);

-- Location: FF_X23_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~q\);

-- Location: LCCOMB_X23_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout\);

-- Location: FF_X23_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~18_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\);

-- Location: LCCOMB_X23_Y13_N24
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\);

-- Location: LCCOMB_X25_Y13_N22
\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X25_Y13_N20
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: LCCOMB_X25_Y13_N2
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\);

-- Location: LCCOMB_X25_Y13_N14
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\);

-- Location: FF_X25_Y13_N15
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X25_Y13_N24
\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X25_Y13_N26
\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X25_Y13_N12
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X25_Y13_N13
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X25_Y13_N28
\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X25_Y13_N10
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X25_Y13_N11
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X25_Y13_N30
\inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\);

-- Location: LCCOMB_X25_Y13_N16
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\);

-- Location: FF_X25_Y13_N17
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X25_Y13_N18
\inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y13_N8
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X25_Y13_N9
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X25_Y13_N0
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\);

-- Location: FF_X24_Y13_N11
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X24_Y13_N12
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\);

-- Location: LCCOMB_X24_Y13_N14
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\);

-- Location: LCCOMB_X24_Y13_N16
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\);

-- Location: LCCOMB_X24_Y13_N18
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\);

-- Location: LCCOMB_X24_Y13_N20
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\);

-- Location: LCCOMB_X24_Y13_N22
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\);

-- Location: LCCOMB_X24_Y13_N24
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout\);

-- Location: FF_X24_Y13_N25
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X24_Y13_N23
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X24_Y13_N21
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X24_Y13_N19
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X24_Y13_N17
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X24_Y13_N15
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X24_Y13_N13
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X23_Y15_N7
\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \inst1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X23_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18_combout\);

-- Location: LCCOMB_X22_Y16_N30
\inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X22_Y16_N31
\inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \inst13|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X24_Y15_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X24_Y15_N17
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X23_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~18_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19_combout\);

-- Location: FF_X23_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X22_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X23_Y15_N0
\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X23_Y15_N1
\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \inst1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X23_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCCOMB_X22_Y16_N8
\inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X22_Y16_N9
\inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \inst13|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: FF_X24_Y15_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X23_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\);

-- Location: FF_X23_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X22_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X22_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17_combout\);

-- Location: FF_X23_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\);

-- Location: FF_X24_Y13_N7
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: FF_X24_Y13_N9
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X23_Y15_N3
\inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \inst1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: FF_X22_Y16_N19
\inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \inst13|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: FF_X24_Y15_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \inst2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X23_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout\);

-- Location: LCCOMB_X23_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout\);

-- Location: FF_X23_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X21_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\);

-- Location: FF_X22_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X21_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: FF_X21_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X19_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X19_Y13_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X19_Y13_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X22_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout\);

-- Location: LCCOMB_X22_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~1_combout\);

-- Location: FF_X22_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X22_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X21_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X22_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: FF_X22_Y15_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X21_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: FF_X21_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X22_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: FF_X22_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X21_Y15_N24
\inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X21_Y15_N25
\inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X23_Y13_N20
\inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]~q\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X23_Y13_N21
\inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X23_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\);

-- Location: LCCOMB_X24_Y15_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X24_Y15_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X23_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\);

-- Location: FF_X23_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X21_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X21_Y13_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: FF_X21_Y13_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: FF_X21_Y13_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X21_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X21_Y13_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X21_Y13_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X21_Y13_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X21_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X21_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X21_Y13_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X22_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\);

-- Location: LCCOMB_X23_Y13_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\);

-- Location: LCCOMB_X23_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X22_Y13_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X22_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X21_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: FF_X21_Y13_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X23_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X22_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X22_Y13_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X21_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X21_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X23_Y13_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X22_Y13_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X23_Y13_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: FF_X21_Y13_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X23_Y13_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X23_Y13_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X23_Y13_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X23_Y13_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X23_Y13_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: FF_X23_Y13_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X23_Y13_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X21_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X17_Y12_N6
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X17_Y12_N10
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\);

-- Location: LCCOMB_X17_Y12_N12
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\);

-- Location: LCCOMB_X18_Y12_N28
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X18_Y12_N26
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout\);

-- Location: FF_X17_Y12_N13
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	sclr => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X17_Y12_N14
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: FF_X17_Y12_N15
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X17_Y12_N20
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout\);

-- Location: LCCOMB_X17_Y12_N30
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~15_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\);

-- Location: FF_X17_Y12_N7
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X17_Y12_N8
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: FF_X17_Y12_N9
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: FF_X17_Y12_N11
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	sclr => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X17_Y12_N0
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X17_Y12_N16
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X17_Y12_N28
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X17_Y12_N26
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X17_Y12_N24
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X17_Y12_N22
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X17_Y12_N2
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X17_Y12_N4
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X18_Y12_N12
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X18_Y12_N6
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\);

-- Location: FF_X18_Y12_N13
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X18_Y12_N0
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: FF_X18_Y12_N1
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X18_Y12_N18
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X18_Y12_N19
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X17_Y12_N18
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X18_Y12_N16
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\);

-- Location: FF_X18_Y12_N17
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X19_Y15_N0
\inst13|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: IOIBUF_X34_Y12_N8
\CLocK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLocK,
	o => \CLocK~input_o\);

-- Location: IOIBUF_X25_Y0_N1
\On~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => \ww_On\,
	o => \On~input_o\);

-- Location: IOIBUF_X18_Y0_N15
\Dan~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Dan,
	o => \Dan~input_o\);

-- Location: LCCOMB_X31_Y12_N0
\inst33|inst~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst33|inst~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst33|inst~feeder_combout\);

-- Location: FF_X31_Y12_N1
\inst33|inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Dan~input_o\,
	d => \inst33|inst~feeder_combout\,
	clrn => \inst2|altsyncram_component|auto_generated|altsyncram1|ALT_INV_q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst33|inst~q\);

-- Location: LCCOMB_X31_Y12_N26
\inst33|inst12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst33|inst12~combout\ = LCELL((\CLocK~input_o\ & (\On~input_o\ & ((\inst33|inst~q\) # (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CLocK~input_o\,
	datab => \On~input_o\,
	datac => \inst33|inst~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(31),
	combout => \inst33|inst12~combout\);

-- Location: CLKCTRL_G3
\inst33|inst12~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst33|inst12~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst33|inst12~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y16_N12
\inst19|inst1|sub|90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|90~combout\ = \inst19|inst1|sub|87~q\ $ (\inst19|inst1|sub|9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst1|sub|87~q\,
	datad => \inst19|inst1|sub|9~q\,
	combout => \inst19|inst1|sub|90~combout\);

-- Location: LCCOMB_X21_Y16_N6
\inst19|inst1|sub|97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|97~combout\ = \inst19|inst1|sub|99~q\ $ (((\inst19|inst1|sub|87~q\ & \inst19|inst1|sub|9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst1|sub|87~q\,
	datab => \inst19|inst1|sub|99~q\,
	datad => \inst19|inst1|sub|9~q\,
	combout => \inst19|inst1|sub|97~combout\);

-- Location: LCCOMB_X21_Y16_N16
\inst19|inst1|sub|107\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|107~combout\ = \inst19|inst1|sub|110~q\ $ (((\inst19|inst1|sub|87~q\ & (\inst19|inst1|sub|99~q\ & \inst19|inst1|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst1|sub|87~q\,
	datab => \inst19|inst1|sub|99~q\,
	datac => \inst19|inst1|sub|110~q\,
	datad => \inst19|inst1|sub|9~q\,
	combout => \inst19|inst1|sub|107~combout\);

-- Location: M9K_X15_Y18_N0
\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000",
	mem_init1 => X"00000001000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000008000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00800000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom_Nextaddr.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom_nextadd:inst13|altsyncram:altsyncram_component|altsyncram_7nc1:auto_generated|altsyncram_a8e2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 10,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 10,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst13|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y15_N24
\inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X16_Y18_N2
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: LCCOMB_X19_Y15_N18
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\);

-- Location: FF_X16_Y18_N3
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X16_Y18_N4
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X16_Y18_N5
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X16_Y18_N6
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X16_Y18_N7
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X16_Y18_N8
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X16_Y18_N9
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X16_Y18_N26
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X16_Y18_N27
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X16_Y18_N20
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X16_Y18_N21
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X16_Y18_N22
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datac => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X16_Y18_N23
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X16_Y18_N0
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datab => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X16_Y18_N1
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X16_Y17_N20
\inst19|inst3|sub|92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|92~1_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \inst19|inst3|sub|92~1_combout\);

-- Location: LCCOMB_X25_Y15_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: M9K_X27_Y17_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002080C900000000000000000000",
	mem_init1 => X"00000000002140C90000000000000000000000000000000000000000000000000000000000000000000010C90000000000000000000000000000000010C80000000000000000000000000000000010C90000000000000000000000000000000000000000000000000000000000000000000010C90000000000000000000000000000000000000000000000000000000000000000000010C90000000000000000000000000000000000000000000000000000000000000000000004030000000000000000000000000000000000000000000000000000000000000000000008050000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000010C90000000000000000000000000000000000000000000000000000000000000000000011C90000000000000011C80000000000000000000000000000000000000000000000000000010000000000000000000000000000000010C80000000000000000000000000000000010C90000000000000000000000000000000010C80000000000000000000000000000000010C90000000000000000000000000000432410C80000000000000000000000000000432410C80000000000000000000000000000432010C90000000000000000000000000000432010C8000000000000000000000000000000000000000000000000000000000000008640219000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst2|altsyncram:altsyncram_component|altsyncram_rmb1:auto_generated|altsyncram_pad2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: M9K_X27_Y18_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080402015F00000000000000000000",
	mem_init1 => X"000000080402015F00000000000000000000000000000000000000000000000000000000000000000402017600000000000000000000000000000402013500000000000000000000000000000402015000000000000000000000000000000000000000000000000000000000000000000402017E00000000000000000000000000000000000000000000000000000000000000000402017B0000000000000000000000000000000000000000000000000000000000000000040201600000000000000000000000000000000000000000000000000000000000000000040201600000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"040201660000000000000000000000000000000000000000000000000000000000000000040201690000000000040201690000000000000201600000000000000000000000000000000001E000000000000000000000000000000402013A00000000000000000000000000000402015F00000000000000000000000000000402013A00000000000000000000000000000402015F0000000000000000000000201008057E013A0000000000000000000000201008057E015F0000000000000000000000001008057E015F0000000000000000000000001008057E015F000000000000000000000000000000000000000000000000000000000020100B4C027500",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst2|altsyncram:altsyncram_component|altsyncram_rmb1:auto_generated|altsyncram_pad2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 23,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y18_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(31),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: LCCOMB_X25_Y16_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\);

-- Location: FF_X26_Y18_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31));

-- Location: LCCOMB_X26_Y18_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(31),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(30),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X26_Y18_N11
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30));

-- Location: LCCOMB_X26_Y18_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(30),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(29),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X26_Y18_N29
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29));

-- Location: LCCOMB_X26_Y18_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(28),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(29),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X26_Y18_N15
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28));

-- Location: LCCOMB_X26_Y18_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(28),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(27),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X26_Y18_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27));

-- Location: LCCOMB_X26_Y18_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(27),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(26),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X26_Y18_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26));

-- Location: LCCOMB_X26_Y18_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(26),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(25),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X26_Y18_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25));

-- Location: LCCOMB_X26_Y18_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(25),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(24),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X26_Y18_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24));

-- Location: LCCOMB_X26_Y18_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(23),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(24),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X26_Y18_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23));

-- Location: LCCOMB_X26_Y18_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(22),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(23),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X26_Y18_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22));

-- Location: LCCOMB_X26_Y18_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(22),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(21),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X26_Y18_N21
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21));

-- Location: LCCOMB_X26_Y18_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(21),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(20),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X26_Y18_N31
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20));

-- Location: LCCOMB_X26_Y18_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(20),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(19),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X26_Y18_N17
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19));

-- Location: LCCOMB_X26_Y18_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(19),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(18),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X26_Y18_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18));

-- Location: LCCOMB_X26_Y18_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(17),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(18),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X26_Y18_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17));

-- Location: LCCOMB_X26_Y18_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(17),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(16),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\);

-- Location: FF_X26_Y18_N23
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16));

-- Location: LCCOMB_X26_Y15_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(16),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\);

-- Location: FF_X26_Y15_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X26_Y15_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\);

-- Location: FF_X26_Y15_N29
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: M9K_X27_Y15_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000",
	mem_init1 => X"00000000004000000000000000000000000000000000000000000000000000000000000000000000000020400000000000000000000000000000000020400000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000020400000000000000000000000000000000000000000000000000000000000000000000020400000000000000000000000000000000000000000000000000000000000000000000020400000000000000000000000000000000000000000000000000000000000000000000020400000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000020400000000000000000000000000000000000000000000000000000000000000000000020400000000000000008A0000000000000000000000000000000000000000000000000000040000000000000000000000000000000000840000000000000000000000000000000000800000000000000000000000000000000002040000000000000000000000000000000001000000000000000000000000000000000000240000000000000000000000000000000000280000000000000000000000000000084000200000000000000000000000000000084000280000000000000000000000000000000000000000000000000000000000000004110044000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst2|altsyncram:altsyncram_component|altsyncram_rmb1:auto_generated|altsyncram_pad2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\);

-- Location: FF_X26_Y15_N31
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X26_Y15_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\);

-- Location: FF_X26_Y15_N25
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X26_Y15_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\);

-- Location: FF_X26_Y15_N11
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X26_Y15_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\);

-- Location: FF_X26_Y15_N21
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X26_Y15_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\);

-- Location: FF_X26_Y15_N15
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X26_Y15_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\);

-- Location: FF_X26_Y15_N17
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X26_Y15_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\);

-- Location: FF_X26_Y15_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X26_Y15_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\);

-- Location: FF_X26_Y15_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X26_Y15_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\);

-- Location: FF_X26_Y15_N23
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: M9K_X27_Y16_N0
\inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004020100000000000000000000",
	mem_init1 => X"00000000100402010000000000000000000000000000000000000000000000000000000000000000000802010000000000000000000000000000000802010000000000000000000000000000000802010000000000000000000000000000000000000000000000000000000000000000000802010000000000000000000000000000000000000000000000000000000000000000000802010000000000000000000000000000000000000000000000000000000000000000000802010000000000000000000000000000000000000000000000000000000000000000000802010000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00080201000000000000000000000000000000000000000000000000000000000000000000080201000000000000080201000000000000000401000000000000000000000000000000000004000000000000000000000000000000080201000000000000000000000000000000080201000000000000000000000000000000080201000000000000000000000000000000080201000000000000000000000000401048040201000000000000000000000000401048040201000000000000000000000000002008042201000000000000000000000000002008042201000000000000000000000000000000000000000000000000000000000000601008440201",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom:inst2|altsyncram:altsyncram_component|altsyncram_rmb1:auto_generated|altsyncram_pad2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\);

-- Location: FF_X26_Y15_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X26_Y15_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\);

-- Location: FF_X26_Y15_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X26_Y15_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\);

-- Location: FF_X26_Y15_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X26_Y15_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\);

-- Location: FF_X26_Y15_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X26_Y15_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X26_Y15_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X24_Y13_N28
\inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X26_Y16_N8
inst10 : cycloneive_lcell_comb
-- Equation(s):
-- \inst10~combout\ = \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(3) $ (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \inst10~combout\);

-- Location: LCCOMB_X31_Y12_N22
\alu_mul_div|inst\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst~combout\ = LCELL((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(29) & \inst33|inst12~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(29),
	datac => \inst33|inst12~combout\,
	combout => \alu_mul_div|inst~combout\);

-- Location: CLKCTRL_G1
\alu_mul_div|inst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \alu_mul_div|inst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \alu_mul_div|inst~clkctrl_outclk\);

-- Location: LCCOMB_X28_Y13_N8
\inst22|16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst22|16~0_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \inst22|16~0_combout\);

-- Location: LCCOMB_X28_Y13_N18
\inst22|17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst22|17~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \inst22|17~0_combout\);

-- Location: LCCOMB_X31_Y12_N4
inst5 : cycloneive_lcell_comb
-- Equation(s):
-- \inst5~combout\ = LCELL((\inst33|inst12~combout\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst33|inst12~combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \inst5~combout\);

-- Location: CLKCTRL_G7
\inst5~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst5~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst5~clkctrl_outclk\);

-- Location: IOIBUF_X16_Y0_N8
\CLRN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLRN,
	o => \CLRN~input_o\);

-- Location: FF_X16_Y14_N17
\R0|inst|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|19~q\);

-- Location: LCCOMB_X31_Y12_N10
inst11 : cycloneive_lcell_comb
-- Equation(s):
-- \inst11~combout\ = LCELL((\inst33|inst12~combout\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst33|inst12~combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \inst11~combout\);

-- Location: CLKCTRL_G6
\inst11~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst11~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst11~clkctrl_outclk\);

-- Location: FF_X26_Y13_N17
\MARReg|inst|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst|inst2~combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|19~q\);

-- Location: LCCOMB_X31_Y12_N8
\alu_mul_div|inst12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst12~combout\ = LCELL((\inst33|inst12~combout\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst33|inst12~combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(28),
	combout => \alu_mul_div|inst12~combout\);

-- Location: CLKCTRL_G5
\alu_mul_div|inst12~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \alu_mul_div|inst12~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \alu_mul_div|inst12~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y12_N24
inst6 : cycloneive_lcell_comb
-- Equation(s):
-- \inst6~combout\ = LCELL((\inst33|inst12~combout\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst33|inst12~combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \inst6~combout\);

-- Location: CLKCTRL_G8
\inst6~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst6~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst6~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y12_N14
inst7 : cycloneive_lcell_comb
-- Equation(s):
-- \inst7~combout\ = LCELL((\inst33|inst12~combout\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst33|inst12~combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \inst7~combout\);

-- Location: CLKCTRL_G0
\inst7~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst7~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst7~clkctrl_outclk\);

-- Location: LCCOMB_X26_Y13_N26
\PCReg|inst|17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst|17~feeder_combout\ = \alu_mul_div|inst9|inst13|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst13|inst2~1_combout\,
	combout => \PCReg|inst|17~feeder_combout\);

-- Location: FF_X26_Y13_N27
\PCReg|inst|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst|17~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|17~q\);

-- Location: LCCOMB_X18_Y13_N8
\R1|inst|17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|inst|17~feeder_combout\ = \alu_mul_div|inst9|inst13|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst13|inst2~1_combout\,
	combout => \R1|inst|17~feeder_combout\);

-- Location: FF_X18_Y13_N9
\R1|inst|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \R1|inst|17~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|17~q\);

-- Location: LCCOMB_X19_Y12_N28
\muxB|inst2|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst2|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\PCReg|inst|17~q\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ((\R1|inst|17~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \PCReg|inst|17~q\,
	datad => \R1|inst|17~q\,
	combout => \muxB|inst2|inst3~combout\);

-- Location: FF_X19_Y12_N29
\alu_mul_div|RB|inst|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst2|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|17~q\);

-- Location: LCCOMB_X26_Y13_N4
\MARReg|inst|17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MARReg|inst|17~feeder_combout\ = \alu_mul_div|inst9|inst13|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst13|inst2~1_combout\,
	combout => \MARReg|inst|17~feeder_combout\);

-- Location: FF_X26_Y13_N5
\MARReg|inst|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	d => \MARReg|inst|17~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|17~q\);

-- Location: FF_X19_Y12_N5
\R1|inst|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst14|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|16~q\);

-- Location: LCCOMB_X26_Y13_N24
\PCReg|inst|16~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst|16~feeder_combout\ = \alu_mul_div|inst9|inst14|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst14|inst2~1_combout\,
	combout => \PCReg|inst|16~feeder_combout\);

-- Location: FF_X26_Y13_N25
\PCReg|inst|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst|16~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|16~q\);

-- Location: LCCOMB_X19_Y12_N26
\muxB|inst3|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst3|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ((\PCReg|inst|16~q\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) 
-- & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\R1|inst|16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \R1|inst|16~q\,
	datad => \PCReg|inst|16~q\,
	combout => \muxB|inst3|inst3~combout\);

-- Location: FF_X19_Y12_N27
\alu_mul_div|RB|inst|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst3|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|16~q\);

-- Location: LCCOMB_X26_Y13_N12
\PCReg|inst|18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst|18~feeder_combout\ = \alu_mul_div|inst9|inst3|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst3|inst2~1_combout\,
	combout => \PCReg|inst|18~feeder_combout\);

-- Location: FF_X26_Y13_N13
\PCReg|inst|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst|18~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|18~q\);

-- Location: LCCOMB_X18_Y14_N6
\R1|inst|18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|inst|18~feeder_combout\ = \alu_mul_div|inst9|inst3|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst3|inst2~1_combout\,
	combout => \R1|inst|18~feeder_combout\);

-- Location: FF_X18_Y14_N7
\R1|inst|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \R1|inst|18~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|18~q\);

-- Location: LCCOMB_X18_Y14_N8
\muxB|inst1|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst1|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (\PCReg|inst|18~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & \R1|inst|18~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \PCReg|inst|18~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \R1|inst|18~q\,
	combout => \muxB|inst1|inst3~combout\);

-- Location: FF_X18_Y14_N9
\alu_mul_div|RB|inst|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst1|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|18~q\);

-- Location: FF_X26_Y13_N21
\PCReg|inst|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst|inst2~combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|19~q\);

-- Location: LCCOMB_X19_Y12_N2
\R1|inst|19~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|inst|19~feeder_combout\ = \alu_mul_div|inst9|inst|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst|inst2~combout\,
	combout => \R1|inst|19~feeder_combout\);

-- Location: FF_X19_Y12_N3
\R1|inst|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \R1|inst|19~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|19~q\);

-- Location: LCCOMB_X19_Y12_N16
\muxB|inst|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\PCReg|inst|19~q\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ((\R1|inst|19~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \PCReg|inst|19~q\,
	datad => \R1|inst|19~q\,
	combout => \muxB|inst|inst3~combout\);

-- Location: FF_X19_Y12_N17
\alu_mul_div|RB|inst|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|19~q\);

-- Location: LCCOMB_X13_Y15_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout\ = (\alu_mul_div|RB|inst|18~q\ & (!\alu_mul_div|RB|inst|19~q\ & VCC)) # (!\alu_mul_div|RB|inst|18~q\ & (\alu_mul_div|RB|inst|19~q\ $ (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~1\ = CARRY((!\alu_mul_div|RB|inst|18~q\ & !\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|18~q\,
	datab => \alu_mul_div|RB|inst|19~q\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X13_Y15_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\ = (\alu_mul_div|RB|inst|17~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~1\) # (GND))) # (!\alu_mul_div|RB|inst|17~q\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~1\))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~3\ = CARRY((\alu_mul_div|RB|inst|17~q\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|17~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X13_Y15_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\ = (\alu_mul_div|RB|inst|16~q\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~3\ & VCC)) # (!\alu_mul_div|RB|inst|16~q\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~3\ $ (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~5\ = CARRY((!\alu_mul_div|RB|inst|16~q\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|16~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X13_Y15_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ = (\alu_mul_div|RB|inst|12~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|RB|inst|16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|16~q\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~4_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\);

-- Location: LCCOMB_X13_Y15_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ = (\alu_mul_div|RB|inst|12~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|RB|inst|17~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|17~q\,
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\);

-- Location: LCCOMB_X26_Y13_N0
\MARReg|inst|15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MARReg|inst|15~feeder_combout\ = \alu_mul_div|inst9|inst15|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst15|inst2~1_combout\,
	combout => \MARReg|inst|15~feeder_combout\);

-- Location: FF_X26_Y13_N1
\MARReg|inst|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	d => \MARReg|inst|15~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|15~q\);

-- Location: FF_X26_Y13_N11
\MARReg|inst|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst4|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|14~q\);

-- Location: FF_X26_Y13_N29
\MARReg|inst|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst16|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|13~q\);

-- Location: LCCOMB_X26_Y13_N22
\MARReg|inst|12~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MARReg|inst|12~feeder_combout\ = \alu_mul_div|inst9|inst17|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst17|inst2~1_combout\,
	combout => \MARReg|inst|12~feeder_combout\);

-- Location: FF_X26_Y13_N23
\MARReg|inst|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	d => \MARReg|inst|12~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|12~q\);

-- Location: LCCOMB_X13_Y15_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\ = (\alu_mul_div|RB|inst|13~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~9\) # (GND))) # (!\alu_mul_div|RB|inst|13~q\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~9\))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~11\ = CARRY((\alu_mul_div|RB|inst|13~q\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|13~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~11\);

-- Location: LCCOMB_X13_Y15_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\ = \alu_mul_div|RB|inst|12~q\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RB|inst|12~q\,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\);

-- Location: LCCOMB_X13_Y15_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ = (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & ((!\alu_mul_div|RB|inst|12~q\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\);

-- Location: LCCOMB_X13_Y15_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\ = (\alu_mul_div|RB|inst|15~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~5\) # (GND))) # (!\alu_mul_div|RB|inst|15~q\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~5\))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~7\ = CARRY((\alu_mul_div|RB|inst|15~q\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|15~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X13_Y15_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ = (\alu_mul_div|RB|inst|12~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|RB|inst|15~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \alu_mul_div|RB|inst|15~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~6_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\);

-- Location: LCCOMB_X14_Y14_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ = (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\);

-- Location: LCCOMB_X13_Y15_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ = (\alu_mul_div|RB|inst|12~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout\))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|RB|inst|18~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|18~q\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~0_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\);

-- Location: FF_X26_Y13_N15
\PCReg|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst19|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|19~q\);

-- Location: FF_X18_Y14_N1
\R1|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst19|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|19~q\);

-- Location: LCCOMB_X18_Y14_N2
\muxB|inst19|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst19|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \R1|inst1|19~q\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) 
-- & (\PCReg|inst1|19~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \PCReg|inst1|19~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \R1|inst1|19~q\,
	combout => \muxB|inst19|inst3~combout\);

-- Location: FF_X18_Y14_N3
\alu_mul_div|RB|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst19|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|19~q\);

-- Location: LCCOMB_X25_Y13_N4
\inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]~q\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X28_Y13_N12
\inst22|19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst22|19~0_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	combout => \inst22|19~0_combout\);

-- Location: FF_X17_Y13_N15
\IRReg|inst|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|19~q\);

-- Location: FF_X18_Y13_N5
\R0|inst|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst3|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|18~q\);

-- Location: LCCOMB_X17_Y13_N14
\muxA|inst3|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst3|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|19~q\) # ((\inst22|16~0_combout\ & \R0|inst|18~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst|18~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \IRReg|inst|19~q\,
	datad => \R0|inst|18~q\,
	combout => \muxA|inst3|inst2~0_combout\);

-- Location: LCCOMB_X21_Y17_N0
\alu_mul_div|inst7|35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|35~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\alu_mul_div|inst7|38~q\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst7|39~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|inst7|38~q\,
	datad => \alu_mul_div|inst7|39~q\,
	combout => \alu_mul_div|inst7|35~0_combout\);

-- Location: LCCOMB_X13_Y11_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ $ (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ = CARRY((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\);

-- Location: LCCOMB_X14_Y12_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\ = (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\);

-- Location: LCCOMB_X13_Y11_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\ = (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\);

-- Location: LCCOMB_X13_Y11_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34) = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34));

-- Location: LCCOMB_X13_Y11_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~37_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34),
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~37_combout\);

-- Location: LCCOMB_X16_Y14_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & \alu_mul_div|RB|inst|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datac => \alu_mul_div|RB|inst|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\);

-- Location: LCCOMB_X13_Y11_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\);

-- Location: LCCOMB_X14_Y11_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\);

-- Location: LCCOMB_X14_Y12_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\ = (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|RB|inst|12~q\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\))) # (!\alu_mul_div|RB|inst|12~q\ & (!\alu_mul_div|RB|inst|17~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|17~q\,
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~2_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\);

-- Location: LCCOMB_X14_Y12_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17) = (((\alu_mul_div|RB|inst|19~q\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17));

-- Location: LCCOMB_X17_Y14_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~38_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~36\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34))))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~36\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34) $ (VCC))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~39\ = CARRY((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~36\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(34),
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~36\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~38_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~39\);

-- Location: LCCOMB_X17_Y14_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~41_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~39\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17) $ 
-- ((!\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~39\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17) $ (\alu_mul_div|RA|inst1|12~q\)) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~42\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17) $ (!\alu_mul_div|RA|inst1|12~q\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~39\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~41_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~42\);

-- Location: LCCOMB_X16_Y14_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~40_combout\ = (!\alu_mul_div|RB|inst|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17) $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(17),
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~40_combout\);

-- Location: FF_X18_Y14_N25
\R1|inst1|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst6|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|14~q\);

-- Location: LCCOMB_X19_Y14_N28
\PCReg|inst1|14~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst1|14~feeder_combout\ = \alu_mul_div|inst9|inst6|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst6|inst2~combout\,
	combout => \PCReg|inst1|14~feeder_combout\);

-- Location: FF_X19_Y14_N29
\PCReg|inst1|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst1|14~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|14~q\);

-- Location: LCCOMB_X18_Y14_N26
\muxB|inst10|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst10|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\R1|inst1|14~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \PCReg|inst1|14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \R1|inst1|14~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \PCReg|inst1|14~q\,
	combout => \muxB|inst10|inst3~combout\);

-- Location: FF_X18_Y14_N27
\alu_mul_div|RB|inst1|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst10|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|14~q\);

-- Location: LCCOMB_X18_Y16_N10
\alu_mul_div|ALU_4|44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|44~0_combout\ = (\alu_mul_div|RA|inst1|14~q\) # ((\alu_mul_div|RB|inst1|14~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst1|14~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datab => \alu_mul_div|RA|inst1|14~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \alu_mul_div|RB|inst1|14~q\,
	combout => \alu_mul_div|ALU_4|44~0_combout\);

-- Location: LCCOMB_X18_Y16_N16
\alu_mul_div|ALU_4|47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|47~0_combout\ = (\alu_mul_div|RA|inst1|14~q\ & ((\alu_mul_div|RB|inst1|14~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst1|14~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst1|14~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \alu_mul_div|RA|inst1|14~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \alu_mul_div|ALU_4|47~0_combout\);

-- Location: LCCOMB_X19_Y14_N0
\PCReg|inst1|16~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst1|16~feeder_combout\ = \alu_mul_div|inst9|inst21|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst21|inst2~combout\,
	combout => \PCReg|inst1|16~feeder_combout\);

-- Location: FF_X19_Y14_N1
\PCReg|inst1|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst1|16~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|16~q\);

-- Location: FF_X18_Y14_N21
\R1|inst1|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst21|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|16~q\);

-- Location: LCCOMB_X18_Y14_N30
\muxB|inst9|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst9|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \R1|inst1|16~q\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- (\PCReg|inst1|16~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \PCReg|inst1|16~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \R1|inst1|16~q\,
	combout => \muxB|inst9|inst3~combout\);

-- Location: FF_X18_Y14_N31
\alu_mul_div|RB|inst1|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst9|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|16~q\);

-- Location: LCCOMB_X17_Y16_N16
\alu_mul_div|ALU_3|52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|52~0_combout\ = (\alu_mul_div|RA|inst1|16~q\ & ((\alu_mul_div|RB|inst1|16~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) # (!\alu_mul_div|RB|inst1|16~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst1|16~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \alu_mul_div|RA|inst1|16~q\,
	combout => \alu_mul_div|ALU_3|52~0_combout\);

-- Location: LCCOMB_X17_Y16_N14
\alu_mul_div|ALU_3|51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|51~0_combout\ = (\alu_mul_div|RA|inst1|16~q\) # ((\alu_mul_div|RB|inst1|16~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst1|16~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst1|16~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \alu_mul_div|RA|inst1|16~q\,
	combout => \alu_mul_div|ALU_3|51~0_combout\);

-- Location: FF_X18_Y14_N15
\R1|inst1|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst18|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|17~q\);

-- Location: LCCOMB_X19_Y14_N26
\PCReg|inst1|17~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst1|17~feeder_combout\ = \alu_mul_div|inst9|inst18|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst18|inst2~combout\,
	combout => \PCReg|inst1|17~feeder_combout\);

-- Location: FF_X19_Y14_N27
\PCReg|inst1|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst1|17~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|17~q\);

-- Location: LCCOMB_X18_Y14_N16
\muxB|inst8|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst8|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\R1|inst1|17~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \PCReg|inst1|17~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \R1|inst1|17~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \PCReg|inst1|17~q\,
	combout => \muxB|inst8|inst3~combout\);

-- Location: FF_X18_Y14_N17
\alu_mul_div|RB|inst1|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst8|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|17~q\);

-- Location: LCCOMB_X17_Y16_N26
\alu_mul_div|ALU_3|45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|45~0_combout\ = (\alu_mul_div|RA|inst1|17~q\) # ((\alu_mul_div|RB|inst1|17~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst1|17~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|17~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \alu_mul_div|RB|inst1|17~q\,
	combout => \alu_mul_div|ALU_3|45~0_combout\);

-- Location: LCCOMB_X18_Y17_N28
\alu_mul_div|ALU_3|46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|46~0_combout\ = (\alu_mul_div|RA|inst1|19~q\ & ((\alu_mul_div|RB|inst1|19~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst1|19~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst1|19~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \alu_mul_div|RA|inst1|19~q\,
	combout => \alu_mul_div|ALU_3|46~0_combout\);

-- Location: M9K_X27_Y14_N0
\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000080C00030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D010001A0531808C00D020049C2E869B2962A049A08E2600C04C6012",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:inst1|altsyncram:altsyncram_component|altsyncram_p5v3:auto_generated|altsyncram_cos2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	portare => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	portbwe => \inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst10~combout\,
	portadatain => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y14_N18
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(15),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: LCCOMB_X25_Y13_N6
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\);

-- Location: FF_X26_Y14_N19
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: LCCOMB_X26_Y14_N8
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(14),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X26_Y14_N9
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: LCCOMB_X26_Y14_N6
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(13),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X26_Y14_N7
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: LCCOMB_X26_Y14_N28
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(12),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X26_Y14_N29
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: LCCOMB_X26_Y14_N10
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X26_Y14_N11
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X26_Y14_N2
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X26_Y14_N3
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X26_Y14_N24
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X26_Y14_N25
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: M9K_X27_Y13_N0
\inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000086400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000003C00000003C1E0F070381C0E068341A0D00030000C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:inst1|altsyncram:altsyncram_component|altsyncram_p5v3:auto_generated|altsyncram_cos2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	portare => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	portbwe => \inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \inst10~combout\,
	portadatain => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y14_N22
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X26_Y14_N23
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X26_Y14_N12
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X26_Y14_N13
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X26_Y14_N0
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X26_Y14_N1
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X26_Y14_N26
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\);

-- Location: FF_X26_Y14_N27
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X26_Y14_N4
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\);

-- Location: FF_X26_Y14_N5
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X26_Y14_N14
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\);

-- Location: FF_X26_Y14_N15
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X26_Y14_N30
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X26_Y14_N31
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X26_Y14_N20
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X26_Y14_N21
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: FF_X17_Y13_N31
\IRReg|inst|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|14~q\);

-- Location: FF_X17_Y13_N17
\R0|inst|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst16|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|13~q\);

-- Location: LCCOMB_X17_Y13_N30
\muxA|inst16|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst16|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|14~q\) # ((\inst22|16~0_combout\ & \R0|inst|13~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst|13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \IRReg|inst|14~q\,
	datad => \R0|inst|13~q\,
	combout => \muxA|inst16|inst2~0_combout\);

-- Location: LCCOMB_X16_Y13_N28
\muxA|inst16|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst16|inst2~1_combout\ = (\muxA|inst16|inst2~0_combout\) # ((\inst22|17~0_combout\ & \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|17~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \muxA|inst16|inst2~0_combout\,
	combout => \muxA|inst16|inst2~1_combout\);

-- Location: FF_X16_Y13_N29
\alu_mul_div|RA|inst|13~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst16|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|13~_Duplicate_1_q\);

-- Location: LCCOMB_X14_Y17_N10
\alu_mul_div|ALU_2|48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|48~0_combout\ = (\alu_mul_div|RA|inst|13~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|13~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst|13~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \alu_mul_div|RA|inst|13~_Duplicate_1_q\,
	datad => \alu_mul_div|RB|inst|13~q\,
	combout => \alu_mul_div|ALU_2|48~0_combout\);

-- Location: LCCOMB_X14_Y17_N20
\alu_mul_div|ALU_2|45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|45~0_combout\ = (\alu_mul_div|RA|inst|13~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|13~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst|13~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \alu_mul_div|RA|inst|13~_Duplicate_1_q\,
	datad => \alu_mul_div|RB|inst|13~q\,
	combout => \alu_mul_div|ALU_2|45~0_combout\);

-- Location: FF_X17_Y13_N3
\IRReg|inst|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|15~q\);

-- Location: FF_X17_Y13_N21
\R0|inst|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst4|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|14~q\);

-- Location: LCCOMB_X17_Y13_N2
\muxA|inst4|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst4|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|15~q\) # ((\inst22|16~0_combout\ & \R0|inst|14~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst|14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \IRReg|inst|15~q\,
	datad => \R0|inst|14~q\,
	combout => \muxA|inst4|inst2~0_combout\);

-- Location: LCCOMB_X16_Y13_N22
\muxA|inst4|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst4|inst2~1_combout\ = (\muxA|inst4|inst2~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & \inst22|17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \inst22|17~0_combout\,
	datad => \muxA|inst4|inst2~0_combout\,
	combout => \muxA|inst4|inst2~1_combout\);

-- Location: FF_X16_Y13_N23
\alu_mul_div|RA|inst|14~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst4|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|14~_Duplicate_1_q\);

-- Location: LCCOMB_X14_Y17_N12
\alu_mul_div|ALU_2|44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|44~0_combout\ = (\alu_mul_div|RA|inst|14~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|14~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst|14~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datab => \alu_mul_div|RB|inst|14~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \alu_mul_div|RA|inst|14~_Duplicate_1_q\,
	combout => \alu_mul_div|ALU_2|44~0_combout\);

-- Location: LCCOMB_X14_Y17_N18
\alu_mul_div|ALU_2|47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|47~0_combout\ = (\alu_mul_div|RA|inst|14~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|14~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst|14~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datab => \alu_mul_div|RB|inst|14~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \alu_mul_div|RA|inst|14~_Duplicate_1_q\,
	combout => \alu_mul_div|ALU_2|47~0_combout\);

-- Location: LCCOMB_X14_Y17_N4
\alu_mul_div|ALU_2|43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|43~0_combout\ = (\alu_mul_div|RA|inst|15~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|15~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst|15~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datab => \alu_mul_div|RB|inst|15~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \alu_mul_div|RA|inst|15~_Duplicate_1_q\,
	combout => \alu_mul_div|ALU_2|43~0_combout\);

-- Location: FF_X17_Y13_N19
\IRReg|inst|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|17~q\);

-- Location: FF_X18_Y13_N17
\R0|inst|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst14|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|16~q\);

-- Location: LCCOMB_X17_Y13_N18
\muxA|inst14|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst14|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|17~q\) # ((\inst22|16~0_combout\ & \R0|inst|16~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst|16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \IRReg|inst|17~q\,
	datad => \R0|inst|16~q\,
	combout => \muxA|inst14|inst2~0_combout\);

-- Location: LCCOMB_X16_Y16_N8
\muxA|inst14|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst14|inst2~1_combout\ = (\muxA|inst14|inst2~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & \inst22|17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxA|inst14|inst2~0_combout\,
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datac => \inst22|17~0_combout\,
	combout => \muxA|inst14|inst2~1_combout\);

-- Location: FF_X16_Y16_N9
\alu_mul_div|RA|inst|16~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst14|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|16~_Duplicate_1_q\);

-- Location: LCCOMB_X14_Y17_N30
\alu_mul_div|ALU_1|51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|51~0_combout\ = (\alu_mul_div|RA|inst|16~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|16~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst|16~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|16~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \alu_mul_div|RA|inst|16~_Duplicate_1_q\,
	combout => \alu_mul_div|ALU_1|51~0_combout\);

-- Location: LCCOMB_X14_Y17_N16
\alu_mul_div|ALU_1|52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|52~0_combout\ = (\alu_mul_div|RA|inst|16~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|16~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst|16~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \alu_mul_div|RB|inst|16~q\,
	datad => \alu_mul_div|RA|inst|16~_Duplicate_1_q\,
	combout => \alu_mul_div|ALU_1|52~0_combout\);

-- Location: FF_X16_Y13_N9
\alu_mul_div|RA|inst|18~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst3|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|18~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y17_N16
\alu_mul_div|ALU_1|47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|47~0_combout\ = (\alu_mul_div|RA|inst|18~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|18~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst|18~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|18~_Duplicate_1_q\,
	datab => \alu_mul_div|RB|inst|18~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \alu_mul_div|ALU_1|47~0_combout\);

-- Location: FF_X17_Y17_N27
\alu_mul_div|RA|inst|19~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|19~_Duplicate_1_q\);

-- Location: LCCOMB_X18_Y16_N30
\alu_mul_div|ALU_1|43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|43~0_combout\ = (\alu_mul_div|RA|inst|19~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|19~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst|19~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|19~_Duplicate_1_q\,
	datab => \alu_mul_div|RB|inst|19~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	combout => \alu_mul_div|ALU_1|43~0_combout\);

-- Location: LCCOMB_X18_Y16_N4
\alu_mul_div|ALU_1|46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|46~0_combout\ = (\alu_mul_div|RA|inst|19~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|19~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) # (!\alu_mul_div|RB|inst|19~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|19~_Duplicate_1_q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \alu_mul_div|RB|inst|19~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \alu_mul_div|ALU_1|46~0_combout\);

-- Location: LCCOMB_X22_Y17_N26
\alu_mul_div|ALU_1|74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|74~0_combout\ = ((!\alu_mul_div|ALU_1|46~0_combout\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(22))) # (!\alu_mul_div|ALU_1|43~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|43~0_combout\,
	datab => \alu_mul_div|ALU_1|46~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \alu_mul_div|ALU_1|74~0_combout\);

-- Location: LCCOMB_X22_Y17_N6
\alu_mul_div|ALU_1|44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|44~0_combout\ = (\alu_mul_div|RA|inst|18~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|18~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst|18~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|18~_Duplicate_1_q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \alu_mul_div|RB|inst|18~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \alu_mul_div|ALU_1|44~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\alu_mul_div|inst4|31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|31~0_combout\ = (\alu_mul_div|ALU_1|44~0_combout\ & ((\alu_mul_div|ALU_1|47~0_combout\) # (!\alu_mul_div|ALU_1|74~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|ALU_1|47~0_combout\,
	datac => \alu_mul_div|ALU_1|74~0_combout\,
	datad => \alu_mul_div|ALU_1|44~0_combout\,
	combout => \alu_mul_div|inst4|31~0_combout\);

-- Location: LCCOMB_X22_Y17_N2
\alu_mul_div|ALU_1|45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|45~0_combout\ = (\alu_mul_div|RA|inst|17~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|17~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst|17~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|17~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \alu_mul_div|RA|inst|17~_Duplicate_1_q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \alu_mul_div|ALU_1|45~0_combout\);

-- Location: LCCOMB_X22_Y17_N30
\alu_mul_div|inst4|31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|31~1_combout\ = (\alu_mul_div|ALU_1|45~0_combout\ & ((\alu_mul_div|ALU_1|48~0_combout\) # (\alu_mul_div|inst4|31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|ALU_1|48~0_combout\,
	datac => \alu_mul_div|inst4|31~0_combout\,
	datad => \alu_mul_div|ALU_1|45~0_combout\,
	combout => \alu_mul_div|inst4|31~1_combout\);

-- Location: LCCOMB_X14_Y17_N2
\alu_mul_div|inst4|31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|31~2_combout\ = (\alu_mul_div|ALU_1|51~0_combout\ & ((\alu_mul_div|ALU_1|52~0_combout\) # (\alu_mul_div|inst4|31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|51~0_combout\,
	datab => \alu_mul_div|ALU_1|52~0_combout\,
	datac => \alu_mul_div|inst4|31~1_combout\,
	combout => \alu_mul_div|inst4|31~2_combout\);

-- Location: LCCOMB_X14_Y17_N24
\alu_mul_div|ALU_2|74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|74~0_combout\ = ((!\alu_mul_div|ALU_2|46~0_combout\ & !\alu_mul_div|inst4|31~2_combout\)) # (!\alu_mul_div|ALU_2|43~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|ALU_2|43~0_combout\,
	datac => \alu_mul_div|ALU_2|46~0_combout\,
	datad => \alu_mul_div|inst4|31~2_combout\,
	combout => \alu_mul_div|ALU_2|74~0_combout\);

-- Location: LCCOMB_X14_Y17_N8
\alu_mul_div|inst4|29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|29~0_combout\ = (\alu_mul_div|ALU_2|44~0_combout\ & ((\alu_mul_div|ALU_2|47~0_combout\) # (!\alu_mul_div|ALU_2|74~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|44~0_combout\,
	datab => \alu_mul_div|ALU_2|47~0_combout\,
	datad => \alu_mul_div|ALU_2|74~0_combout\,
	combout => \alu_mul_div|inst4|29~0_combout\);

-- Location: LCCOMB_X18_Y17_N20
\alu_mul_div|inst4|29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|29~1_combout\ = (\alu_mul_div|ALU_2|45~0_combout\ & ((\alu_mul_div|ALU_2|48~0_combout\) # (\alu_mul_div|inst4|29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|48~0_combout\,
	datab => \alu_mul_div|ALU_2|45~0_combout\,
	datad => \alu_mul_div|inst4|29~0_combout\,
	combout => \alu_mul_div|inst4|29~1_combout\);

-- Location: FF_X17_Y13_N13
\IRReg|inst|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|13~q\);

-- Location: FF_X18_Y13_N7
\R0|inst|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst17|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|12~q\);

-- Location: LCCOMB_X17_Y13_N12
\muxA|inst17|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst17|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|13~q\) # ((\inst22|16~0_combout\ & \R0|inst|12~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \IRReg|inst|13~q\,
	datad => \R0|inst|12~q\,
	combout => \muxA|inst17|inst2~0_combout\);

-- Location: LCCOMB_X16_Y13_N16
\muxA|inst17|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst17|inst2~1_combout\ = (\muxA|inst17|inst2~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & \inst22|17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datab => \muxA|inst17|inst2~0_combout\,
	datac => \inst22|17~0_combout\,
	combout => \muxA|inst17|inst2~1_combout\);

-- Location: FF_X16_Y13_N17
\alu_mul_div|RA|inst|12~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst17|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|12~_Duplicate_1_q\);

-- Location: LCCOMB_X18_Y17_N24
\alu_mul_div|ALU_2|51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|51~0_combout\ = (\alu_mul_div|RA|inst|12~_Duplicate_1_q\) # ((\alu_mul_div|RB|inst|12~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|12~_Duplicate_1_q\,
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \alu_mul_div|ALU_2|51~0_combout\);

-- Location: LCCOMB_X18_Y17_N2
\alu_mul_div|ALU_2|52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|52~0_combout\ = (\alu_mul_div|RA|inst|12~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|12~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|12~_Duplicate_1_q\,
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \alu_mul_div|ALU_2|52~0_combout\);

-- Location: LCCOMB_X18_Y17_N14
\alu_mul_div|inst4|29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|29~2_combout\ = (\alu_mul_div|ALU_2|51~0_combout\ & ((\alu_mul_div|inst4|29~1_combout\) # (\alu_mul_div|ALU_2|52~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst4|29~1_combout\,
	datac => \alu_mul_div|ALU_2|51~0_combout\,
	datad => \alu_mul_div|ALU_2|52~0_combout\,
	combout => \alu_mul_div|inst4|29~2_combout\);

-- Location: LCCOMB_X18_Y17_N12
\alu_mul_div|ALU_3|74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|74~0_combout\ = ((!\alu_mul_div|ALU_3|46~0_combout\ & !\alu_mul_div|inst4|29~2_combout\)) # (!\alu_mul_div|ALU_3|43~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|43~0_combout\,
	datab => \alu_mul_div|ALU_3|46~0_combout\,
	datac => \alu_mul_div|inst4|29~2_combout\,
	combout => \alu_mul_div|ALU_3|74~0_combout\);

-- Location: FF_X17_Y13_N11
\R0|inst1|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst5|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|18~q\);

-- Location: LCCOMB_X17_Y13_N0
\IRReg|inst1|19~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IRReg|inst1|19~feeder_combout\ = \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \IRReg|inst1|19~feeder_combout\);

-- Location: FF_X17_Y13_N1
\IRReg|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	d => \IRReg|inst1|19~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|19~q\);

-- Location: LCCOMB_X17_Y13_N10
\muxA|inst5|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst5|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst1|19~q\) # ((\inst22|16~0_combout\ & \R0|inst1|18~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & (\R0|inst1|18~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \R0|inst1|18~q\,
	datad => \IRReg|inst1|19~q\,
	combout => \muxA|inst5|inst2~0_combout\);

-- Location: LCCOMB_X17_Y17_N12
\muxA|inst5|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst5|inst2~1_combout\ = (\muxA|inst5|inst2~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & \inst22|17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datac => \inst22|17~0_combout\,
	datad => \muxA|inst5|inst2~0_combout\,
	combout => \muxA|inst5|inst2~1_combout\);

-- Location: FF_X17_Y17_N13
\alu_mul_div|RA|inst1|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst5|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|18~q\);

-- Location: FF_X18_Y14_N19
\R1|inst1|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst5|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|18~q\);

-- Location: LCCOMB_X19_Y14_N4
\PCReg|inst1|18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst1|18~feeder_combout\ = \alu_mul_div|inst9|inst5|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst5|inst2~1_combout\,
	combout => \PCReg|inst1|18~feeder_combout\);

-- Location: FF_X19_Y14_N5
\PCReg|inst1|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst1|18~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|18~q\);

-- Location: LCCOMB_X18_Y14_N4
\muxB|inst7|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst7|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\R1|inst1|18~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \PCReg|inst1|18~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \R1|inst1|18~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \PCReg|inst1|18~q\,
	combout => \muxB|inst7|inst3~combout\);

-- Location: FF_X18_Y14_N5
\alu_mul_div|RB|inst1|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst7|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|18~q\);

-- Location: LCCOMB_X18_Y17_N0
\alu_mul_div|ALU_3|44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|44~0_combout\ = (\alu_mul_div|RA|inst1|18~q\) # ((\alu_mul_div|RB|inst1|18~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst1|18~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|18~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \alu_mul_div|RB|inst1|18~q\,
	combout => \alu_mul_div|ALU_3|44~0_combout\);

-- Location: LCCOMB_X18_Y17_N6
\alu_mul_div|ALU_3|47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|47~0_combout\ = (\alu_mul_div|RA|inst1|18~q\ & ((\alu_mul_div|RB|inst1|18~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst1|18~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|18~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \alu_mul_div|RB|inst1|18~q\,
	combout => \alu_mul_div|ALU_3|47~0_combout\);

-- Location: LCCOMB_X18_Y17_N30
\alu_mul_div|ALU_3|74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|74~1_combout\ = ((\alu_mul_div|ALU_3|74~0_combout\ & !\alu_mul_div|ALU_3|47~0_combout\)) # (!\alu_mul_div|ALU_3|44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|74~0_combout\,
	datab => \alu_mul_div|ALU_3|44~0_combout\,
	datad => \alu_mul_div|ALU_3|47~0_combout\,
	combout => \alu_mul_div|ALU_3|74~1_combout\);

-- Location: LCCOMB_X17_Y16_N6
\alu_mul_div|inst4|27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|27~0_combout\ = (\alu_mul_div|ALU_3|45~0_combout\ & ((\alu_mul_div|ALU_3|48~0_combout\) # (!\alu_mul_div|ALU_3|74~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|48~0_combout\,
	datac => \alu_mul_div|ALU_3|45~0_combout\,
	datad => \alu_mul_div|ALU_3|74~1_combout\,
	combout => \alu_mul_div|inst4|27~0_combout\);

-- Location: LCCOMB_X17_Y16_N8
\alu_mul_div|inst4|27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst4|27~1_combout\ = (\alu_mul_div|ALU_3|51~0_combout\ & ((\alu_mul_div|ALU_3|52~0_combout\) # (\alu_mul_div|inst4|27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|ALU_3|52~0_combout\,
	datac => \alu_mul_div|ALU_3|51~0_combout\,
	datad => \alu_mul_div|inst4|27~0_combout\,
	combout => \alu_mul_div|inst4|27~1_combout\);

-- Location: FF_X19_Y12_N31
\R1|inst1|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst20|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|15~q\);

-- Location: LCCOMB_X19_Y14_N30
\PCReg|inst1|15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst1|15~feeder_combout\ = \alu_mul_div|inst9|inst20|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst20|inst2~combout\,
	combout => \PCReg|inst1|15~feeder_combout\);

-- Location: FF_X19_Y14_N31
\PCReg|inst1|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst1|15~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|15~q\);

-- Location: LCCOMB_X19_Y12_N22
\muxB|inst20|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst20|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\R1|inst1|15~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \PCReg|inst1|15~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R1|inst1|15~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \PCReg|inst1|15~q\,
	combout => \muxB|inst20|inst3~combout\);

-- Location: FF_X19_Y12_N23
\alu_mul_div|RB|inst1|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst20|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|15~q\);

-- Location: LCCOMB_X18_Y16_N8
\alu_mul_div|ALU_4|46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|46~0_combout\ = (\alu_mul_div|RA|inst1|15~q\ & ((\alu_mul_div|RB|inst1|15~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) # (!\alu_mul_div|RB|inst1|15~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|15~q\,
	datab => \alu_mul_div|RB|inst1|15~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	combout => \alu_mul_div|ALU_4|46~0_combout\);

-- Location: LCCOMB_X18_Y16_N2
\alu_mul_div|ALU_4|43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|43~0_combout\ = (\alu_mul_div|RA|inst1|15~q\) # ((\alu_mul_div|RB|inst1|15~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst1|15~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datab => \alu_mul_div|RA|inst1|15~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \alu_mul_div|RB|inst1|15~q\,
	combout => \alu_mul_div|ALU_4|43~0_combout\);

-- Location: LCCOMB_X18_Y16_N22
\alu_mul_div|ALU_4|74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|74~0_combout\ = ((!\alu_mul_div|inst4|27~1_combout\ & !\alu_mul_div|ALU_4|46~0_combout\)) # (!\alu_mul_div|ALU_4|43~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst4|27~1_combout\,
	datac => \alu_mul_div|ALU_4|46~0_combout\,
	datad => \alu_mul_div|ALU_4|43~0_combout\,
	combout => \alu_mul_div|ALU_4|74~0_combout\);

-- Location: LCCOMB_X18_Y16_N6
\alu_mul_div|ALU_4|74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|74~1_combout\ = ((!\alu_mul_div|ALU_4|47~0_combout\ & \alu_mul_div|ALU_4|74~0_combout\)) # (!\alu_mul_div|ALU_4|44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|44~0_combout\,
	datab => \alu_mul_div|ALU_4|47~0_combout\,
	datac => \alu_mul_div|ALU_4|74~0_combout\,
	combout => \alu_mul_div|ALU_4|74~1_combout\);

-- Location: LCCOMB_X19_Y14_N22
\PCReg|inst1|13~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst1|13~feeder_combout\ = \alu_mul_div|inst9|inst22|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst22|inst2~combout\,
	combout => \PCReg|inst1|13~feeder_combout\);

-- Location: FF_X19_Y14_N23
\PCReg|inst1|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst1|13~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|13~q\);

-- Location: FF_X18_Y13_N31
\R1|inst1|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst22|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|13~q\);

-- Location: LCCOMB_X19_Y12_N0
\muxB|inst11|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst11|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\PCReg|inst1|13~q\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) 
-- & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ((\R1|inst1|13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \PCReg|inst1|13~q\,
	datad => \R1|inst1|13~q\,
	combout => \muxB|inst11|inst3~combout\);

-- Location: FF_X19_Y12_N1
\alu_mul_div|RB|inst1|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst11|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|13~q\);

-- Location: LCCOMB_X18_Y16_N18
\alu_mul_div|ALU_4|45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|45~0_combout\ = (\alu_mul_div|RA|inst1|13~q\) # ((\alu_mul_div|RB|inst1|13~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst1|13~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|13~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datad => \alu_mul_div|RB|inst1|13~q\,
	combout => \alu_mul_div|ALU_4|45~0_combout\);

-- Location: LCCOMB_X18_Y16_N0
\alu_mul_div|ALU_4|48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|48~0_combout\ = (\alu_mul_div|RA|inst1|13~q\ & ((\alu_mul_div|RB|inst1|13~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst1|13~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst1|13~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \alu_mul_div|RA|inst1|13~q\,
	combout => \alu_mul_div|ALU_4|48~0_combout\);

-- Location: LCCOMB_X18_Y16_N14
\alu_mul_div|ALU_4|82\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|82~combout\ = \alu_mul_div|ALU_4|45~0_combout\ $ (\alu_mul_div|ALU_4|48~0_combout\ $ (((\alu_mul_div|ALU_4|74~1_combout\ & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|74~1_combout\,
	datab => \alu_mul_div|ALU_4|45~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|ALU_4|48~0_combout\,
	combout => \alu_mul_div|ALU_4|82~combout\);

-- Location: LCCOMB_X19_Y16_N6
\alu_mul_div|inst8|34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|34~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst8|39~q\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst8|38~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \alu_mul_div|inst8|39~q\,
	datad => \alu_mul_div|inst8|38~q\,
	combout => \alu_mul_div|inst8|34~0_combout\);

-- Location: LCCOMB_X19_Y14_N16
\PCReg|inst1|12~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst1|12~feeder_combout\ = \alu_mul_div|inst9|inst23|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst23|inst2~combout\,
	combout => \PCReg|inst1|12~feeder_combout\);

-- Location: FF_X19_Y14_N17
\PCReg|inst1|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst1|12~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst1|12~q\);

-- Location: FF_X18_Y14_N11
\R1|inst1|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst23|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst1|12~q\);

-- Location: LCCOMB_X18_Y14_N12
\muxB|inst12|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst12|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \R1|inst1|12~q\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) 
-- & (\PCReg|inst1|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \PCReg|inst1|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \R1|inst1|12~q\,
	combout => \muxB|inst12|inst3~combout\);

-- Location: FF_X18_Y14_N13
\alu_mul_div|RB|inst1|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst12|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst1|12~q\);

-- Location: LCCOMB_X17_Y16_N22
\alu_mul_div|ALU_4|52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|52~0_combout\ = (\alu_mul_div|RA|inst1|12~q\ & ((\alu_mul_div|RB|inst1|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst1|12~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RB|inst1|12~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \alu_mul_div|ALU_4|52~0_combout\);

-- Location: LCCOMB_X18_Y16_N28
\alu_mul_div|ALU_4|74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|74~2_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & (((\alu_mul_div|ALU_4|74~1_combout\ & !\alu_mul_div|ALU_4|48~0_combout\)) # (!\alu_mul_div|ALU_4|45~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|74~1_combout\,
	datab => \alu_mul_div|ALU_4|45~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|ALU_4|48~0_combout\,
	combout => \alu_mul_div|ALU_4|74~2_combout\);

-- Location: LCCOMB_X17_Y16_N0
\alu_mul_div|ALU_4|51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|51~0_combout\ = (\alu_mul_div|RA|inst1|12~q\) # ((\alu_mul_div|RB|inst1|12~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23)))) # (!\alu_mul_div|RB|inst1|12~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RB|inst1|12~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	combout => \alu_mul_div|ALU_4|51~0_combout\);

-- Location: LCCOMB_X17_Y16_N18
\alu_mul_div|ALU_4|77\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|77~combout\ = \alu_mul_div|ALU_4|52~0_combout\ $ (\alu_mul_div|ALU_4|74~2_combout\ $ (\alu_mul_div|ALU_4|51~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|52~0_combout\,
	datab => \alu_mul_div|ALU_4|74~2_combout\,
	datad => \alu_mul_div|ALU_4|51~0_combout\,
	combout => \alu_mul_div|ALU_4|77~combout\);

-- Location: LCCOMB_X19_Y16_N20
\alu_mul_div|inst8|34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|34~1_combout\ = (\alu_mul_div|inst8|34~0_combout\ & (((!\alu_mul_div|ALU_4|77~combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)))) # (!\alu_mul_div|inst8|34~0_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\R0|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst8|34~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|ALU_4|77~combout\,
	datad => \R0|inst1|12~q\,
	combout => \alu_mul_div|inst8|34~1_combout\);

-- Location: FF_X19_Y16_N21
\alu_mul_div|inst8|38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst8|34~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst8|38~q\);

-- Location: LCCOMB_X19_Y16_N28
\alu_mul_div|inst8|35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|35~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # ((\alu_mul_div|inst8|38~q\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst8|39~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \alu_mul_div|inst8|39~q\,
	datad => \alu_mul_div|inst8|38~q\,
	combout => \alu_mul_div|inst8|35~0_combout\);

-- Location: LCCOMB_X18_Y16_N12
\alu_mul_div|ALU_4|80\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|80~combout\ = \alu_mul_div|ALU_4|46~0_combout\ $ (\alu_mul_div|ALU_4|43~0_combout\ $ (((\alu_mul_div|inst4|27~1_combout\) # (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst4|27~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \alu_mul_div|ALU_4|46~0_combout\,
	datad => \alu_mul_div|ALU_4|43~0_combout\,
	combout => \alu_mul_div|ALU_4|80~combout\);

-- Location: LCCOMB_X19_Y16_N16
\alu_mul_div|inst8|37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|37~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst8|40~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & \alu_mul_div|inst8|41~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst8|40~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst8|41~q\,
	combout => \alu_mul_div|inst8|37~0_combout\);

-- Location: LCCOMB_X19_Y16_N0
\alu_mul_div|inst8|37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|37~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst8|37~0_combout\ & (\alu_mul_div|ALU_4|80~combout\)) # (!\alu_mul_div|inst8|37~0_combout\ & ((\alu_mul_div|inst7|38~q\))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (((\alu_mul_div|inst8|37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|80~combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \alu_mul_div|inst7|38~q\,
	datad => \alu_mul_div|inst8|37~0_combout\,
	combout => \alu_mul_div|inst8|37~1_combout\);

-- Location: FF_X19_Y16_N1
\alu_mul_div|inst8|41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst8|37~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst8|41~q\);

-- Location: LCCOMB_X19_Y16_N10
\alu_mul_div|inst8|36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|36~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst8|41~q\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst8|40~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst8|40~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst8|41~q\,
	combout => \alu_mul_div|inst8|36~0_combout\);

-- Location: LCCOMB_X18_Y16_N20
\alu_mul_div|ALU_4|81\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_4|81~combout\ = \alu_mul_div|ALU_4|44~0_combout\ $ (\alu_mul_div|ALU_4|47~0_combout\ $ (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & \alu_mul_div|ALU_4|74~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|44~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \alu_mul_div|ALU_4|74~0_combout\,
	datad => \alu_mul_div|ALU_4|47~0_combout\,
	combout => \alu_mul_div|ALU_4|81~combout\);

-- Location: LCCOMB_X19_Y16_N12
\alu_mul_div|inst8|36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|36~1_combout\ = (\alu_mul_div|inst8|36~0_combout\ & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21))) # (!\alu_mul_div|ALU_4|81~combout\))) # (!\alu_mul_div|inst8|36~0_combout\ & (((\alu_mul_div|inst8|39~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst8|36~0_combout\,
	datab => \alu_mul_div|ALU_4|81~combout\,
	datac => \alu_mul_div|inst8|39~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \alu_mul_div|inst8|36~1_combout\);

-- Location: FF_X19_Y16_N13
\alu_mul_div|inst8|40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst8|36~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst8|40~q\);

-- Location: LCCOMB_X19_Y16_N8
\alu_mul_div|inst8|35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst8|35~1_combout\ = (\alu_mul_div|inst8|35~0_combout\ & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))) # (!\alu_mul_div|ALU_4|82~combout\))) # (!\alu_mul_div|inst8|35~0_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & \alu_mul_div|inst8|40~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|82~combout\,
	datab => \alu_mul_div|inst8|35~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst8|40~q\,
	combout => \alu_mul_div|inst8|35~1_combout\);

-- Location: FF_X19_Y16_N9
\alu_mul_div|inst8|39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst8|35~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst8|39~q\);

-- Location: DSPMULT_X20_Y17_N0
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1\ : cycloneive_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	aclr => \ALT_INV_CLRN~input_o\,
	ena => VCC,
	dataa => \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAA_bus\,
	datab => \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X20_Y17_N2
\alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2\ : cycloneive_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \alu_mul_div|inst1|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X19_Y16_N2
\alu_mul_div|inst9|inst22|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst22|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ((\alu_mul_div|inst8|39~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(14))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- ((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst8|39~q\,
	datad => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(14),
	combout => \alu_mul_div|inst9|inst22|inst2~0_combout\);

-- Location: LCCOMB_X18_Y13_N30
\alu_mul_div|inst9|inst22|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst22|inst2~combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~40_combout\) # ((\alu_mul_div|inst9|inst22|inst2~0_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~41_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~41_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~40_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datad => \alu_mul_div|inst9|inst22|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst22|inst2~combout\);

-- Location: LCCOMB_X19_Y14_N2
\R0|inst1|15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R0|inst1|15~feeder_combout\ = \alu_mul_div|inst9|inst20|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst20|inst2~combout\,
	combout => \R0|inst1|15~feeder_combout\);

-- Location: FF_X19_Y14_N3
\R0|inst1|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \R0|inst1|15~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|15~q\);

-- Location: LCCOMB_X16_Y16_N18
\muxA|inst20|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst20|inst2~combout\ = (\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & ((\inst22|17~0_combout\) # ((\inst22|16~0_combout\ & \R0|inst1|15~q\)))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(12) & 
-- (\inst22|16~0_combout\ & ((\R0|inst1|15~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	datab => \inst22|16~0_combout\,
	datac => \inst22|17~0_combout\,
	datad => \R0|inst1|15~q\,
	combout => \muxA|inst20|inst2~combout\);

-- Location: FF_X16_Y16_N19
\alu_mul_div|RA|inst1|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst20|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|15~q\);

-- Location: LCCOMB_X13_Y11_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\ = \alu_mul_div|RA|inst1|15~q\ $ (\alu_mul_div|RA|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_mul_div|RA|inst1|15~q\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\);

-- Location: LCCOMB_X13_Y11_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\);

-- Location: LCCOMB_X13_Y11_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\);

-- Location: LCCOMB_X13_Y11_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~5\);

-- Location: LCCOMB_X14_Y11_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\);

-- Location: LCCOMB_X14_Y11_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[12]~3_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\);

-- Location: LCCOMB_X14_Y11_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\ & ((GND) # (!\alu_mul_div|RB|inst|19~q\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\ & (\alu_mul_div|RB|inst|19~q\ $ (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\,
	datab => \alu_mul_div|RB|inst|19~q\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\);

-- Location: LCCOMB_X14_Y11_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\);

-- Location: LCCOMB_X14_Y11_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\);

-- Location: LCCOMB_X14_Y11_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\);

-- Location: LCCOMB_X14_Y11_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\);

-- Location: LCCOMB_X14_Y11_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\);

-- Location: LCCOMB_X14_Y11_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68) = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68));

-- Location: LCCOMB_X14_Y14_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85) = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85));

-- Location: LCCOMB_X14_Y16_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[102]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\) # ((\alu_mul_div|RB|inst|12~q\ & 
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|12~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102));

-- Location: LCCOMB_X14_Y11_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~24_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\);

-- Location: LCCOMB_X17_Y16_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst1|17~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_mul_div|RA|inst1|12~q\,
	datad => \alu_mul_div|RA|inst1|17~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\);

-- Location: LCCOMB_X14_Y14_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\);

-- Location: LCCOMB_X14_Y14_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\);

-- Location: LCCOMB_X14_Y14_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\);

-- Location: LCCOMB_X14_Y14_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~28_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\);

-- Location: LCCOMB_X14_Y14_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[10]~5_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\);

-- Location: LCCOMB_X17_Y17_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst1|18~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => \alu_mul_div|RA|inst1|18~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\);

-- Location: LCCOMB_X14_Y16_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\);

-- Location: LCCOMB_X14_Y16_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\);

-- Location: LCCOMB_X14_Y16_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\);

-- Location: LCCOMB_X14_Y16_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\);

-- Location: LCCOMB_X14_Y16_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[47]~33_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\);

-- Location: LCCOMB_X14_Y16_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~35_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\);

-- Location: LCCOMB_X14_Y16_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[9]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\);

-- Location: LCCOMB_X17_Y16_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst1|19~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst1|19~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0_combout\);

-- Location: LCCOMB_X13_Y16_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0_combout\ & ((GND) # (!\alu_mul_div|RB|inst|19~q\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0_combout\ & (\alu_mul_div|RB|inst|19~q\ $ (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[8]~0_combout\,
	datab => \alu_mul_div|RB|inst|19~q\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\);

-- Location: LCCOMB_X13_Y16_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\);

-- Location: LCCOMB_X13_Y16_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\);

-- Location: LCCOMB_X13_Y16_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\);

-- Location: LCCOMB_X13_Y16_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\);

-- Location: LCCOMB_X13_Y16_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[57]~39_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\);

-- Location: LCCOMB_X13_Y16_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[55]~41_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\);

-- Location: LCCOMB_X13_Y16_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~42_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\);

-- Location: LCCOMB_X17_Y16_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|RA|inst1|19~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst1|19~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\);

-- Location: LCCOMB_X16_Y13_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7_combout\ = \alu_mul_div|RA|inst|12~_Duplicate_1_q\ $ (\alu_mul_div|RA|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst|12~_Duplicate_1_q\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7_combout\);

-- Location: LCCOMB_X13_Y17_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[7]~7_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\);

-- Location: LCCOMB_X13_Y17_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\);

-- Location: LCCOMB_X13_Y17_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\);

-- Location: LCCOMB_X13_Y17_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\);

-- Location: LCCOMB_X13_Y17_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\);

-- Location: LCCOMB_X13_Y17_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\);

-- Location: LCCOMB_X13_Y17_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~10_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[67]~46_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\);

-- Location: LCCOMB_X13_Y17_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[65]~48_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[3]~6_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\);

-- Location: LCCOMB_X13_Y17_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[64]~49_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[2]~4_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\);

-- Location: LCCOMB_X13_Y17_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[63]~99_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[1]~2_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\);

-- Location: LCCOMB_X16_Y13_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & (\alu_mul_div|RA|inst|12~_Duplicate_1_q\ $ 
-- (((\alu_mul_div|RA|inst1|12~q\))))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst|12~_Duplicate_1_q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[0]~0_combout\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\);

-- Location: LCCOMB_X14_Y17_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst|13~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst|13~_Duplicate_1_q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8_combout\);

-- Location: LCCOMB_X14_Y18_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8_combout\ & ((GND) # (!\alu_mul_div|RB|inst|19~q\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8_combout\ & (\alu_mul_div|RB|inst|19~q\ $ (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[6]~8_combout\,
	datab => \alu_mul_div|RB|inst|19~q\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\);

-- Location: LCCOMB_X14_Y18_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\);

-- Location: LCCOMB_X14_Y18_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\);

-- Location: LCCOMB_X14_Y18_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\);

-- Location: LCCOMB_X14_Y18_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\);

-- Location: LCCOMB_X14_Y18_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\);

-- Location: LCCOMB_X14_Y18_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\);

-- Location: LCCOMB_X14_Y18_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~12_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[77]~53_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\);

-- Location: LCCOMB_X14_Y18_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[75]~55_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[4]~8_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\);

-- Location: LCCOMB_X14_Y18_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[74]~56_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\);

-- Location: LCCOMB_X14_Y18_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[73]~50_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\);

-- Location: LCCOMB_X14_Y18_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[72]~100_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\);

-- Location: LCCOMB_X14_Y17_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|RA|inst|13~_Duplicate_1_q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst|13~_Duplicate_1_q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\);

-- Location: LCCOMB_X16_Y13_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst|14~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst|14~_Duplicate_1_q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9_combout\);

-- Location: LCCOMB_X17_Y18_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[5]~9_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\);

-- Location: LCCOMB_X17_Y18_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\);

-- Location: LCCOMB_X17_Y18_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\);

-- Location: LCCOMB_X17_Y18_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\);

-- Location: LCCOMB_X17_Y18_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\);

-- Location: LCCOMB_X17_Y18_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\);

-- Location: LCCOMB_X17_Y18_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\);

-- Location: LCCOMB_X17_Y18_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\);

-- Location: LCCOMB_X17_Y18_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~67_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~14_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[87]~60_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~67_combout\);

-- Location: LCCOMB_X17_Y18_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[85]~62_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\);

-- Location: LCCOMB_X17_Y18_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[84]~63_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\);

-- Location: LCCOMB_X17_Y18_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[83]~57_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[3]~6_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\);

-- Location: LCCOMB_X17_Y18_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[82]~58_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[2]~4_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\);

-- Location: LCCOMB_X14_Y15_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[81]~101_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[1]~2_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\);

-- Location: LCCOMB_X16_Y13_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & (\alu_mul_div|RA|inst|14~_Duplicate_1_q\ $ 
-- ((\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|14~_Duplicate_1_q\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[0]~0_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\);

-- Location: LCCOMB_X16_Y13_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst|15~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst|15~_Duplicate_1_q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10_combout\);

-- Location: LCCOMB_X17_Y15_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[4]~10_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\);

-- Location: LCCOMB_X17_Y15_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\);

-- Location: LCCOMB_X17_Y15_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\);

-- Location: LCCOMB_X17_Y15_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\);

-- Location: LCCOMB_X17_Y15_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\);

-- Location: LCCOMB_X17_Y15_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\);

-- Location: LCCOMB_X17_Y15_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\);

-- Location: LCCOMB_X17_Y15_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\);

-- Location: LCCOMB_X17_Y15_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~67_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[97]~67_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~15\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\);

-- Location: LCCOMB_X17_Y15_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\);

-- Location: LCCOMB_X17_Y15_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[6]~12_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[95]~69_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\);

-- Location: LCCOMB_X17_Y15_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[94]~70_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\);

-- Location: LCCOMB_X17_Y15_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[4]~8_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[93]~64_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\);

-- Location: LCCOMB_X17_Y15_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[3]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[92]~65_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\);

-- Location: LCCOMB_X17_Y17_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[91]~66_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[2]~4_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\);

-- Location: LCCOMB_X17_Y15_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[1]~2_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[90]~102_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\);

-- Location: LCCOMB_X16_Y13_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|RA|inst|15~_Duplicate_1_q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[0]~0_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst|15~_Duplicate_1_q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\);

-- Location: LCCOMB_X16_Y16_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11_combout\ = \alu_mul_div|RA|inst|16~_Duplicate_1_q\ $ (\alu_mul_div|RA|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst|16~_Duplicate_1_q\,
	datac => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11_combout\);

-- Location: LCCOMB_X16_Y15_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[3]~11_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\);

-- Location: LCCOMB_X16_Y15_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\);

-- Location: LCCOMB_X16_Y15_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\);

-- Location: LCCOMB_X16_Y15_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\);

-- Location: LCCOMB_X16_Y15_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\);

-- Location: LCCOMB_X16_Y15_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\);

-- Location: LCCOMB_X16_Y15_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\);

-- Location: LCCOMB_X16_Y15_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\);

-- Location: LCCOMB_X16_Y15_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~83_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[105]~76_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~83_combout\);

-- Location: LCCOMB_X16_Y16_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[6]~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[104]~77_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\);

-- Location: LCCOMB_X16_Y15_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[103]~71_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\);

-- Location: LCCOMB_X16_Y15_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[4]~8_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[102]~72_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\);

-- Location: LCCOMB_X16_Y15_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[3]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[101]~73_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\);

-- Location: LCCOMB_X16_Y15_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[2]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[100]~74_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\);

-- Location: LCCOMB_X16_Y15_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[99]~103_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[1]~2_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\);

-- Location: LCCOMB_X16_Y16_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|RA|inst|16~_Duplicate_1_q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[0]~0_combout\,
	datac => \alu_mul_div|RA|inst1|12~q\,
	datad => \alu_mul_div|RA|inst|16~_Duplicate_1_q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\);

-- Location: LCCOMB_X17_Y11_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12_combout\ = \alu_mul_div|RA|inst|17~_Duplicate_1_q\ $ (\alu_mul_div|RA|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|17~_Duplicate_1_q\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12_combout\);

-- Location: LCCOMB_X16_Y11_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[2]~12_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\);

-- Location: LCCOMB_X16_Y11_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X16_Y11_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X16_Y11_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X16_Y11_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\);

-- Location: LCCOMB_X16_Y11_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\);

-- Location: LCCOMB_X16_Y11_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\);

-- Location: LCCOMB_X16_Y11_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\);

-- Location: LCCOMB_X16_Y11_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~83_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[115]~83_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~15\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X16_Y11_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\);

-- Location: LCCOMB_X16_Y11_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~91_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[114]~84_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[7]~14_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~91_combout\);

-- Location: LCCOMB_X16_Y11_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[6]~12_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[113]~78_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\);

-- Location: LCCOMB_X16_Y11_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[112]~79_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\);

-- Location: LCCOMB_X16_Y11_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[111]~80_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\);

-- Location: LCCOMB_X16_Y11_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[110]~81_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\);

-- Location: LCCOMB_X17_Y11_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[109]~82_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\);

-- Location: LCCOMB_X16_Y11_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[108]~104_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\);

-- Location: LCCOMB_X17_Y11_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & (\alu_mul_div|RA|inst|17~_Duplicate_1_q\ $ 
-- ((\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst|17~_Duplicate_1_q\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\);

-- Location: LCCOMB_X16_Y13_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13_combout\ = \alu_mul_div|RA|inst|18~_Duplicate_1_q\ $ (\alu_mul_div|RA|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_mul_div|RA|inst|18~_Duplicate_1_q\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13_combout\);

-- Location: LCCOMB_X16_Y12_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[1]~13_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\);

-- Location: LCCOMB_X16_Y12_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\);

-- Location: LCCOMB_X16_Y12_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~3\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\);

-- Location: LCCOMB_X16_Y12_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\);

-- Location: LCCOMB_X16_Y12_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\);

-- Location: LCCOMB_X16_Y12_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\);

-- Location: LCCOMB_X16_Y12_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\);

-- Location: LCCOMB_X16_Y12_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\);

-- Location: LCCOMB_X16_Y12_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~91_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[124]~91_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~15\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17_cout\);

-- Location: LCCOMB_X16_Y12_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\);

-- Location: LCCOMB_X17_Y14_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1_combout\ = \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1_combout\);

-- Location: LCCOMB_X17_Y14_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~1_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1_combout\ $ (VCC))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1_combout\ & VCC))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~2\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[1]~1_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~1_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~2\);

-- Location: LCCOMB_X17_Y14_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~5_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~2\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~2\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~6\ = CARRY((\alu_mul_div|RA|inst1|12~q\ $ (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~2\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~5_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~6\);

-- Location: LCCOMB_X17_Y14_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~6\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~6\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\ $ (VCC))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~9\ = CARRY((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~6\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~6\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~9\);

-- Location: LCCOMB_X17_Y14_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~11_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~9\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ $ ((!\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~9\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\)) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~12\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ $ (!\alu_mul_div|RA|inst1|12~q\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~11_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~12\);

-- Location: LCCOMB_X17_Y14_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~12\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~12\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\ $ (VCC))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~15\ = CARRY((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~12\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~12\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~15\);

-- Location: LCCOMB_X17_Y14_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~17_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~15\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~15\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\)) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~18\ = CARRY((\alu_mul_div|RA|inst1|12~q\ $ (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~15\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~17_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~18\);

-- Location: LCCOMB_X17_Y14_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~20_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~18\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~18\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\ $ (VCC))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~21\ = CARRY((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~18\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~18\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~20_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~21\);

-- Location: LCCOMB_X17_Y14_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~23_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~21\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ $ ((!\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~21\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ $ (\alu_mul_div|RA|inst1|12~q\)) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~24\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ $ (!\alu_mul_div|RA|inst1|12~q\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~21\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~23_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~24\);

-- Location: LCCOMB_X17_Y14_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~26_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~24\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) $ 
-- (\alu_mul_div|RA|inst1|12~q\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~24\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) $ (\alu_mul_div|RA|inst1|12~q\ $ (VCC))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~27\ = CARRY((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~24\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) $ 
-- (\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~24\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~26_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~27\);

-- Location: LCCOMB_X17_Y14_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~29_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~27\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85))))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~27\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85))) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~30\ = CARRY((\alu_mul_div|RA|inst1|12~q\ $ (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85),
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~27\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~29_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~30\);

-- Location: LCCOMB_X17_Y14_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~32_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~30\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68))))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~30\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68) $ (VCC))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~33\ = CARRY((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~30\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68),
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~30\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~32_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~33\);

-- Location: LCCOMB_X17_Y14_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~35_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~33\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51))))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~33\ & ((\alu_mul_div|RA|inst1|12~q\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51))) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~36\ = CARRY((\alu_mul_div|RA|inst1|12~q\ $ (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51),
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~33\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~35_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~36\);

-- Location: LCCOMB_X19_Y16_N14
\alu_mul_div|inst9|inst6|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst6|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ((\alu_mul_div|inst8|40~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(13))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(13),
	datad => \alu_mul_div|inst8|40~q\,
	combout => \alu_mul_div|inst9|inst6|inst2~0_combout\);

-- Location: LCCOMB_X18_Y14_N24
\alu_mul_div|inst9|inst6|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst6|inst2~combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~37_combout\) # ((\alu_mul_div|inst9|inst6|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ & 
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~37_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~38_combout\,
	datad => \alu_mul_div|inst9|inst6|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst6|inst2~combout\);

-- Location: LCCOMB_X19_Y14_N8
\R0|inst1|14~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R0|inst1|14~feeder_combout\ = \alu_mul_div|inst9|inst6|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst6|inst2~combout\,
	combout => \R0|inst1|14~feeder_combout\);

-- Location: FF_X19_Y14_N9
\R0|inst1|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \R0|inst1|14~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|14~q\);

-- Location: LCCOMB_X17_Y17_N18
\muxA|inst6|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst6|inst2~combout\ = (\inst22|17~0_combout\ & ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(13)) # ((\inst22|16~0_combout\ & \R0|inst1|14~q\)))) # (!\inst22|17~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst1|14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|17~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	datad => \R0|inst1|14~q\,
	combout => \muxA|inst6|inst2~combout\);

-- Location: FF_X17_Y17_N19
\alu_mul_div|RA|inst1|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst6|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|14~q\);

-- Location: LCCOMB_X13_Y11_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst1|14~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datad => \alu_mul_div|RA|inst1|14~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\);

-- Location: LCCOMB_X13_Y11_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\ = (\alu_mul_div|RB|inst|19~q\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\ $ (VCC))) # 
-- (!\alu_mul_div|RB|inst|19~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\) # (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\,
	datad => VCC,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\);

-- Location: LCCOMB_X13_Y11_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~1\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~3\);

-- Location: LCCOMB_X13_Y11_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[19]~19_combout\);

-- Location: LCCOMB_X13_Y11_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ = \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\);

-- Location: LCCOMB_X14_Y14_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51) = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\) # (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51));

-- Location: LCCOMB_X16_Y14_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~34_combout\ = (!\alu_mul_div|RB|inst|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51) $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(51),
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~34_combout\);

-- Location: LCCOMB_X19_Y16_N26
\alu_mul_div|inst9|inst20|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst20|inst2~0_combout\ = (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(12) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & 
-- \alu_mul_div|inst8|41~q\)))) # (!\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(12) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & \alu_mul_div|inst8|41~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(12),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datad => \alu_mul_div|inst8|41~q\,
	combout => \alu_mul_div|inst9|inst20|inst2~0_combout\);

-- Location: LCCOMB_X19_Y12_N30
\alu_mul_div|inst9|inst20|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst20|inst2~combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~34_combout\) # ((\alu_mul_div|inst9|inst20|inst2~0_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~35_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~34_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~35_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datad => \alu_mul_div|inst9|inst20|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst20|inst2~combout\);

-- Location: FF_X17_Y13_N7
\R0|inst1|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst18|inst2~combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|17~q\);

-- Location: LCCOMB_X17_Y13_N28
\IRReg|inst1|18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IRReg|inst1|18~feeder_combout\ = \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \IRReg|inst1|18~feeder_combout\);

-- Location: FF_X17_Y13_N29
\IRReg|inst1|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	d => \IRReg|inst1|18~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|18~q\);

-- Location: LCCOMB_X17_Y13_N6
\muxA|inst18|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst18|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst1|18~q\) # ((\inst22|16~0_combout\ & \R0|inst1|17~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & (\R0|inst1|17~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \R0|inst1|17~q\,
	datad => \IRReg|inst1|18~q\,
	combout => \muxA|inst18|inst2~0_combout\);

-- Location: LCCOMB_X16_Y16_N14
\muxA|inst18|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst18|inst2~1_combout\ = (\muxA|inst18|inst2~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \inst22|17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datac => \inst22|17~0_combout\,
	datad => \muxA|inst18|inst2~0_combout\,
	combout => \muxA|inst18|inst2~1_combout\);

-- Location: FF_X16_Y16_N15
\alu_mul_div|RA|inst1|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst18|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|17~q\);

-- Location: LCCOMB_X17_Y16_N12
\alu_mul_div|ALU_3|48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|48~0_combout\ = (\alu_mul_div|RA|inst1|17~q\ & ((\alu_mul_div|RB|inst1|17~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26)))) # (!\alu_mul_div|RB|inst1|17~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|17~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datad => \alu_mul_div|RB|inst1|17~q\,
	combout => \alu_mul_div|ALU_3|48~0_combout\);

-- Location: LCCOMB_X17_Y16_N10
\alu_mul_div|ALU_3|82\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|82~combout\ = \alu_mul_div|ALU_3|48~0_combout\ $ (\alu_mul_div|ALU_3|45~0_combout\ $ (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & \alu_mul_div|ALU_3|74~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|48~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \alu_mul_div|ALU_3|45~0_combout\,
	datad => \alu_mul_div|ALU_3|74~1_combout\,
	combout => \alu_mul_div|ALU_3|82~combout\);

-- Location: LCCOMB_X21_Y17_N6
\alu_mul_div|inst7|35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|35~1_combout\ = (\alu_mul_div|inst7|35~0_combout\ & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # (!\alu_mul_div|ALU_3|82~combout\)))) # (!\alu_mul_div|inst7|35~0_combout\ & (\alu_mul_div|inst7|40~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst7|40~q\,
	datab => \alu_mul_div|inst7|35~0_combout\,
	datac => \alu_mul_div|ALU_3|82~combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	combout => \alu_mul_div|inst7|35~1_combout\);

-- Location: FF_X21_Y17_N7
\alu_mul_div|inst7|39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst7|35~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst7|39~q\);

-- Location: LCCOMB_X21_Y17_N2
\alu_mul_div|inst7|34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|34~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)) # ((\alu_mul_div|inst7|39~q\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\alu_mul_div|inst7|38~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|inst7|38~q\,
	datad => \alu_mul_div|inst7|39~q\,
	combout => \alu_mul_div|inst7|34~0_combout\);

-- Location: LCCOMB_X17_Y16_N20
\alu_mul_div|ALU_3|77\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|77~combout\ = \alu_mul_div|ALU_3|52~0_combout\ $ (\alu_mul_div|ALU_3|51~0_combout\ $ (((!\alu_mul_div|inst4|27~0_combout\ & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst4|27~0_combout\,
	datab => \alu_mul_div|ALU_3|52~0_combout\,
	datac => \alu_mul_div|ALU_3|51~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	combout => \alu_mul_div|ALU_3|77~combout\);

-- Location: LCCOMB_X19_Y16_N22
\alu_mul_div|inst7|34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|34~1_combout\ = (\alu_mul_div|inst7|34~0_combout\ & (((!\alu_mul_div|ALU_3|77~combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)))) # (!\alu_mul_div|inst7|34~0_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst8|41~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst7|34~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|ALU_3|77~combout\,
	datad => \alu_mul_div|inst8|41~q\,
	combout => \alu_mul_div|inst7|34~1_combout\);

-- Location: FF_X19_Y16_N23
\alu_mul_div|inst7|38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst7|34~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst7|38~q\);

-- Location: LCCOMB_X21_Y17_N18
\alu_mul_div|inst9|inst21|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst21|inst2~0_combout\ = (\alu_mul_div|inst7|38~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)) # ((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(11) & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))) # (!\alu_mul_div|inst7|38~q\ & (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(11) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst7|38~q\,
	datab => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(11),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst21|inst2~0_combout\);

-- Location: LCCOMB_X16_Y14_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~31_combout\ = (!\alu_mul_div|RB|inst|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68) $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(68),
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~31_combout\);

-- Location: LCCOMB_X18_Y14_N20
\alu_mul_div|inst9|inst21|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst21|inst2~combout\ = (\alu_mul_div|inst9|inst21|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~31_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ 
-- & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst9|inst21|inst2~0_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~31_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~32_combout\,
	combout => \alu_mul_div|inst9|inst21|inst2~combout\);

-- Location: LCCOMB_X16_Y13_N8
\muxA|inst3|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst3|inst2~1_combout\ = (\muxA|inst3|inst2~0_combout\) # ((\inst22|17~0_combout\ & \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|17~0_combout\,
	datab => \muxA|inst3|inst2~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \muxA|inst3|inst2~1_combout\);

-- Location: LCCOMB_X21_Y17_N24
\alu_mul_div|inst9|inst18|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst18|inst2~0_combout\ = (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(10) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & 
-- \alu_mul_div|inst7|39~q\)))) # (!\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(10) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ((\alu_mul_div|inst7|39~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(10),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datad => \alu_mul_div|inst7|39~q\,
	combout => \alu_mul_div|inst9|inst18|inst2~0_combout\);

-- Location: LCCOMB_X16_Y14_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~28_combout\ = (!\alu_mul_div|RB|inst|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85) $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(85),
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~28_combout\);

-- Location: LCCOMB_X18_Y14_N14
\alu_mul_div|inst9|inst18|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst18|inst2~combout\ = (\alu_mul_div|inst9|inst18|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~28_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ 
-- & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst9|inst18|inst2~0_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~28_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~29_combout\,
	combout => \alu_mul_div|inst9|inst18|inst2~combout\);

-- Location: LCCOMB_X26_Y14_N16
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X26_Y14_N17
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X17_Y13_N8
\IRReg|inst|12~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \IRReg|inst|12~feeder_combout\ = \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \IRReg|inst|12~feeder_combout\);

-- Location: FF_X17_Y13_N9
\IRReg|inst|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	d => \IRReg|inst|12~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|12~q\);

-- Location: FF_X17_Y13_N27
\R0|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst19|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|19~q\);

-- Location: LCCOMB_X17_Y13_N26
\muxA|inst19|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst19|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|12~q\) # ((\R0|inst1|19~q\ & \inst22|16~0_combout\)))) # (!\inst22|19~0_combout\ & (((\R0|inst1|19~q\ & \inst22|16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \IRReg|inst|12~q\,
	datac => \R0|inst1|19~q\,
	datad => \inst22|16~0_combout\,
	combout => \muxA|inst19|inst2~0_combout\);

-- Location: LCCOMB_X17_Y17_N22
\muxA|inst19|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst19|inst2~1_combout\ = (\muxA|inst19|inst2~0_combout\) # ((\inst22|17~0_combout\ & \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|17~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \muxA|inst19|inst2~0_combout\,
	combout => \muxA|inst19|inst2~1_combout\);

-- Location: FF_X17_Y17_N23
\alu_mul_div|RA|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst19|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|19~q\);

-- Location: LCCOMB_X18_Y17_N22
\alu_mul_div|ALU_3|43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|43~0_combout\ = (\alu_mul_div|RA|inst1|19~q\) # ((\alu_mul_div|RB|inst1|19~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23))) # (!\alu_mul_div|RB|inst1|19~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst1|19~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(23),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(24),
	datad => \alu_mul_div|RA|inst1|19~q\,
	combout => \alu_mul_div|ALU_3|43~0_combout\);

-- Location: LCCOMB_X18_Y17_N8
\alu_mul_div|ALU_3|80\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|80~combout\ = \alu_mul_div|ALU_3|43~0_combout\ $ (\alu_mul_div|ALU_3|46~0_combout\ $ (((\alu_mul_div|inst4|29~2_combout\) # (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|43~0_combout\,
	datab => \alu_mul_div|inst4|29~2_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|ALU_3|46~0_combout\,
	combout => \alu_mul_div|ALU_3|80~combout\);

-- Location: LCCOMB_X18_Y17_N10
\alu_mul_div|ALU_2|77\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|77~combout\ = \alu_mul_div|ALU_2|51~0_combout\ $ (\alu_mul_div|ALU_2|52~0_combout\ $ (((!\alu_mul_div|inst4|29~1_combout\ & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|51~0_combout\,
	datab => \alu_mul_div|inst4|29~1_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|ALU_2|52~0_combout\,
	combout => \alu_mul_div|ALU_2|77~combout\);

-- Location: LCCOMB_X18_Y17_N16
\alu_mul_div|ALU_2|82\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|82~combout\ = \alu_mul_div|ALU_2|48~0_combout\ $ (\alu_mul_div|ALU_2|45~0_combout\ $ (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & !\alu_mul_div|inst4|29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|48~0_combout\,
	datab => \alu_mul_div|ALU_2|45~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|inst4|29~0_combout\,
	combout => \alu_mul_div|ALU_2|82~combout\);

-- Location: LCCOMB_X19_Y17_N6
\alu_mul_div|inst6|36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|36~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst6|41~q\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst6|40~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst6|40~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst6|41~q\,
	combout => \alu_mul_div|inst6|36~0_combout\);

-- Location: LCCOMB_X14_Y17_N6
\alu_mul_div|ALU_2|81\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|81~combout\ = \alu_mul_div|ALU_2|44~0_combout\ $ (\alu_mul_div|ALU_2|47~0_combout\ $ (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & \alu_mul_div|ALU_2|74~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|44~0_combout\,
	datab => \alu_mul_div|ALU_2|47~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|ALU_2|74~0_combout\,
	combout => \alu_mul_div|ALU_2|81~combout\);

-- Location: LCCOMB_X19_Y17_N4
\alu_mul_div|inst6|36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|36~1_combout\ = (\alu_mul_div|inst6|36~0_combout\ & (((!\alu_mul_div|ALU_2|81~combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)))) # (!\alu_mul_div|inst6|36~0_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\alu_mul_div|inst6|39~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst6|36~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|inst6|39~q\,
	datad => \alu_mul_div|ALU_2|81~combout\,
	combout => \alu_mul_div|inst6|36~1_combout\);

-- Location: FF_X19_Y17_N5
\alu_mul_div|inst6|40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst6|36~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst6|40~q\);

-- Location: LCCOMB_X19_Y17_N0
\alu_mul_div|inst6|35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|35~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # ((\alu_mul_div|inst6|38~q\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst6|39~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \alu_mul_div|inst6|39~q\,
	datad => \alu_mul_div|inst6|38~q\,
	combout => \alu_mul_div|inst6|35~0_combout\);

-- Location: LCCOMB_X19_Y17_N8
\alu_mul_div|inst6|35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|35~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst6|35~0_combout\ & (!\alu_mul_div|ALU_2|82~combout\)) # (!\alu_mul_div|inst6|35~0_combout\ & ((\alu_mul_div|inst6|40~q\))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (((\alu_mul_div|inst6|35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|82~combout\,
	datab => \alu_mul_div|inst6|40~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst6|35~0_combout\,
	combout => \alu_mul_div|inst6|35~1_combout\);

-- Location: FF_X19_Y17_N9
\alu_mul_div|inst6|39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst6|35~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst6|39~q\);

-- Location: LCCOMB_X19_Y17_N26
\alu_mul_div|inst6|34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|34~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst6|39~q\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst6|38~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datac => \alu_mul_div|inst6|39~q\,
	datad => \alu_mul_div|inst6|38~q\,
	combout => \alu_mul_div|inst6|34~0_combout\);

-- Location: LCCOMB_X19_Y17_N28
\alu_mul_div|inst6|34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|34~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst6|34~0_combout\ & (!\alu_mul_div|ALU_2|77~combout\)) # (!\alu_mul_div|inst6|34~0_combout\ & ((\alu_mul_div|inst7|41~q\))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((\alu_mul_div|inst6|34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|77~combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|inst6|34~0_combout\,
	datad => \alu_mul_div|inst7|41~q\,
	combout => \alu_mul_div|inst6|34~1_combout\);

-- Location: FF_X19_Y17_N29
\alu_mul_div|inst6|38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst6|34~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst6|38~q\);

-- Location: LCCOMB_X19_Y17_N12
\alu_mul_div|inst7|37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|37~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst7|40~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & \alu_mul_div|inst7|41~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst7|40~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst7|41~q\,
	combout => \alu_mul_div|inst7|37~0_combout\);

-- Location: LCCOMB_X19_Y17_N24
\alu_mul_div|inst7|37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|37~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst7|37~0_combout\ & (\alu_mul_div|ALU_3|80~combout\)) # (!\alu_mul_div|inst7|37~0_combout\ & ((\alu_mul_div|inst6|38~q\))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (((\alu_mul_div|inst7|37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|80~combout\,
	datab => \alu_mul_div|inst6|38~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst7|37~0_combout\,
	combout => \alu_mul_div|inst7|37~1_combout\);

-- Location: FF_X19_Y17_N25
\alu_mul_div|inst7|41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst7|37~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst7|41~q\);

-- Location: LCCOMB_X19_Y17_N22
\alu_mul_div|inst7|36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|36~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst7|41~q\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst7|40~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst7|40~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst7|41~q\,
	combout => \alu_mul_div|inst7|36~0_combout\);

-- Location: LCCOMB_X18_Y17_N18
\alu_mul_div|ALU_3|81\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_3|81~combout\ = \alu_mul_div|ALU_3|44~0_combout\ $ (\alu_mul_div|ALU_3|47~0_combout\ $ (((\alu_mul_div|ALU_3|74~0_combout\ & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|74~0_combout\,
	datab => \alu_mul_div|ALU_3|44~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|ALU_3|47~0_combout\,
	combout => \alu_mul_div|ALU_3|81~combout\);

-- Location: LCCOMB_X21_Y17_N10
\alu_mul_div|inst7|36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst7|36~1_combout\ = (\alu_mul_div|inst7|36~0_combout\ & (((!\alu_mul_div|ALU_3|81~combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)))) # (!\alu_mul_div|inst7|36~0_combout\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst7|39~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst7|36~0_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|ALU_3|81~combout\,
	datad => \alu_mul_div|inst7|39~q\,
	combout => \alu_mul_div|inst7|36~1_combout\);

-- Location: FF_X21_Y17_N11
\alu_mul_div|inst7|40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst7|36~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst7|40~q\);

-- Location: LCCOMB_X21_Y17_N12
\alu_mul_div|inst9|inst5|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst5|inst2~0_combout\ = (\alu_mul_div|inst7|40~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(9))))) # (!\alu_mul_div|inst7|40~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst7|40~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(9),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst5|inst2~0_combout\);

-- Location: LCCOMB_X16_Y14_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~25_combout\ = (!\alu_mul_div|RB|inst|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102) $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(102),
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~25_combout\);

-- Location: LCCOMB_X18_Y14_N18
\alu_mul_div|inst9|inst5|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst5|inst2~1_combout\ = (\alu_mul_div|inst9|inst5|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~25_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ 
-- & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst9|inst5|inst2~0_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~25_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~26_combout\,
	combout => \alu_mul_div|inst9|inst5|inst2~1_combout\);

-- Location: FF_X26_Y13_N3
\MARReg|inst1|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst5|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst1|18~q\);

-- Location: FF_X18_Y13_N27
\R0|inst1|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst22|inst2~combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|13~q\);

-- Location: LCCOMB_X17_Y17_N24
\muxA|inst22|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst22|inst2~combout\ = (\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & ((\inst22|17~0_combout\) # ((\inst22|16~0_combout\ & \R0|inst1|13~q\)))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(14) & 
-- (\inst22|16~0_combout\ & ((\R0|inst1|13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	datab => \inst22|16~0_combout\,
	datac => \inst22|17~0_combout\,
	datad => \R0|inst1|13~q\,
	combout => \muxA|inst22|inst2~combout\);

-- Location: FF_X17_Y17_N25
\alu_mul_div|RA|inst1|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst22|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|13~q\);

-- Location: LCCOMB_X18_Y16_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst1|13~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_mul_div|RA|inst1|12~q\,
	datad => \alu_mul_div|RA|inst1|13~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1_combout\);

-- Location: LCCOMB_X14_Y12_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~16_combout\ = (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & \alu_mul_div|RB|inst|19~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => \alu_mul_div|RB|inst|19~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~16_combout\);

-- Location: LCCOMB_X14_Y12_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\) # ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[14]~1_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~16_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~17_combout\);

-- Location: LCCOMB_X13_Y11_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\);

-- Location: LCCOMB_X13_Y11_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[13]~2_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\);

-- Location: LCCOMB_X14_Y11_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\ & (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[51]~7_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~20_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\);

-- Location: LCCOMB_X14_Y11_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[28]~23_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\);

-- Location: LCCOMB_X14_Y14_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~5\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\);

-- Location: LCCOMB_X14_Y14_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[38]~27_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\);

-- Location: LCCOMB_X14_Y16_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\);

-- Location: LCCOMB_X14_Y16_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~32_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\);

-- Location: LCCOMB_X13_Y16_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\);

-- Location: LCCOMB_X13_Y16_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\);

-- Location: LCCOMB_X13_Y16_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\);

-- Location: LCCOMB_X13_Y16_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ = \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\);

-- Location: LCCOMB_X16_Y14_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~22_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RB|inst|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~22_combout\);

-- Location: LCCOMB_X19_Y17_N18
\alu_mul_div|inst9|inst19|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst19|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ((\alu_mul_div|inst7|41~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(8))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(8),
	datad => \alu_mul_div|inst7|41~q\,
	combout => \alu_mul_div|inst9|inst19|inst2~0_combout\);

-- Location: LCCOMB_X18_Y14_N0
\alu_mul_div|inst9|inst19|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst19|inst2~1_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~22_combout\) # ((\alu_mul_div|inst9|inst19|inst2~0_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~22_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~23_combout\,
	datad => \alu_mul_div|inst9|inst19|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst19|inst2~1_combout\);

-- Location: FF_X26_Y13_N9
\MARReg|inst1|19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst19|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst1|19~q\);

-- Location: LCCOMB_X18_Y13_N28
\R0|inst1|16~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R0|inst1|16~feeder_combout\ = \alu_mul_div|inst9|inst21|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst21|inst2~combout\,
	combout => \R0|inst1|16~feeder_combout\);

-- Location: FF_X18_Y13_N29
\R0|inst1|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \R0|inst1|16~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|16~q\);

-- Location: LCCOMB_X16_Y16_N20
\muxA|inst21|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst21|inst2~combout\ = (\inst22|17~0_combout\ & ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(11)) # ((\inst22|16~0_combout\ & \R0|inst1|16~q\)))) # (!\inst22|17~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst1|16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|17~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \R0|inst1|16~q\,
	combout => \muxA|inst21|inst2~combout\);

-- Location: FF_X16_Y16_N21
\alu_mul_div|RA|inst1|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst21|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|16~q\);

-- Location: LCCOMB_X17_Y16_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst1|16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_mul_div|RA|inst1|12~q\,
	datad => \alu_mul_div|RA|inst1|16~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\);

-- Location: LCCOMB_X14_Y11_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[11]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\);

-- Location: LCCOMB_X14_Y14_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~29_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\);

-- Location: LCCOMB_X14_Y16_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[46]~34_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\);

-- Location: LCCOMB_X13_Y16_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[56]~40_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\);

-- Location: LCCOMB_X13_Y17_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[66]~47_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[4]~8_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\);

-- Location: LCCOMB_X14_Y18_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[76]~54_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\);

-- Location: LCCOMB_X17_Y18_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[86]~61_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[6]~12_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\);

-- Location: LCCOMB_X17_Y15_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[106]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[106]~75_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[7]~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~68_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[106]~75_combout\);

-- Location: LCCOMB_X16_Y15_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[106]~75_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[106]~75_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[7]~15\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\);

-- Location: LCCOMB_X16_Y15_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\);

-- Location: LCCOMB_X14_Y17_N14
\alu_mul_div|ALU_1|77\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|77~combout\ = \alu_mul_div|ALU_1|51~0_combout\ $ (\alu_mul_div|ALU_1|52~0_combout\ $ (((!\alu_mul_div|inst4|31~1_combout\ & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst4|31~1_combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datac => \alu_mul_div|ALU_1|51~0_combout\,
	datad => \alu_mul_div|ALU_1|52~0_combout\,
	combout => \alu_mul_div|ALU_1|77~combout\);

-- Location: LCCOMB_X21_Y17_N30
\alu_mul_div|inst5|34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|34~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)) # ((\alu_mul_div|inst5|39~q\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\alu_mul_div|inst5|38~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|inst5|38~q\,
	datad => \alu_mul_div|inst5|39~q\,
	combout => \alu_mul_div|inst5|34~0_combout\);

-- Location: LCCOMB_X21_Y17_N22
\alu_mul_div|inst5|34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|34~1_combout\ = (\alu_mul_div|inst5|34~0_combout\ & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21))) # (!\alu_mul_div|ALU_1|77~combout\))) # (!\alu_mul_div|inst5|34~0_combout\ & (((\alu_mul_div|inst6|41~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|77~combout\,
	datab => \alu_mul_div|inst6|41~q\,
	datac => \alu_mul_div|inst5|34~0_combout\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	combout => \alu_mul_div|inst5|34~1_combout\);

-- Location: FF_X21_Y17_N23
\alu_mul_div|inst5|38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst5|34~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst5|38~q\);

-- Location: LCCOMB_X21_Y17_N8
\alu_mul_div|inst9|inst14|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst14|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(3)) # ((\alu_mul_div|inst5|38~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & (((\alu_mul_div|inst5|38~q\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datab => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(3),
	datac => \alu_mul_div|inst5|38~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst14|inst2~0_combout\);

-- Location: LCCOMB_X16_Y14_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~7_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\ $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_12_result_int[9]~18_combout\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~7_combout\);

-- Location: LCCOMB_X18_Y13_N16
\alu_mul_div|inst9|inst14|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst14|inst2~1_combout\ = (\alu_mul_div|inst9|inst14|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~7_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~8_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst9|inst14|inst2~0_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~7_combout\,
	combout => \alu_mul_div|inst9|inst14|inst2~1_combout\);

-- Location: LCCOMB_X26_Y13_N30
\MARReg|inst|16~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MARReg|inst|16~feeder_combout\ = \alu_mul_div|inst9|inst14|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst14|inst2~1_combout\,
	combout => \MARReg|inst|16~feeder_combout\);

-- Location: FF_X26_Y13_N31
\MARReg|inst|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	d => \MARReg|inst|16~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|16~q\);

-- Location: FF_X17_Y13_N5
\IRReg|inst|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|18~q\);

-- Location: FF_X18_Y13_N19
\R0|inst|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst13|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|17~q\);

-- Location: LCCOMB_X17_Y13_N4
\muxA|inst13|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst13|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|18~q\) # ((\inst22|16~0_combout\ & \R0|inst|17~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst|17~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \IRReg|inst|18~q\,
	datad => \R0|inst|17~q\,
	combout => \muxA|inst13|inst2~0_combout\);

-- Location: LCCOMB_X16_Y13_N14
\muxA|inst13|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst13|inst2~1_combout\ = (\muxA|inst13|inst2~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \inst22|17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \inst22|17~0_combout\,
	datad => \muxA|inst13|inst2~0_combout\,
	combout => \muxA|inst13|inst2~1_combout\);

-- Location: FF_X16_Y13_N15
\alu_mul_div|RA|inst|17~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst13|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|17~_Duplicate_1_q\);

-- Location: LCCOMB_X22_Y17_N20
\alu_mul_div|ALU_1|48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|48~0_combout\ = (\alu_mul_div|RA|inst|17~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|17~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst|17~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|17~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datac => \alu_mul_div|RA|inst|17~_Duplicate_1_q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	combout => \alu_mul_div|ALU_1|48~0_combout\);

-- Location: LCCOMB_X22_Y17_N12
\alu_mul_div|ALU_1|82\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|82~combout\ = \alu_mul_div|ALU_1|48~0_combout\ $ (\alu_mul_div|ALU_1|45~0_combout\ $ (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & !\alu_mul_div|inst4|31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datab => \alu_mul_div|ALU_1|48~0_combout\,
	datac => \alu_mul_div|inst4|31~0_combout\,
	datad => \alu_mul_div|ALU_1|45~0_combout\,
	combout => \alu_mul_div|ALU_1|82~combout\);

-- Location: LCCOMB_X21_Y17_N20
\alu_mul_div|inst5|35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|35~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\alu_mul_div|inst5|38~q\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst5|39~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \alu_mul_div|inst5|38~q\,
	datad => \alu_mul_div|inst5|39~q\,
	combout => \alu_mul_div|inst5|35~0_combout\);

-- Location: LCCOMB_X22_Y17_N10
\alu_mul_div|ALU_1|80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|80~0_combout\ = \alu_mul_div|ALU_1|43~0_combout\ $ (\alu_mul_div|ALU_1|46~0_combout\ $ (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27) & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|43~0_combout\,
	datab => \alu_mul_div|ALU_1|46~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(22),
	combout => \alu_mul_div|ALU_1|80~0_combout\);

-- Location: LCCOMB_X22_Y17_N18
\alu_mul_div|inst5|37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|37~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20)) # (\alu_mul_div|inst5|40~q\)))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (\alu_mul_div|inst5|41~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \alu_mul_div|inst5|41~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst5|40~q\,
	combout => \alu_mul_div|inst5|37~0_combout\);

-- Location: LCCOMB_X22_Y17_N8
\alu_mul_div|inst5|37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|37~1_combout\ = (\alu_mul_div|inst5|37~0_combout\ & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))) # (!\alu_mul_div|ALU_1|80~0_combout\))) # (!\alu_mul_div|inst5|37~0_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|80~0_combout\,
	datab => \alu_mul_div|inst5|37~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(18),
	combout => \alu_mul_div|inst5|37~1_combout\);

-- Location: FF_X22_Y17_N9
\alu_mul_div|inst5|41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst5|37~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst5|41~q\);

-- Location: LCCOMB_X22_Y17_N14
\alu_mul_div|inst5|36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|36~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (\alu_mul_div|inst5|41~q\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst5|40~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datab => \alu_mul_div|inst5|41~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst5|40~q\,
	combout => \alu_mul_div|inst5|36~0_combout\);

-- Location: LCCOMB_X22_Y17_N0
\alu_mul_div|ALU_1|81\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_1|81~combout\ = \alu_mul_div|ALU_1|47~0_combout\ $ (\alu_mul_div|ALU_1|44~0_combout\ $ (((\alu_mul_div|ALU_1|74~0_combout\ & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|74~0_combout\,
	datab => \alu_mul_div|ALU_1|47~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|ALU_1|44~0_combout\,
	combout => \alu_mul_div|ALU_1|81~combout\);

-- Location: LCCOMB_X22_Y17_N24
\alu_mul_div|inst5|36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|36~1_combout\ = (\alu_mul_div|inst5|36~0_combout\ & (((!\alu_mul_div|ALU_1|81~combout\) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))) # (!\alu_mul_div|inst5|36~0_combout\ & (\alu_mul_div|inst5|39~q\ & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst5|39~q\,
	datab => \alu_mul_div|inst5|36~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datad => \alu_mul_div|ALU_1|81~combout\,
	combout => \alu_mul_div|inst5|36~1_combout\);

-- Location: FF_X22_Y17_N25
\alu_mul_div|inst5|40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst5|36~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst5|40~q\);

-- Location: LCCOMB_X22_Y17_N28
\alu_mul_div|inst5|35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst5|35~1_combout\ = (\alu_mul_div|inst5|35~0_combout\ & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))) # (!\alu_mul_div|ALU_1|82~combout\))) # (!\alu_mul_div|inst5|35~0_combout\ & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & \alu_mul_div|inst5|40~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|82~combout\,
	datab => \alu_mul_div|inst5|35~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst5|40~q\,
	combout => \alu_mul_div|inst5|35~1_combout\);

-- Location: FF_X22_Y17_N29
\alu_mul_div|inst5|39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst5|35~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst5|39~q\);

-- Location: LCCOMB_X21_Y17_N4
\alu_mul_div|inst9|inst13|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst13|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(2)) # ((\alu_mul_div|inst5|39~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & (\alu_mul_div|inst5|39~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datab => \alu_mul_div|inst5|39~q\,
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(2),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst13|inst2~0_combout\);

-- Location: LCCOMB_X16_Y14_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_13_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout\);

-- Location: LCCOMB_X18_Y13_N18
\alu_mul_div|inst9|inst13|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst13|inst2~1_combout\ = (\alu_mul_div|inst9|inst13|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst9|inst13|inst2~0_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~4_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~5_combout\,
	combout => \alu_mul_div|inst9|inst13|inst2~1_combout\);

-- Location: FF_X17_Y13_N23
\IRReg|inst|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst|16~q\);

-- Location: FF_X17_Y13_N25
\R0|inst|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \alu_mul_div|inst9|inst15|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst|15~q\);

-- Location: LCCOMB_X17_Y13_N22
\muxA|inst15|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst15|inst2~0_combout\ = (\inst22|19~0_combout\ & ((\IRReg|inst|16~q\) # ((\inst22|16~0_combout\ & \R0|inst|15~q\)))) # (!\inst22|19~0_combout\ & (\inst22|16~0_combout\ & ((\R0|inst|15~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst22|19~0_combout\,
	datab => \inst22|16~0_combout\,
	datac => \IRReg|inst|16~q\,
	datad => \R0|inst|15~q\,
	combout => \muxA|inst15|inst2~0_combout\);

-- Location: LCCOMB_X16_Y13_N26
\muxA|inst15|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst15|inst2~1_combout\ = (\muxA|inst15|inst2~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & \inst22|17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \inst22|17~0_combout\,
	datad => \muxA|inst15|inst2~0_combout\,
	combout => \muxA|inst15|inst2~1_combout\);

-- Location: FF_X16_Y13_N27
\alu_mul_div|RA|inst|15~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst15|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst|15~_Duplicate_1_q\);

-- Location: LCCOMB_X14_Y17_N26
\alu_mul_div|ALU_2|46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|46~0_combout\ = (\alu_mul_div|RA|inst|15~_Duplicate_1_q\ & ((\alu_mul_div|RB|inst|15~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26))) # (!\alu_mul_div|RB|inst|15~q\ & 
-- ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(26),
	datab => \alu_mul_div|RB|inst|15~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(25),
	datad => \alu_mul_div|RA|inst|15~_Duplicate_1_q\,
	combout => \alu_mul_div|ALU_2|46~0_combout\);

-- Location: LCCOMB_X14_Y17_N28
\alu_mul_div|ALU_2|80\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|ALU_2|80~combout\ = \alu_mul_div|ALU_2|46~0_combout\ $ (\alu_mul_div|ALU_2|43~0_combout\ $ (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27)) # (\alu_mul_div|inst4|31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|46~0_combout\,
	datab => \alu_mul_div|ALU_2|43~0_combout\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(27),
	datad => \alu_mul_div|inst4|31~2_combout\,
	combout => \alu_mul_div|ALU_2|80~combout\);

-- Location: LCCOMB_X19_Y17_N20
\alu_mul_div|inst6|37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|37~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & ((\alu_mul_div|inst6|40~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21) & (((!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & \alu_mul_div|inst6|41~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst6|40~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(21),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst6|41~q\,
	combout => \alu_mul_div|inst6|37~0_combout\);

-- Location: LCCOMB_X19_Y17_N16
\alu_mul_div|inst6|37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst6|37~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & ((\alu_mul_div|inst6|37~0_combout\ & (\alu_mul_div|ALU_2|80~combout\)) # (!\alu_mul_div|inst6|37~0_combout\ & ((\alu_mul_div|inst5|38~q\))))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20) & (((\alu_mul_div|inst6|37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|80~combout\,
	datab => \alu_mul_div|inst5|38~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(20),
	datad => \alu_mul_div|inst6|37~0_combout\,
	combout => \alu_mul_div|inst6|37~1_combout\);

-- Location: FF_X19_Y17_N17
\alu_mul_div|inst6|41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \alu_mul_div|inst6|37~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|inst6|41~q\);

-- Location: LCCOMB_X19_Y17_N2
\alu_mul_div|inst9|inst15|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst15|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ((\alu_mul_div|inst6|41~q\) # ((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(4) & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & (((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(4) & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \alu_mul_div|inst6|41~q\,
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(4),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	combout => \alu_mul_div|inst9|inst15|inst2~0_combout\);

-- Location: LCCOMB_X16_Y14_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_11_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout\);

-- Location: LCCOMB_X17_Y13_N24
\alu_mul_div|inst9|inst15|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst15|inst2~1_combout\ = (\alu_mul_div|inst9|inst15|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst9|inst15|inst2~0_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~10_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~11_combout\,
	combout => \alu_mul_div|inst9|inst15|inst2~1_combout\);

-- Location: LCCOMB_X26_Y13_N6
\PCReg|inst|15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst|15~feeder_combout\ = \alu_mul_div|inst9|inst15|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst15|inst2~1_combout\,
	combout => \PCReg|inst|15~feeder_combout\);

-- Location: FF_X26_Y13_N7
\PCReg|inst|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst|15~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|15~q\);

-- Location: LCCOMB_X19_Y12_N18
\R1|inst|15~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|inst|15~feeder_combout\ = \alu_mul_div|inst9|inst15|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst15|inst2~1_combout\,
	combout => \R1|inst|15~feeder_combout\);

-- Location: FF_X19_Y12_N19
\R1|inst|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	d => \R1|inst|15~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|15~q\);

-- Location: LCCOMB_X19_Y12_N24
\muxB|inst18|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst18|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (\PCReg|inst|15~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) 
-- & (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & \R1|inst|15~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \PCReg|inst|15~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \R1|inst|15~q\,
	combout => \muxB|inst18|inst3~combout\);

-- Location: FF_X19_Y12_N25
\alu_mul_div|RB|inst|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst18|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|15~q\);

-- Location: LCCOMB_X13_Y15_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\ = (\alu_mul_div|RB|inst|14~q\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~7\ & VCC)) # (!\alu_mul_div|RB|inst|14~q\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~7\ $ (GND)))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~9\ = CARRY((!\alu_mul_div|RB|inst|14~q\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RB|inst|14~q\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~9\);

-- Location: LCCOMB_X13_Y15_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ = (\alu_mul_div|RB|inst|12~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|RB|inst|13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|13~q\,
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\);

-- Location: LCCOMB_X13_Y16_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[58]~38_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\);

-- Location: LCCOMB_X13_Y17_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\);

-- Location: LCCOMB_X13_Y18_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~12_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[68]~45_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\);

-- Location: LCCOMB_X14_Y18_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\ & VCC)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\) # (GND))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\);

-- Location: LCCOMB_X13_Y18_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[88]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[88]~59_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[78]~52_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~14_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[88]~59_combout\);

-- Location: LCCOMB_X17_Y18_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[88]~59_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[88]~59_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[7]~15\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout\);

-- Location: LCCOMB_X17_Y18_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\);

-- Location: LCCOMB_X16_Y14_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~13_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_10_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~13_combout\);

-- Location: LCCOMB_X19_Y17_N30
\alu_mul_div|inst9|inst4|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst4|inst2~0_combout\ = (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(5) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # ((\alu_mul_div|inst6|40~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))) # (!\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(5) & (((\alu_mul_div|inst6|40~q\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(5),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst6|40~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst4|inst2~0_combout\);

-- Location: LCCOMB_X17_Y13_N20
\alu_mul_div|inst9|inst4|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst4|inst2~1_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~13_combout\) # ((\alu_mul_div|inst9|inst4|inst2~0_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~13_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datad => \alu_mul_div|inst9|inst4|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst4|inst2~1_combout\);

-- Location: FF_X19_Y12_N9
\R1|inst|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst4|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|14~q\);

-- Location: LCCOMB_X19_Y14_N14
\PCReg|inst|14~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst|14~feeder_combout\ = \alu_mul_div|inst9|inst4|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst4|inst2~1_combout\,
	combout => \PCReg|inst|14~feeder_combout\);

-- Location: FF_X19_Y14_N15
\PCReg|inst|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst|14~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|14~q\);

-- Location: LCCOMB_X19_Y12_N14
\muxB|inst4|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst4|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ((\PCReg|inst|14~q\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) 
-- & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\R1|inst|14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \R1|inst|14~q\,
	datad => \PCReg|inst|14~q\,
	combout => \muxB|inst4|inst3~combout\);

-- Location: FF_X19_Y12_N15
\alu_mul_div|RB|inst|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst4|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|14~q\);

-- Location: LCCOMB_X13_Y15_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ = (\alu_mul_div|RB|inst|12~q\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\))) # (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|RB|inst|14~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RB|inst|14~q\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\);

-- Location: LCCOMB_X14_Y11_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\)))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~21_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\);

-- Location: LCCOMB_X14_Y11_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[68]~8_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[29]~22_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\);

-- Location: LCCOMB_X14_Y14_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~7\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\);

-- Location: LCCOMB_X14_Y14_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\);

-- Location: LCCOMB_X14_Y14_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ = \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\);

-- Location: LCCOMB_X14_Y14_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[39]~26_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\);

-- Location: LCCOMB_X14_Y16_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~9\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\);

-- Location: LCCOMB_X14_Y16_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~31_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\);

-- Location: LCCOMB_X13_Y16_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~12_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[59]~37_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\);

-- Location: LCCOMB_X13_Y17_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (GND))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\ & VCC)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\ & 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\))))
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\);

-- Location: LCCOMB_X13_Y17_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[79]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[79]~51_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[69]~44_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~14_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[79]~51_combout\);

-- Location: LCCOMB_X14_Y18_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[79]~51_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[79]~51_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[7]~15\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout\);

-- Location: LCCOMB_X14_Y18_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\);

-- Location: LCCOMB_X16_Y14_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~16_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_9_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~16_combout\);

-- Location: LCCOMB_X19_Y17_N10
\alu_mul_div|inst9|inst16|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst16|inst2~0_combout\ = (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(6) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16)) # ((\alu_mul_div|inst6|39~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))) # (!\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(6) & (((\alu_mul_div|inst6|39~q\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(6),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst6|39~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst16|inst2~0_combout\);

-- Location: LCCOMB_X17_Y13_N16
\alu_mul_div|inst9|inst16|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst16|inst2~1_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~16_combout\) # ((\alu_mul_div|inst9|inst16|inst2~0_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~17_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~16_combout\,
	datad => \alu_mul_div|inst9|inst16|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst16|inst2~1_combout\);

-- Location: LCCOMB_X19_Y14_N20
\PCReg|inst|13~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \PCReg|inst|13~feeder_combout\ = \alu_mul_div|inst9|inst16|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst16|inst2~1_combout\,
	combout => \PCReg|inst|13~feeder_combout\);

-- Location: FF_X19_Y14_N21
\PCReg|inst|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	d => \PCReg|inst|13~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|13~q\);

-- Location: FF_X19_Y12_N7
\R1|inst|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst16|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|13~q\);

-- Location: LCCOMB_X19_Y12_N20
\muxB|inst5|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst5|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\PCReg|inst|13~q\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ((\R1|inst|13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \PCReg|inst|13~q\,
	datad => \R1|inst|13~q\,
	combout => \muxB|inst5|inst3~combout\);

-- Location: FF_X19_Y12_N21
\alu_mul_div|RB|inst|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst5|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|13~q\);

-- Location: LCCOMB_X13_Y15_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ = (\alu_mul_div|RB|inst|12~q\ & (((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\)))) # (!\alu_mul_div|RB|inst|12~q\ & (!\alu_mul_div|RB|inst|13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|13~q\,
	datab => \alu_mul_div|RB|inst|12~q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~10_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\);

-- Location: LCCOMB_X14_Y14_N10
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\))))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[85]~4_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~25_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\);

-- Location: LCCOMB_X14_Y16_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\ = ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\ $ 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))) # (GND)
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~11\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\);

-- Location: LCCOMB_X14_Y16_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~13\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\);

-- Location: LCCOMB_X14_Y16_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\)))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\ & (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~30_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\);

-- Location: LCCOMB_X13_Y16_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~43_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~14_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[60]~36_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~43_combout\);

-- Location: LCCOMB_X13_Y17_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~43_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[70]~43_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[7]~15\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout\);

-- Location: LCCOMB_X13_Y17_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\);

-- Location: LCCOMB_X16_Y14_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~19_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\ $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_8_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RB|inst|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~19_combout\);

-- Location: LCCOMB_X19_Y17_N14
\alu_mul_div|inst9|inst17|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst17|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ((\alu_mul_div|inst6|38~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(7))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(7),
	datad => \alu_mul_div|inst6|38~q\,
	combout => \alu_mul_div|inst9|inst17|inst2~0_combout\);

-- Location: LCCOMB_X18_Y13_N6
\alu_mul_div|inst9|inst17|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst17|inst2~1_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~19_combout\) # ((\alu_mul_div|inst9|inst17|inst2~0_combout\) # 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~20_combout\,
	datad => \alu_mul_div|inst9|inst17|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst17|inst2~1_combout\);

-- Location: FF_X19_Y12_N13
\R1|inst|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst6~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst17|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|inst|12~q\);

-- Location: FF_X19_Y14_N11
\PCReg|inst|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst7~clkctrl_outclk\,
	asdata => \alu_mul_div|inst9|inst17|inst2~1_combout\,
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|inst|12~q\);

-- Location: LCCOMB_X19_Y12_N10
\muxB|inst6|inst3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxB|inst6|inst3~combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\R1|inst|12~q\ & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & 
-- (((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & \PCReg|inst|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R1|inst|12~q\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \PCReg|inst|12~q\,
	combout => \muxB|inst6|inst3~combout\);

-- Location: FF_X19_Y12_N11
\alu_mul_div|RB|inst|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst12~clkctrl_outclk\,
	d => \muxB|inst6|inst3~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RB|inst|12~q\);

-- Location: LCCOMB_X13_Y15_N8
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ = (\alu_mul_div|RB|inst|12~q\ & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu_mul_div|RB|inst|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~12_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\);

-- Location: LCCOMB_X16_Y12_N0
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~92_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[7]~14_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[123]~85_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~92_combout\);

-- Location: LCCOMB_X16_Y12_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~93_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[122]~86_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[6]~12_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~93_combout\);

-- Location: LCCOMB_X16_Y12_N4
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~94_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[121]~87_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~94_combout\);

-- Location: LCCOMB_X16_Y13_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~95_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[120]~88_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[4]~8_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~95_combout\);

-- Location: LCCOMB_X16_Y12_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~96_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[3]~6_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[119]~89_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~96_combout\);

-- Location: LCCOMB_X16_Y12_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~97_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\)) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[118]~90_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[2]~4_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~97_combout\);

-- Location: LCCOMB_X16_Y12_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[127]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[127]~98_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[1]~2_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~105_combout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[127]~98_combout\);

-- Location: LCCOMB_X16_Y13_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~106_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & (\alu_mul_div|RA|inst|18~_Duplicate_1_q\ $ 
-- (((\alu_mul_div|RA|inst1|12~q\))))) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ & 
-- (((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst|18~_Duplicate_1_q\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[0]~0_combout\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~106_combout\);

-- Location: LCCOMB_X18_Y16_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~14_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|RA|inst|19~_Duplicate_1_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|RA|inst|19~_Duplicate_1_q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~14_combout\);

-- Location: LCCOMB_X14_Y12_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~14_combout\) # (!\alu_mul_div|RB|inst|19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|19~q\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|norm_num[0]~14_combout\,
	datad => VCC,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\);

-- Location: LCCOMB_X14_Y12_N14
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~106_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~106_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~19_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[126]~106_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[0]~1_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\);

-- Location: LCCOMB_X14_Y12_N16
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[127]~98_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[127]~98_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[127]~98_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~18_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[1]~3_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\);

-- Location: LCCOMB_X14_Y12_N18
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~97_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~97_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~15_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[128]~97_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[2]~5_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\);

-- Location: LCCOMB_X14_Y12_N20
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~96_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~96_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[129]~96_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~16_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[3]~7_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\);

-- Location: LCCOMB_X14_Y12_N22
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~95_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~95_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~17_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[130]~95_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[4]~9_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\);

-- Location: LCCOMB_X14_Y12_N24
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~94_combout\ & 
-- ((!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\))) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~94_combout\ & (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\ & 
-- !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[131]~94_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~20_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[5]~11_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\);

-- Location: LCCOMB_X14_Y12_N26
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~93_combout\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\ & !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~93_combout\ & ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[132]~93_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_2~14_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[6]~13_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\);

-- Location: LCCOMB_X14_Y12_N28
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\ = CARRY((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~92_combout\) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[133]~92_combout\,
	datad => VCC,
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[7]~15_cout\,
	cout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\);

-- Location: LCCOMB_X14_Y12_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ = !\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[8]~17_cout\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\);

-- Location: LCCOMB_X16_Y14_N12
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0_combout\ = \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\ $ (\alu_mul_div|RA|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	datad => \alu_mul_div|RA|inst1|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|pre_quot[0]~0_combout\);

-- Location: LCCOMB_X16_Y14_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (!\alu_mul_div|RB|inst|12~q\ & 
-- (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\ $ (!\alu_mul_div|RA|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_14_result_int[9]~18_combout\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|RB|inst|12~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout\);

-- Location: LCCOMB_X21_Y17_N26
\alu_mul_div|inst9|inst3|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst3|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(1)) # ((\alu_mul_div|inst5|40~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & (\alu_mul_div|inst5|40~q\ & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datab => \alu_mul_div|inst5|40~q\,
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(1),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst3|inst2~0_combout\);

-- Location: LCCOMB_X18_Y13_N4
\alu_mul_div|inst9|inst3|inst2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst3|inst2~1_combout\ = (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout\) # ((\alu_mul_div|inst9|inst3|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~1_combout\ 
-- & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~1_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~0_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datad => \alu_mul_div|inst9|inst3|inst2~0_combout\,
	combout => \alu_mul_div|inst9|inst3|inst2~1_combout\);

-- Location: LCCOMB_X26_Y13_N18
\MARReg|inst|18~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \MARReg|inst|18~feeder_combout\ = \alu_mul_div|inst9|inst3|inst2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst3|inst2~1_combout\,
	combout => \MARReg|inst|18~feeder_combout\);

-- Location: FF_X26_Y13_N19
\MARReg|inst|18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst11~clkctrl_outclk\,
	d => \MARReg|inst|18~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MARReg|inst|18~q\);

-- Location: LCCOMB_X17_Y17_N26
\muxA|inst|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst|inst2~combout\ = (\R0|inst|19~q\ & ((\inst22|16~0_combout\) # ((\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & \inst22|17~0_combout\)))) # (!\R0|inst|19~q\ & (\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & 
-- (\inst22|17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R0|inst|19~q\,
	datab => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \inst22|17~0_combout\,
	datad => \inst22|16~0_combout\,
	combout => \muxA|inst|inst2~combout\);

-- Location: LCCOMB_X19_Y16_N30
\alu_mul_div|inst9|inst23|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst23|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & ((\alu_mul_div|inst8|38~q\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(15))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17) & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & 
-- (\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datac => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(15),
	datad => \alu_mul_div|inst8|38~q\,
	combout => \alu_mul_div|inst9|inst23|inst2~0_combout\);

-- Location: LCCOMB_X14_Y12_N2
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0) = ((\alu_mul_div|RB|inst|19~q\) # (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\)) # 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[17]~6_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[34]~5_combout\,
	datad => \alu_mul_div|RB|inst|19~q\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0));

-- Location: LCCOMB_X16_Y13_N6
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~43_combout\ = (!\alu_mul_div|RB|inst|12~q\ & (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|RB|inst|12~q\,
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0),
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~43_combout\);

-- Location: LCCOMB_X17_Y14_N30
\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~44_combout\ = \alu_mul_div|RA|inst1|12~q\ $ (\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~42\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \alu_mul_div|RA|inst1|12~q\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|selnose\(0),
	cin => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~42\,
	combout => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~44_combout\);

-- Location: LCCOMB_X18_Y14_N10
\alu_mul_div|inst9|inst23|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst23|inst2~combout\ = (\alu_mul_div|inst9|inst23|inst2~0_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~43_combout\) # ((\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\ 
-- & \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|inst9|inst23|inst2~0_combout\,
	datab => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~3_combout\,
	datac => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~43_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|op_3~44_combout\,
	combout => \alu_mul_div|inst9|inst23|inst2~combout\);

-- Location: LCCOMB_X19_Y14_N24
\R0|inst1|12~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R0|inst1|12~feeder_combout\ = \alu_mul_div|inst9|inst23|inst2~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu_mul_div|inst9|inst23|inst2~combout\,
	combout => \R0|inst1|12~feeder_combout\);

-- Location: FF_X19_Y14_N25
\R0|inst1|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst5~clkctrl_outclk\,
	d => \R0|inst1|12~feeder_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R0|inst1|12~q\);

-- Location: LCCOMB_X17_Y17_N20
\muxA|inst23|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxA|inst23|inst2~combout\ = (\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & ((\inst22|17~0_combout\) # ((\inst22|16~0_combout\ & \R0|inst1|12~q\)))) # (!\inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & 
-- (\inst22|16~0_combout\ & ((\R0|inst1|12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \inst22|16~0_combout\,
	datac => \inst22|17~0_combout\,
	datad => \R0|inst1|12~q\,
	combout => \muxA|inst23|inst2~combout\);

-- Location: FF_X17_Y17_N21
\alu_mul_div|RA|inst1|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \alu_mul_div|inst~clkctrl_outclk\,
	d => \muxA|inst23|inst2~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \alu_mul_div|RA|inst1|12~q\);

-- Location: LCCOMB_X21_Y17_N16
\alu_mul_div|inst9|inst|inst2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst|inst2~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & ((\alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(0)) # ((\alu_mul_div|inst5|41~q\ & 
-- \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16) & (((\alu_mul_div|inst5|41~q\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(16),
	datab => \alu_mul_div|inst1|lpm_mult_component|auto_generated|result\(0),
	datac => \alu_mul_div|inst5|41~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(17),
	combout => \alu_mul_div|inst9|inst|inst2~0_combout\);

-- Location: LCCOMB_X16_Y14_N16
\alu_mul_div|inst9|inst|inst2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst9|inst|inst2~combout\ = (\alu_mul_div|inst9|inst|inst2~0_combout\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15) & (\alu_mul_div|RA|inst1|12~q\ $ 
-- (!\alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	datab => \alu_mul_div|RA|inst1|12~q\,
	datac => \alu_mul_div|inst9|inst|inst2~0_combout\,
	datad => \alu_mul_div|inst2|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_15_result_int[9]~18_combout\,
	combout => \alu_mul_div|inst9|inst|inst2~combout\);

-- Location: FF_X17_Y17_N17
\IRReg|inst1|12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(15),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|12~q\);

-- Location: LCCOMB_X16_Y17_N2
\inst19|inst3|sub|92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|92~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \IRReg|inst1|12~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \IRReg|inst1|12~q\,
	combout => \inst19|inst3|sub|92~0_combout\);

-- Location: LCCOMB_X16_Y17_N18
\inst19|inst3|sub|87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|87~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst3|sub|92~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\inst19|inst3|sub|92~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst19|inst3|sub|92~1_combout\,
	datad => \inst19|inst3|sub|92~0_combout\,
	combout => \inst19|inst3|sub|87~0_combout\);

-- Location: LCCOMB_X21_Y16_N4
\inst19|inst|sub|89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|89~0_combout\ = (\inst19|inst1|sub|87~q\ & (\inst19|inst1|sub|99~q\ & (\inst19|inst1|sub|110~q\ & \inst19|inst1|sub|9~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst1|sub|87~q\,
	datab => \inst19|inst1|sub|99~q\,
	datac => \inst19|inst1|sub|110~q\,
	datad => \inst19|inst1|sub|9~q\,
	combout => \inst19|inst|sub|89~0_combout\);

-- Location: LCCOMB_X16_Y16_N0
\inst19|inst|sub|104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|104~0_combout\ = (\inst19|inst|sub|9~q\ & (\inst19|inst|sub|87~q\ & (\inst19|inst|sub|99~q\ & \inst19|inst|sub|89~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst|sub|9~q\,
	datab => \inst19|inst|sub|87~q\,
	datac => \inst19|inst|sub|99~q\,
	datad => \inst19|inst|sub|89~0_combout\,
	combout => \inst19|inst|sub|104~0_combout\);

-- Location: LCCOMB_X17_Y17_N2
\inst19|inst3|sub|90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|90~combout\ = \inst19|inst3|sub|87~q\ $ (((\inst19|inst|sub|110~q\ & (\inst19|inst|sub|104~0_combout\ & \inst19|inst3|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst|sub|110~q\,
	datab => \inst19|inst|sub|104~0_combout\,
	datac => \inst19|inst3|sub|9~q\,
	datad => \inst19|inst3|sub|87~q\,
	combout => \inst19|inst3|sub|90~combout\);

-- Location: LCCOMB_X17_Y17_N16
\inst19|inst3|sub|92~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|92~2_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\IRReg|inst1|12~q\))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst3|sub|90~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \inst19|inst3|sub|90~combout\,
	datac => \IRReg|inst1|12~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst19|inst3|sub|92~2_combout\);

-- Location: FF_X16_Y17_N19
\inst19|inst3|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst3|sub|87~0_combout\,
	asdata => \inst19|inst3|sub|92~2_combout\,
	clrn => \CLRN~input_o\,
	sload => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst3|sub|87~q\);

-- Location: LCCOMB_X16_Y17_N16
\inst19|inst3|sub|75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|75~1_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \inst19|inst3|sub|75~1_combout\);

-- Location: FF_X17_Y17_N11
\IRReg|inst1|13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(14),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|13~q\);

-- Location: LCCOMB_X17_Y17_N28
\inst19|inst3|sub|75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|75~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \IRReg|inst1|13~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \IRReg|inst1|13~q\,
	combout => \inst19|inst3|sub|75~0_combout\);

-- Location: LCCOMB_X16_Y17_N8
\inst19|inst3|sub|9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|9~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst3|sub|75~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\inst19|inst3|sub|75~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst19|inst3|sub|75~1_combout\,
	datad => \inst19|inst3|sub|75~0_combout\,
	combout => \inst19|inst3|sub|9~0_combout\);

-- Location: LCCOMB_X17_Y17_N14
\inst19|inst3|sub|75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|75~2_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst3|sub|9~q\ $ (((\inst19|inst|sub|110~q\ & \inst19|inst|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst19|inst|sub|110~q\,
	datac => \inst19|inst3|sub|9~q\,
	datad => \inst19|inst|sub|104~0_combout\,
	combout => \inst19|inst3|sub|75~2_combout\);

-- Location: LCCOMB_X17_Y17_N10
\inst19|inst3|sub|75~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst3|sub|75~3_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & ((\inst19|inst3|sub|75~2_combout\) # ((\IRReg|inst1|13~q\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \inst19|inst3|sub|75~2_combout\,
	datac => \IRReg|inst1|13~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst19|inst3|sub|75~3_combout\);

-- Location: FF_X16_Y17_N9
\inst19|inst3|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst3|sub|9~0_combout\,
	asdata => \inst19|inst3|sub|75~3_combout\,
	clrn => \CLRN~input_o\,
	sload => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst3|sub|9~q\);

-- Location: LCCOMB_X16_Y17_N28
\inst19|inst|sub|109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|109~1_combout\ = (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \inst19|inst|sub|109~1_combout\);

-- Location: FF_X17_Y17_N9
\IRReg|inst1|14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(13),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|14~q\);

-- Location: LCCOMB_X16_Y17_N10
\inst19|inst|sub|109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|109~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \IRReg|inst1|14~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \IRReg|inst1|14~q\,
	combout => \inst19|inst|sub|109~0_combout\);

-- Location: LCCOMB_X16_Y17_N22
\inst19|inst|sub|110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|110~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst|sub|109~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\inst19|inst|sub|109~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst19|inst|sub|109~1_combout\,
	datad => \inst19|inst|sub|109~0_combout\,
	combout => \inst19|inst|sub|110~0_combout\);

-- Location: LCCOMB_X17_Y17_N8
\inst19|inst|sub|109~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|109~2_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (((\IRReg|inst1|14~q\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst|sub|110~q\ $ 
-- (((\inst19|inst|sub|104~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst19|inst|sub|110~q\,
	datac => \IRReg|inst1|14~q\,
	datad => \inst19|inst|sub|104~0_combout\,
	combout => \inst19|inst|sub|109~2_combout\);

-- Location: LCCOMB_X16_Y17_N14
\inst19|inst|sub|109~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|109~3_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \inst19|inst|sub|109~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \inst19|inst|sub|109~2_combout\,
	combout => \inst19|inst|sub|109~3_combout\);

-- Location: FF_X16_Y17_N23
\inst19|inst|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst|sub|110~0_combout\,
	asdata => \inst19|inst|sub|109~3_combout\,
	clrn => \CLRN~input_o\,
	sload => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst|sub|110~q\);

-- Location: LCCOMB_X16_Y17_N0
\inst19|inst|sub|102~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|102~1_combout\ = (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \inst19|inst|sub|102~1_combout\);

-- Location: FF_X16_Y16_N3
\IRReg|inst1|15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(12),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|15~q\);

-- Location: LCCOMB_X16_Y16_N12
\inst19|inst|sub|102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|102~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \IRReg|inst1|15~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \IRReg|inst1|15~q\,
	combout => \inst19|inst|sub|102~0_combout\);

-- Location: LCCOMB_X16_Y17_N4
\inst19|inst|sub|99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|99~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst|sub|102~1_combout\)) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\inst19|inst|sub|102~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst19|inst|sub|102~1_combout\,
	datad => \inst19|inst|sub|102~0_combout\,
	combout => \inst19|inst|sub|99~0_combout\);

-- Location: LCCOMB_X16_Y16_N22
\inst19|inst|sub|97\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|97~combout\ = \inst19|inst|sub|99~q\ $ (((\inst19|inst|sub|9~q\ & (\inst19|inst|sub|87~q\ & \inst19|inst|sub|89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst|sub|9~q\,
	datab => \inst19|inst|sub|87~q\,
	datac => \inst19|inst|sub|99~q\,
	datad => \inst19|inst|sub|89~0_combout\,
	combout => \inst19|inst|sub|97~combout\);

-- Location: LCCOMB_X16_Y16_N2
\inst19|inst|sub|102~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|102~2_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\IRReg|inst1|15~q\))) # 
-- (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst|sub|97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst|sub|97~combout\,
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \IRReg|inst1|15~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst19|inst|sub|102~2_combout\);

-- Location: FF_X16_Y17_N5
\inst19|inst|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst|sub|99~0_combout\,
	asdata => \inst19|inst|sub|102~2_combout\,
	clrn => \CLRN~input_o\,
	sload => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst|sub|99~q\);

-- Location: LCCOMB_X31_Y12_N28
inst8 : cycloneive_lcell_comb
-- Equation(s):
-- \inst8~combout\ = LCELL((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & \inst33|inst12~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datac => \inst33|inst12~combout\,
	combout => \inst8~combout\);

-- Location: CLKCTRL_G9
\inst8~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst8~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst8~clkctrl_outclk\);

-- Location: FF_X16_Y16_N5
\IRReg|inst1|16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|16~q\);

-- Location: LCCOMB_X16_Y16_N6
\inst19|inst|sub|92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|92~0_combout\ = (\IRReg|inst1|16~q\ & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IRReg|inst1|16~q\,
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \inst19|inst|sub|92~0_combout\);

-- Location: LCCOMB_X16_Y17_N6
\inst19|inst|sub|92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|92~1_combout\ = (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \inst19|inst|sub|92~1_combout\);

-- Location: LCCOMB_X16_Y17_N26
\inst19|inst|sub|87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|87~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\inst19|inst|sub|92~1_combout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst|sub|92~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst19|inst|sub|92~0_combout\,
	datad => \inst19|inst|sub|92~1_combout\,
	combout => \inst19|inst|sub|87~0_combout\);

-- Location: LCCOMB_X16_Y16_N16
\inst19|inst|sub|92~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|92~2_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst|sub|87~q\ $ (((\inst19|inst|sub|89~0_combout\ & \inst19|inst|sub|9~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst|sub|89~0_combout\,
	datab => \inst19|inst|sub|87~q\,
	datac => \inst19|inst|sub|9~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst19|inst|sub|92~2_combout\);

-- Location: LCCOMB_X16_Y16_N4
\inst19|inst|sub|92~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|92~3_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & ((\inst19|inst|sub|92~2_combout\) # ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & \IRReg|inst1|16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datac => \IRReg|inst1|16~q\,
	datad => \inst19|inst|sub|92~2_combout\,
	combout => \inst19|inst|sub|92~3_combout\);

-- Location: FF_X16_Y17_N27
\inst19|inst|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst|sub|87~0_combout\,
	asdata => \inst19|inst|sub|92~3_combout\,
	clrn => \CLRN~input_o\,
	sload => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst|sub|87~q\);

-- Location: LCCOMB_X16_Y17_N12
\inst19|inst|sub|75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|75~0_combout\ = (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \inst19|inst|sub|75~0_combout\);

-- Location: LCCOMB_X16_Y17_N24
\inst19|inst|sub|9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|9~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\inst19|inst|sub|75~0_combout\))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & 
-- (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \inst19|inst|sub|75~0_combout\,
	combout => \inst19|inst|sub|9~0_combout\);

-- Location: FF_X16_Y16_N25
\IRReg|inst1|17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst8~clkctrl_outclk\,
	asdata => \inst1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	clrn => \CLRN~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \IRReg|inst1|17~q\);

-- Location: LCCOMB_X16_Y16_N24
\inst19|inst|sub|75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|75~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (((\IRReg|inst1|17~q\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\inst19|inst|sub|89~0_combout\ $ ((\inst19|inst|sub|9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst|sub|89~0_combout\,
	datab => \inst19|inst|sub|9~q\,
	datac => \IRReg|inst1|17~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst19|inst|sub|75~1_combout\);

-- Location: LCCOMB_X16_Y16_N10
\inst19|inst|sub|75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst|sub|75~2_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \inst19|inst|sub|75~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \inst19|inst|sub|75~1_combout\,
	combout => \inst19|inst|sub|75~2_combout\);

-- Location: FF_X16_Y17_N25
\inst19|inst|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst|sub|9~0_combout\,
	asdata => \inst19|inst|sub|75~2_combout\,
	clrn => \CLRN~input_o\,
	sload => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst|sub|9~q\);

-- Location: LCCOMB_X19_Y16_N4
inst9 : cycloneive_lcell_comb
-- Equation(s):
-- \inst9~combout\ = LCELL((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(30) & !\inst33|inst12~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(30),
	datad => \inst33|inst12~combout\,
	combout => \inst9~combout\);

-- Location: LCCOMB_X22_Y17_N22
\alu_mul_div|inst17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst17~0_combout\ = (!\alu_mul_div|ALU_1|80~0_combout\ & (!\alu_mul_div|ALU_1|81~combout\ & (!\alu_mul_div|ALU_1|77~combout\ & !\alu_mul_div|ALU_1|82~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_1|80~0_combout\,
	datab => \alu_mul_div|ALU_1|81~combout\,
	datac => \alu_mul_div|ALU_1|77~combout\,
	datad => \alu_mul_div|ALU_1|82~combout\,
	combout => \alu_mul_div|inst17~0_combout\);

-- Location: LCCOMB_X18_Y17_N26
\alu_mul_div|inst17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst17~1_combout\ = (\alu_mul_div|ALU_2|80~combout\ & (\alu_mul_div|inst17~0_combout\ & (!\alu_mul_div|ALU_2|81~combout\ & !\alu_mul_div|ALU_2|82~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|80~combout\,
	datab => \alu_mul_div|inst17~0_combout\,
	datac => \alu_mul_div|ALU_2|81~combout\,
	datad => \alu_mul_div|ALU_2|82~combout\,
	combout => \alu_mul_div|inst17~1_combout\);

-- Location: LCCOMB_X18_Y17_N4
\alu_mul_div|inst17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst17~2_combout\ = (!\alu_mul_div|ALU_2|77~combout\ & (!\alu_mul_div|ALU_3|81~combout\ & (\alu_mul_div|inst17~1_combout\ & \alu_mul_div|ALU_3|80~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_2|77~combout\,
	datab => \alu_mul_div|ALU_3|81~combout\,
	datac => \alu_mul_div|inst17~1_combout\,
	datad => \alu_mul_div|ALU_3|80~combout\,
	combout => \alu_mul_div|inst17~2_combout\);

-- Location: LCCOMB_X19_Y16_N18
\alu_mul_div|inst17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst17~3_combout\ = (!\alu_mul_div|ALU_3|77~combout\ & (\alu_mul_div|inst17~2_combout\ & (!\alu_mul_div|ALU_3|82~combout\ & \alu_mul_div|ALU_4|80~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_3|77~combout\,
	datab => \alu_mul_div|inst17~2_combout\,
	datac => \alu_mul_div|ALU_3|82~combout\,
	datad => \alu_mul_div|ALU_4|80~combout\,
	combout => \alu_mul_div|inst17~3_combout\);

-- Location: LCCOMB_X19_Y16_N24
\alu_mul_div|inst17\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu_mul_div|inst17~combout\ = (!\alu_mul_div|ALU_4|82~combout\ & (!\alu_mul_div|ALU_4|81~combout\ & (!\alu_mul_div|ALU_4|77~combout\ & \alu_mul_div|inst17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_mul_div|ALU_4|82~combout\,
	datab => \alu_mul_div|ALU_4|81~combout\,
	datac => \alu_mul_div|ALU_4|77~combout\,
	datad => \alu_mul_div|inst17~3_combout\,
	combout => \alu_mul_div|inst17~combout\);

-- Location: FF_X19_Y16_N25
ZF : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst9~combout\,
	d => \alu_mul_div|inst17~combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ZF~q\);

-- Location: LCCOMB_X21_Y16_N26
\inst19|inst1|sub|109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|109~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & (((\ZF~q\ & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & 
-- (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ((\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datac => \ZF~q\,
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst19|inst1|sub|109~0_combout\);

-- Location: LCCOMB_X21_Y16_N2
\inst20|16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst20|16~0_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & !\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst20|16~0_combout\);

-- Location: LCCOMB_X21_Y16_N30
\inst19|inst1|sub|109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|109~1_combout\ = (\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (\inst19|inst1|sub|107~combout\ & ((\inst20|16~0_combout\)))) # (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & 
-- ((\inst19|inst1|sub|109~0_combout\) # ((\inst19|inst1|sub|107~combout\ & \inst20|16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \inst19|inst1|sub|107~combout\,
	datac => \inst19|inst1|sub|109~0_combout\,
	datad => \inst20|16~0_combout\,
	combout => \inst19|inst1|sub|109~1_combout\);

-- Location: FF_X21_Y16_N31
\inst19|inst1|sub|110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst1|sub|109~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst1|sub|110~q\);

-- Location: LCCOMB_X21_Y16_N20
\inst19|inst1|sub|102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|102~0_combout\ = (\inst19|inst1|sub|97~combout\ & ((\inst20|16~0_combout\) # ((\inst19|inst1|sub|75~0_combout\ & \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(2))))) # (!\inst19|inst1|sub|97~combout\ & 
-- (\inst19|inst1|sub|75~0_combout\ & (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst1|sub|97~combout\,
	datab => \inst19|inst1|sub|75~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \inst20|16~0_combout\,
	combout => \inst19|inst1|sub|102~0_combout\);

-- Location: FF_X21_Y16_N21
\inst19|inst1|sub|99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst1|sub|102~0_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst1|sub|99~q\);

-- Location: LCCOMB_X21_Y16_N0
\inst19|inst1|sub|75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|75~0_combout\ = (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (!\inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \inst2|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \inst19|inst1|sub|75~0_combout\);

-- Location: M9K_X15_Y17_N0
\inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom_Nextaddr.mif",
	init_file_layout => "port_a",
	logical_ram_name => "rom_nextadd:inst13|altsyncram:altsyncram_component|altsyncram_7nc1:auto_generated|altsyncram_a8e2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 10,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 10,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst13|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \inst33|inst12~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \inst13|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y18_N18
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datad => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X16_Y18_N19
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X21_Y16_N10
\inst19|inst1|sub|92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|92~0_combout\ = (\inst19|inst1|sub|90~combout\ & ((\inst20|16~0_combout\) # ((\inst19|inst1|sub|75~0_combout\ & \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))) # (!\inst19|inst1|sub|90~combout\ & 
-- (\inst19|inst1|sub|75~0_combout\ & (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst19|inst1|sub|90~combout\,
	datab => \inst19|inst1|sub|75~0_combout\,
	datac => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \inst20|16~0_combout\,
	combout => \inst19|inst1|sub|92~0_combout\);

-- Location: FF_X21_Y16_N11
\inst19|inst1|sub|87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst1|sub|92~0_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst1|sub|87~q\);

-- Location: LCCOMB_X21_Y16_N24
\inst19|inst1|sub|75~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst19|inst1|sub|75~1_combout\ = (\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ((\inst19|inst1|sub|75~0_combout\) # ((!\inst19|inst1|sub|9~q\ & \inst20|16~0_combout\)))) # 
-- (!\inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (((!\inst19|inst1|sub|9~q\ & \inst20|16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst13|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \inst19|inst1|sub|75~0_combout\,
	datac => \inst19|inst1|sub|9~q\,
	datad => \inst20|16~0_combout\,
	combout => \inst19|inst1|sub|75~1_combout\);

-- Location: FF_X21_Y16_N25
\inst19|inst1|sub|9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst33|ALT_INV_inst12~clkctrl_outclk\,
	d => \inst19|inst1|sub|75~1_combout\,
	clrn => \CLRN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst19|inst1|sub|9~q\);

-- Location: LCCOMB_X16_Y18_N24
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst13|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X16_Y18_N25
\inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X18_Y15_N26
\inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X18_Y15_N27
\inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X18_Y15_N2
\inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datab => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X18_Y15_N30
\inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datad => \inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	combout => \inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X12_Y16_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X12_Y16_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\);

-- Location: LCCOMB_X12_Y16_N8
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: LCCOMB_X12_Y15_N0
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X12_Y15_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\);

-- Location: FF_X12_Y16_N9
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X12_Y16_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout\);

-- Location: LCCOMB_X12_Y16_N22
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\);

-- Location: FF_X12_Y16_N1
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X12_Y16_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: FF_X12_Y16_N3
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X12_Y16_N4
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	cout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14\);

-- Location: FF_X12_Y16_N5
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: FF_X12_Y16_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout\,
	sclr => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X12_Y16_N10
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X12_Y16_N14
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X12_Y16_N20
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X12_Y15_N6
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X12_Y15_N2
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\);

-- Location: FF_X12_Y15_N7
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X12_Y16_N16
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X12_Y16_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X12_Y16_N28
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X12_Y16_N29
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X12_Y16_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X12_Y16_N13
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X12_Y16_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X12_Y16_N26
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X12_Y16_N27
\inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X24_Y15_N18
\inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X24_Y15_N19
\inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X24_Y15_N12
\inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X24_Y15_N30
\inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X23_Y13_N26
\inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0_q\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X23_Y13_N27
\inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X23_Y13_N12
\inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]~q\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X24_Y14_N12
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X25_Y14_N20
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6\);

-- Location: LCCOMB_X25_Y14_N26
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\);

-- Location: LCCOMB_X25_Y14_N28
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout\);

-- Location: LCCOMB_X25_Y14_N4
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\);

-- Location: FF_X25_Y14_N29
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout\,
	sclr => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X25_Y14_N16
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\);

-- Location: LCCOMB_X25_Y14_N18
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9_combout\,
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\);

-- Location: FF_X25_Y14_N21
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	sclr => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X25_Y14_N22
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8\);

-- Location: FF_X25_Y14_N23
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout\,
	sclr => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X25_Y14_N24
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\,
	cout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13\);

-- Location: FF_X25_Y14_N25
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12_combout\,
	sclr => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: FF_X25_Y14_N27
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14_combout\,
	sclr => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~10_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X25_Y14_N30
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X24_Y14_N10
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X24_Y14_N6
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout\);

-- Location: FF_X24_Y14_N11
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X25_Y14_N0
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X25_Y14_N10
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X24_Y14_N0
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: FF_X24_Y14_N1
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X25_Y14_N12
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X25_Y14_N6
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X24_Y14_N2
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X24_Y14_N3
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X25_Y14_N8
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X25_Y14_N2
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: LCCOMB_X24_Y14_N24
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: FF_X24_Y14_N25
\inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	ena => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X23_Y13_N30
\inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~q\,
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	combout => \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X21_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	datad => \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X21_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \inst13|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X22_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X22_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X22_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X22_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X22_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X22_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X22_Y14_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X22_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X22_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X21_Y12_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\);

-- Location: LCCOMB_X21_Y12_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\);

-- Location: LCCOMB_X21_Y12_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\);

-- Location: LCCOMB_X21_Y12_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\);

-- Location: FF_X21_Y12_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X21_Y12_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\);

-- Location: FF_X21_Y12_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X21_Y12_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21\);

-- Location: FF_X21_Y12_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X21_Y12_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~21\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~22_combout\);

-- Location: FF_X21_Y12_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[5]~22_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5));

-- Location: LCCOMB_X21_Y12_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~18_combout\);

-- Location: LCCOMB_X21_Y12_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~18_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\);

-- Location: FF_X21_Y12_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: FF_X21_Y12_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X21_Y12_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X21_Y12_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X21_Y12_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X21_Y12_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X21_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X21_Y12_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X21_Y12_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X22_Y12_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X22_Y12_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\);

-- Location: FF_X22_Y12_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X22_Y12_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: FF_X22_Y12_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X22_Y12_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X22_Y12_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: FF_X22_Y12_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X22_Y12_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X22_Y12_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X21_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X16_Y18_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X16_Y18_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X21_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X21_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X21_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: FF_X21_Y14_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X21_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: CLKCTRL_G2
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X22_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X22_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X24_Y15_N24
\inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X12_Y5_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X21_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X13_Y13_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


