// Seed: 80517511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_2 + id_4 or posedge 1) id_2 = id_8;
  wire id_9;
  wire id_10, id_11;
  assign id_8 = id_4;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_10 = 1;
  or (id_2, id_5, id_9, id_1, id_4, id_8, id_3, id_7);
  assign id_3[1] = id_3;
  module_0(
      id_7, id_9, id_5, id_9, id_5, id_6, id_10, id_10
  );
endmodule
