

================================================================
== Vitis HLS Report for 'xFFindmax3x3_3_0_0_s'
================================================================
* Date:           Mon Nov  2 13:48:34 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.529 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_high_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_high_threshold" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 2 'read' 'p_high_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_low_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_low_threshold" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 3 'read' 'p_low_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%angle_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %angle" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 4 'read' 'angle_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_i22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i22" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 5 'read' 'p_i22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_i21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i21" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 6 'read' 'p_i21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_i20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i20" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 7 'read' 'p_i20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_i12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i12" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 8 'read' 'p_i12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_i11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 9 'read' 'p_i11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_i10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i10" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 10 'read' 'p_i10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_i02_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i02" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 11 'read' 'p_i02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_i01_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i01" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 12 'read' 'p_i01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_i00_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i00" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 13 'read' 'p_i00_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i8 %p_low_threshold_read"   --->   Operation 14 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln890 = icmp_slt  i16 %zext_ln890, i16 %p_i11_read"   --->   Operation 15 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i8 %angle_read, i8"   --->   Operation 16 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln890_1 = icmp_sgt  i16 %p_i11_read, i16 %p_i10_read"   --->   Operation 17 'icmp' 'icmp_ln890_1' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln886 = icmp_slt  i16 %p_i11_read, i16 %p_i12_read"   --->   Operation 18 'icmp' 'icmp_ln886' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.33ns)   --->   "%xor_ln886 = xor i1 %icmp_ln886, i1"   --->   Operation 19 'xor' 'xor_ln886' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln874_5 = icmp_eq  i8 %angle_read, i8"   --->   Operation 20 'icmp' 'icmp_ln874_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln890_1 = zext i8 %p_high_threshold_read"   --->   Operation 21 'zext' 'zext_ln890_1' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%icmp_ln890_2 = icmp_slt  i16 %zext_ln890_1, i16 %p_i11_read"   --->   Operation 22 'icmp' 'icmp_ln890_2' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%NMS = select i1 %icmp_ln890_2, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:49]   --->   Operation 23 'select' 'NMS' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln890_3 = icmp_sgt  i16 %p_i11_read, i16 %p_i02_read"   --->   Operation 24 'icmp' 'icmp_ln890_3' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln890_4 = icmp_sgt  i16 %p_i11_read, i16 %p_i20_read"   --->   Operation 25 'icmp' 'icmp_ln890_4' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln874_6 = icmp_eq  i8 %angle_read, i8"   --->   Operation 26 'icmp' 'icmp_ln874_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%icmp_ln890_5 = icmp_sgt  i16 %p_i11_read, i16 %p_i01_read"   --->   Operation 27 'icmp' 'icmp_ln890_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.86ns)   --->   "%icmp_ln886_1 = icmp_slt  i16 %p_i11_read, i16 %p_i21_read"   --->   Operation 28 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.33ns)   --->   "%xor_ln886_1 = xor i1 %icmp_ln886_1, i1"   --->   Operation 29 'xor' 'xor_ln886_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln874_7 = icmp_eq  i8 %angle_read, i8"   --->   Operation 30 'icmp' 'icmp_ln874_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln890_6 = icmp_sgt  i16 %p_i11_read, i16 %p_i00_read"   --->   Operation 31 'icmp' 'icmp_ln890_6' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln890_7 = icmp_sgt  i16 %p_i11_read, i16 %p_i22_read"   --->   Operation 32 'icmp' 'icmp_ln890_7' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln874)   --->   "%xor_ln874 = xor i1 %icmp_ln874, i1"   --->   Operation 33 'xor' 'xor_ln874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln874 = and i1 %icmp_ln890, i1 %xor_ln874"   --->   Operation 34 'and' 'and_ln874' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln874_1)   --->   "%xor_ln874_1 = xor i1 %icmp_ln874_5, i1"   --->   Operation 35 'xor' 'xor_ln874_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln874_1 = and i1 %and_ln874, i1 %xor_ln874_1"   --->   Operation 36 'and' 'and_ln874_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln874_2)   --->   "%xor_ln874_2 = xor i1 %icmp_ln874_6, i1"   --->   Operation 37 'xor' 'xor_ln874_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln874_2 = and i1 %and_ln874_1, i1 %xor_ln874_2"   --->   Operation 38 'and' 'and_ln874_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node NMS_1)   --->   "%and_ln86 = and i1 %and_ln874_2, i1 %icmp_ln874_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 39 'and' 'and_ln86' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node NMS_1)   --->   "%and_ln86_1 = and i1 %icmp_ln890_7, i1 %icmp_ln890_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 40 'and' 'and_ln86_1' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node NMS_1)   --->   "%and_ln86_2 = and i1 %and_ln86_1, i1 %and_ln86" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 41 'and' 'and_ln86_2' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_1 = select i1 %and_ln86_2, i8 %NMS, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 42 'select' 'NMS_1' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.33ns)   --->   "%and_ln874_3 = and i1 %and_ln874_1, i1 %icmp_ln874_6"   --->   Operation 43 'and' 'and_ln874_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node NMS_2)   --->   "%and_ln73 = and i1 %xor_ln886_1, i1 %and_ln874_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 44 'and' 'and_ln73' <Predicate = (!and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node NMS_2)   --->   "%and_ln73_1 = and i1 %and_ln73, i1 %icmp_ln890_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 45 'and' 'and_ln73_1' <Predicate = (!and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_2 = select i1 %and_ln73_1, i8 %NMS, i8 %NMS_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 46 'select' 'NMS_2' <Predicate = (!and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.33ns)   --->   "%and_ln874_4 = and i1 %and_ln874, i1 %icmp_ln874_5"   --->   Operation 47 'and' 'and_ln874_4' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node NMS_3)   --->   "%and_ln59 = and i1 %icmp_ln890_4, i1 %and_ln874_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 48 'and' 'and_ln59' <Predicate = (!and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node NMS_3)   --->   "%and_ln59_1 = and i1 %and_ln59, i1 %icmp_ln890_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 49 'and' 'and_ln59_1' <Predicate = (!and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_3 = select i1 %and_ln59_1, i8 %NMS, i8 %NMS_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 50 'select' 'NMS_3' <Predicate = (!and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.33ns)   --->   "%and_ln874_5 = and i1 %icmp_ln890, i1 %icmp_ln874"   --->   Operation 51 'and' 'and_ln874_5' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node NMS_5)   --->   "%and_ln46 = and i1 %xor_ln886, i1 %and_ln874_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 52 'and' 'and_ln46' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node NMS_5)   --->   "%and_ln46_1 = and i1 %and_ln46, i1 %icmp_ln890_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 53 'and' 'and_ln46_1' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node NMS_5)   --->   "%NMS_4 = select i1 %and_ln46_1, i8 %NMS, i8 %NMS_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 54 'select' 'NMS_4' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_5 = select i1 %icmp_ln890, i8 %NMS_4, i8"   --->   Operation 55 'select' 'NMS_5' <Predicate = (!or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln46_2 = and i1 %icmp_ln890_1, i1 %xor_ln886" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 56 'and' 'and_ln46_2' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%xor_ln46 = xor i1 %and_ln46_2, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 57 'xor' 'xor_ln46' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln46_3 = and i1 %and_ln874_5, i1 %xor_ln46" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 58 'and' 'and_ln46_3' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln59_2 = and i1 %icmp_ln890_3, i1 %icmp_ln890_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 59 'and' 'and_ln59_2' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%xor_ln59 = xor i1 %and_ln59_2, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 60 'xor' 'xor_ln59' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln59_3 = and i1 %and_ln874_4, i1 %xor_ln59" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 61 'and' 'and_ln59_3' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln59 = or i1 %and_ln59_3, i1 %and_ln46_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 62 'or' 'or_ln59' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_6 = select i1 %or_ln59, i8, i8 %NMS_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 63 'select' 'NMS_6' <Predicate = (!or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%and_ln73_2 = and i1 %icmp_ln890_5, i1 %xor_ln886_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 64 'and' 'and_ln73_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%xor_ln73 = xor i1 %and_ln73_2, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 65 'xor' 'xor_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%and_ln73_3 = and i1 %and_ln874_3, i1 %xor_ln73" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 66 'and' 'and_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%xor_ln874_3 = xor i1 %icmp_ln874_7, i1"   --->   Operation 67 'xor' 'xor_ln874_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%and_ln874_6 = and i1 %and_ln874_2, i1 %xor_ln874_3"   --->   Operation 68 'and' 'and_ln874_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%xor_ln874_4 = xor i1 %icmp_ln890, i1"   --->   Operation 69 'xor' 'xor_ln874_4' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_1 = or i1 %icmp_ln874, i1 %xor_ln874_4"   --->   Operation 70 'or' 'or_ln874_1' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_2 = or i1 %icmp_ln874_5, i1 %or_ln874_1"   --->   Operation 71 'or' 'or_ln874_2' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_3 = or i1 %icmp_ln874_6, i1 %or_ln874_2"   --->   Operation 72 'or' 'or_ln874_3' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_4 = or i1 %icmp_ln874_7, i1 %or_ln874_3"   --->   Operation 73 'or' 'or_ln874_4' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln874 = select i1 %or_ln874_4, i8, i8"   --->   Operation 74 'select' 'select_ln874' <Predicate = (or_ln874)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln874 = or i1 %and_ln874_6, i1 %and_ln73_3"   --->   Operation 75 'or' 'or_ln874' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_7 = select i1 %or_ln874, i8 %select_ln874, i8 %NMS_6"   --->   Operation 76 'select' 'NMS_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln99 = ret i8 %NMS_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:99]   --->   Operation 77 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.53ns
The critical path consists of the following:
	wire read on port 'p_low_threshold' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38) [14]  (0 ns)
	'icmp' operation ('icmp_ln890') [26]  (0.866 ns)
	'and' operation ('and_ln874') [45]  (0.331 ns)
	'and' operation ('and_ln874_1') [47]  (0.331 ns)
	'and' operation ('and_ln874_2') [49]  (0.331 ns)
	'and' operation ('and_ln86', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86) [50]  (0 ns)
	'and' operation ('and_ln86_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86) [52]  (0 ns)
	'select' operation ('NMS', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86) [53]  (0.445 ns)
	'select' operation ('NMS', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73) [57]  (0.445 ns)
	'select' operation ('NMS', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59) [61]  (0.445 ns)
	'select' operation ('NMS', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46) [65]  (0 ns)
	'select' operation ('NMS') [66]  (0.445 ns)
	'select' operation ('NMS', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59) [74]  (0.445 ns)
	'select' operation ('NMS') [87]  (0.445 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
