# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# do msim_setup.tcl 
# nios2_tb
# ./../
# C:/altera/13.0sp1/quartus/
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# [exec] file_copy 
# List Of Command Line Aliases 
# 
# file_copy                     -- Copy ROM/RAM files to simulation directory 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
# 
# QUARTUS_INSTALL_DIR           -- Quartus installation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_irq_mapper
# 
# Top level modules:
# 	nios2_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_rsp_xbar_mux_001
# 
# Top level modules:
# 	nios2_rsp_xbar_mux_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_rsp_xbar_mux
# 
# Top level modules:
# 	nios2_rsp_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_rsp_xbar_demux_002
# 
# Top level modules:
# 	nios2_rsp_xbar_demux_002
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_rsp_xbar_demux
# 
# Top level modules:
# 	nios2_rsp_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cmd_xbar_mux
# 
# Top level modules:
# 	nios2_cmd_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cmd_xbar_demux_001
# 
# Top level modules:
# 	nios2_cmd_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cmd_xbar_demux
# 
# Top level modules:
# 	nios2_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_traffic_limiter
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_id_router_002_default_decode
# -- Compiling module nios2_id_router_002
# 
# Top level modules:
# 	nios2_id_router_002
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_id_router_default_decode
# -- Compiling module nios2_id_router
# 
# Top level modules:
# 	nios2_id_router
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_addr_router_001_default_decode
# -- Compiling module nios2_addr_router_001
# 
# Top level modules:
# 	nios2_addr_router_001
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_addr_router_default_decode
# -- Compiling module nios2_addr_router
# 
# Top level modules:
# 	nios2_addr_router
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/altera_merlin_slave_agent.sv(584): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/altera_merlin_slave_agent.sv(469): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/altera_merlin_slave_agent.sv(470): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/altera_merlin_slave_agent.sv(471): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cpu_custom_instruction_master_comb_xconnect
# 
# Top level modules:
# 	nios2_cpu_custom_instruction_master_comb_xconnect
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module count_leading_ones
# 
# Top level modules:
# 	count_leading_ones
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_led_pio
# 
# Top level modules:
# 	nios2_led_pio
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_sysid
# 
# Top level modules:
# 	nios2_sysid
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_sys_clk_timer
# 
# Top level modules:
# 	nios2_sys_clk_timer
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_jtag_uart_sim_scfifo_w
# -- Compiling module nios2_jtag_uart_scfifo_w
# -- Compiling module nios2_jtag_uart_sim_scfifo_r
# -- Compiling module nios2_jtag_uart_scfifo_r
# -- Compiling module nios2_jtag_uart
# 
# Top level modules:
# 	nios2_jtag_uart
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cpu
# 
# Top level modules:
# 	nios2_cpu
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cpu_jtag_debug_module_sysclk
# 
# Top level modules:
# 	nios2_cpu_jtag_debug_module_sysclk
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cpu_jtag_debug_module_tck
# 
# Top level modules:
# 	nios2_cpu_jtag_debug_module_tck
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cpu_jtag_debug_module_wrapper
# 
# Top level modules:
# 	nios2_cpu_jtag_debug_module_wrapper
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cpu_oci_test_bench
# 
# Top level modules:
# 	nios2_cpu_oci_test_bench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_cpu_test_bench
# 
# Top level modules:
# 	nios2_cpu_test_bench
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_onchip_mem
# 
# Top level modules:
# 	nios2_onchip_mem
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_avalon_vip_pkgs_lib.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2
# 
# Top level modules:
# 	nios2
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nios2_tb
# 
# Top level modules:
# 	nios2_tb
# [exec] elab 
# vsim -L work -L work_lib -L altera_avalon_vip_pkgs_lib -L irq_mapper -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_002 -L rsp_xbar_demux -L cmd_xbar_mux -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L limiter -L id_router_002 -L id_router -L addr_router_001 -L addr_router -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent -L cpu_instruction_master_translator_avalon_universal_master_0_agent -L cpu_jtag_debug_module_translator -L cpu_instruction_master_translator -L cpu_custom_instruction_master_comb_slave_translator0 -L cpu_custom_instruction_master_comb_xconnect -L cpu_custom_instruction_master_translator -L count_leading_ones_0 -L led_pio -L sysid -L sys_clk_timer -L jtag_uart -L cpu -L onchip_mem -L nios2_inst_reset_bfm -L nios2_inst_clk_bfm -L nios2_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -t ps -G/nios2_tb/nios2_inst/onchip_mem/INIT_FILE=\"nios2_onchip_mem.hex\" nios2_tb 
# Loading work.nios2_tb
# Loading nios2_inst.nios2
# Loading onchip_mem.nios2_onchip_mem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading cpu.nios2_cpu
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.nios2_cpu_jtag_debug_module_wrapper
# Loading cpu.nios2_cpu_jtag_debug_module_tck
# Loading cpu.nios2_cpu_jtag_debug_module_sysclk
# Loading cpu.nios2_cpu_oci_test_bench
# Loading cpu.nios2_cpu_test_bench
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading jtag_uart.nios2_jtag_uart
# Loading jtag_uart.nios2_jtag_uart_scfifo_w
# Loading jtag_uart.nios2_jtag_uart_sim_scfifo_w
# Loading jtag_uart.nios2_jtag_uart_scfifo_r
# Loading jtag_uart.nios2_jtag_uart_sim_scfifo_r
# Loading sys_clk_timer.nios2_sys_clk_timer
# Loading sysid.nios2_sysid
# Loading led_pio.nios2_led_pio
# Loading count_leading_ones_0.count_leading_ones
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading sv_std.std
# Loading cpu_custom_instruction_master_comb_xconnect.nios2_cpu_custom_instruction_master_comb_xconnect
# Loading cpu_custom_instruction_master_comb_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading addr_router.nios2_addr_router
# Loading addr_router.nios2_addr_router_default_decode
# Loading addr_router_001.nios2_addr_router_001
# Loading addr_router_001.nios2_addr_router_001_default_decode
# Loading id_router.nios2_id_router
# Loading id_router.nios2_id_router_default_decode
# Loading id_router_002.nios2_id_router_002
# Loading id_router_002.nios2_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading rst_controller.altera_reset_controller
# Loading cmd_xbar_demux.nios2_cmd_xbar_demux
# Loading cmd_xbar_demux_001.nios2_cmd_xbar_demux_001
# Loading cmd_xbar_mux.nios2_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_demux.nios2_rsp_xbar_demux
# Loading rsp_xbar_demux_002.nios2_rsp_xbar_demux_002
# Loading rsp_xbar_mux.nios2_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.nios2_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading irq_mapper.nios2_irq_mapper
# Loading altera_avalon_vip_pkgs_lib.verbosity_pkg
# Loading nios2_inst_clk_bfm.altera_avalon_clock_source
# Loading nios2_inst_reset_bfm.altera_avalon_reset_source
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# 
# ** Warning: (vsim-3017) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Too few port connections. Expected 23, found 7.
# 
#         Region: /nios2_tb/nios2_inst/onchip_mem/the_altsyncram
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'wren_b'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'rden_a'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'rden_b'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'data_b'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'address_b'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'clocken1'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'clocken2'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'clocken3'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'aclr0'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'byteena_b'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'addressstall_a'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'addressstall_b'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'q_b'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2_onchip_mem.v(66): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# ** Warning: (vsim-3017) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2.v(589): [TFMPC] - Too few port connections. Expected 38, found 35.
# 
#         Region: /nios2_tb/nios2_inst/cpu
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2.v(589): [TFMPC] - Missing connection for port 'E_ci_combo_estatus'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2.v(589): [TFMPC] - Missing connection for port 'E_ci_combo_ipending'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2.v(589): [TFMPC] - Missing connection for port 'E_ci_combo_status'.
# 
# ** Warning: (vsim-3017) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2.v(602): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /nios2_tb/nios2_inst/jtag_uart
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2.v(602): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/Users/geoka/Documents/GitHub/uni-projects/nios2_custom_instr/nios2/niosII_hw_dev_tutorial/nios2/testbench/nios2_tb/simulation/submodules/nios2.v(602): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: Design size of 55 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
#   
run 1ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: nios2_tb.nios2_inst.cpu.niO1lll
#                    0: INFO: nios2_tb.nios2_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: nios2_tb.nios2_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_tb.nios2_inst_clk_bfm.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: nios2_tb.nios2_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_tb.nios2_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: nios2_tb.nios2_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: nios2_tb.nios2_inst_reset_bfm.__hello: -   $Date: 2013/03/07 $
#                    0: INFO: nios2_tb.nios2_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: nios2_tb.nios2_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: nios2_tb.nios2_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: nios2_tb.nios2_inst_reset_bfm.reset_deassert: Reset deasserted
# Warning : Address pointed at port A is out of bound!
# Time: 49250000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 49250000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 53030000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 53030000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 54690000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 54690000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Hardware result = 20,ticks = Warning : Address pointed at port A is out of bound!
# Time: 232630000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 232630000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# 4294967289 
# Software result = 20
# , ticks = 46Input is Warning : Address pointed at port A is out of bound!
# Time: 631650000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 631650000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# ffffffff 
# Warning : Address pointed at port A is out of bound!
# Time: 749450000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 749450000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Hardware result = 1f,ticks = 1 
# Warning : Address pointed at port A is out of bound!
# Time: 946210000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 946210000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
Softwarerun 500us
#  result = 1f
# , ticks = 234Input is Warning : Address pointed at port A is out of bound!
# Time: 1225250000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# Warning : Address pointed at port A is out of bound!
# Time: 1225250000  Instance: nios2_tb.nios2_inst.onchip_mem.the_altsyncram
# fffffffe 
Hardware result = c,ticks =