

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 21:50:19 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.173 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        5|        5|         4|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add32_2227 = alloca i32 1"   --->   Operation 7 'alloca' 'add32_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add59228 = alloca i32 1"   --->   Operation 8 'alloca' 'add59228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add59_124229 = alloca i32 1"   --->   Operation 9 'alloca' 'add59_124229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add59_290230 = alloca i32 1"   --->   Operation 10 'alloca' 'add59_290230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add59_3231 = alloca i32 1"   --->   Operation 11 'alloca' 'add59_3231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add59_4232 = alloca i32 1"   --->   Operation 12 'alloca' 'add59_4232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add59_5233 = alloca i32 1"   --->   Operation 13 'alloca' 'add59_5233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add59_6234 = alloca i32 1"   --->   Operation 14 'alloca' 'add59_6234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add59_7235 = alloca i32 1"   --->   Operation 15 'alloca' 'add59_7235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv112_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv112"   --->   Operation 17 'read' 'conv112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg2_r_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_cast"   --->   Operation 18 'read' 'arg2_r_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg2_r_1_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_1_cast"   --->   Operation 19 'read' 'arg2_r_1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg2_r_2_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_2_cast"   --->   Operation 20 'read' 'arg2_r_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg2_r_3_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_3_cast"   --->   Operation 21 'read' 'arg2_r_3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg2_r_4_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_4_cast"   --->   Operation 22 'read' 'arg2_r_4_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg2_r_5_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_5_cast"   --->   Operation 23 'read' 'arg2_r_5_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg2_r_6_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_6_cast"   --->   Operation 24 'read' 'arg2_r_6_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg2_r_8_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_8_cast"   --->   Operation 25 'read' 'arg2_r_8_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg2_r_7_cast_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %arg2_r_7_cast"   --->   Operation 26 'read' 'arg2_r_7_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_1_reload"   --->   Operation 27 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_reload"   --->   Operation 28 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_8_reload"   --->   Operation 29 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_7_reload"   --->   Operation 30 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_8_reload"   --->   Operation 31 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_7_reload"   --->   Operation 32 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_6_reload"   --->   Operation 33 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_5_reload"   --->   Operation 34 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_4_reload"   --->   Operation 35 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_3_reload"   --->   Operation 36 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_2_reload"   --->   Operation 37 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_6_reload"   --->   Operation 38 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_5_reload"   --->   Operation 39 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_4_reload"   --->   Operation 40 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_3_reload"   --->   Operation 41 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_2_reload"   --->   Operation 42 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_1_reload"   --->   Operation 43 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_reload"   --->   Operation 44 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv112_cast = zext i64 %conv112_read"   --->   Operation 45 'zext' 'conv112_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 8, i5 %i"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59_7235"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59_6234"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59_5233"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59_4232"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59_3231"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59_290230"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59_124229"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add59228"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add32_2227"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [d3.cpp:52]   --->   Operation 57 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [d3.cpp:36]   --->   Operation 58 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp_69, void %for.body39.split, void %for.end168.exitStub" [d3.cpp:36]   --->   Operation 59 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %i_1" [d3.cpp:36]   --->   Operation 60 'trunc' 'trunc_ln36' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%sub_ln39 = sub i4 8, i4 %trunc_ln36" [d3.cpp:39]   --->   Operation 61 'sub' 'sub_ln39' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i4 %sub_ln39" [d3.cpp:44]   --->   Operation 62 'trunc' 'trunc_ln44' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %trunc_ln36, i4 15" [d3.cpp:52]   --->   Operation 63 'add' 'add_ln52' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_1, i32 3, i32 4" [d3.cpp:54]   --->   Operation 64 'partselect' 'tmp_70' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.54ns)   --->   "%icmp_ln54 = icmp_ne  i2 %tmp_70, i2 1" [d3.cpp:54]   --->   Operation 65 'icmp' 'icmp_ln54' <Predicate = (!tmp_69)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i1 %icmp_ln54" [d3.cpp:34]   --->   Operation 66 'zext' 'zext_ln34_1' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.79ns)   --->   "%sub_ln34_25 = sub i4 %sub_ln39, i4 %zext_ln34_1" [d3.cpp:34]   --->   Operation 67 'sub' 'sub_ln34_25' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_eq  i5 %i_1, i5 8" [d3.cpp:56]   --->   Operation 68 'icmp' 'icmp_ln56' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_26)   --->   "%select_ln34_1 = select i1 %icmp_ln56, i4 7, i4 8" [d3.cpp:34]   --->   Operation 69 'select' 'select_ln34_1' <Predicate = (!tmp_69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i1 %icmp_ln56" [d3.cpp:58]   --->   Operation 70 'zext' 'zext_ln58_1' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%sub_ln49_9 = sub i4 %sub_ln34_25, i4 %zext_ln58_1" [d3.cpp:49]   --->   Operation 71 'sub' 'sub_ln49_9' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_1, i32 3, i32 4" [d3.cpp:52]   --->   Operation 72 'partselect' 'tmp_71' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.54ns)   --->   "%icmp_ln52 = icmp_eq  i2 %tmp_71, i2 1" [d3.cpp:52]   --->   Operation 73 'icmp' 'icmp_ln52' <Predicate = (!tmp_69)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_26)   --->   "%zext_ln34_2 = zext i1 %icmp_ln52" [d3.cpp:34]   --->   Operation 74 'zext' 'zext_ln34_2' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln34_26 = sub i4 %select_ln34_1, i4 %zext_ln34_2" [d3.cpp:34]   --->   Operation 75 'sub' 'sub_ln34_26' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.78ns)   --->   "%icmp_ln54_1 = icmp_slt  i5 %i_1, i5 7" [d3.cpp:54]   --->   Operation 76 'icmp' 'icmp_ln54_1' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i1 %icmp_ln54_1" [d3.cpp:55]   --->   Operation 77 'zext' 'zext_ln55' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%sub_ln34_27 = sub i4 %sub_ln49_9, i4 %zext_ln55" [d3.cpp:34]   --->   Operation 78 'sub' 'sub_ln34_27' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i5 %i_1, i5 6" [d3.cpp:52]   --->   Operation 79 'icmp' 'icmp_ln52_1' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i1 %icmp_ln52_1" [d3.cpp:53]   --->   Operation 80 'zext' 'zext_ln53' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.79ns)   --->   "%sub_ln34_28 = sub i4 %sub_ln34_26, i4 %zext_ln53" [d3.cpp:34]   --->   Operation 81 'sub' 'sub_ln34_28' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.78ns)   --->   "%icmp_ln54_2 = icmp_slt  i5 %i_1, i5 6" [d3.cpp:54]   --->   Operation 82 'icmp' 'icmp_ln54_2' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i1 %icmp_ln54_2" [d3.cpp:55]   --->   Operation 83 'zext' 'zext_ln55_1' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%sub_ln34_9 = sub i4 %sub_ln34_27, i4 %zext_ln55_1" [d3.cpp:34]   --->   Operation 84 'sub' 'sub_ln34_9' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.78ns)   --->   "%icmp_ln52_2 = icmp_sgt  i5 %i_1, i5 5" [d3.cpp:52]   --->   Operation 85 'icmp' 'icmp_ln52_2' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i1 %icmp_ln52_2" [d3.cpp:53]   --->   Operation 86 'zext' 'zext_ln53_1' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.79ns)   --->   "%sub_ln34_29 = sub i4 %sub_ln34_28, i4 %zext_ln53_1" [d3.cpp:34]   --->   Operation 87 'sub' 'sub_ln34_29' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln54_3 = icmp_slt  i5 %i_1, i5 5" [d3.cpp:54]   --->   Operation 88 'icmp' 'icmp_ln54_3' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i1 %icmp_ln54_3" [d3.cpp:55]   --->   Operation 89 'zext' 'zext_ln55_2' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.79ns)   --->   "%sub_ln34_10 = sub i4 %sub_ln34_9, i4 %zext_ln55_2" [d3.cpp:34]   --->   Operation 90 'sub' 'sub_ln34_10' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln56_1 = icmp_eq  i5 %i_1, i5 5" [d3.cpp:56]   --->   Operation 91 'icmp' 'icmp_ln56_1' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i1 %icmp_ln56_1" [d3.cpp:57]   --->   Operation 92 'zext' 'zext_ln57' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.79ns)   --->   "%sub_ln58_1 = sub i4 %sub_ln34_29, i4 %zext_ln57" [d3.cpp:58]   --->   Operation 93 'sub' 'sub_ln58_1' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.79ns)   --->   "%sub_ln49_6 = sub i4 %sub_ln34_10, i4 %zext_ln57" [d3.cpp:49]   --->   Operation 94 'sub' 'sub_ln49_6' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%icmp_ln52_3 = icmp_sgt  i5 %i_1, i5 4" [d3.cpp:52]   --->   Operation 95 'icmp' 'icmp_ln52_3' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i1 %icmp_ln52_3" [d3.cpp:53]   --->   Operation 96 'zext' 'zext_ln53_2' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%sub_ln34_11 = sub i4 %sub_ln58_1, i4 %zext_ln53_2" [d3.cpp:34]   --->   Operation 97 'sub' 'sub_ln34_11' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_1, i32 2, i32 4" [d3.cpp:54]   --->   Operation 98 'partselect' 'tmp_72' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.67ns)   --->   "%icmp_ln54_4 = icmp_slt  i3 %tmp_72, i3 1" [d3.cpp:54]   --->   Operation 99 'icmp' 'icmp_ln54_4' <Predicate = (!tmp_69)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i1 %icmp_ln54_4" [d3.cpp:55]   --->   Operation 100 'zext' 'zext_ln55_3' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.79ns)   --->   "%sub_ln34_12 = sub i4 %sub_ln49_6, i4 %zext_ln55_3" [d3.cpp:34]   --->   Operation 101 'sub' 'sub_ln34_12' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%icmp_ln56_2 = icmp_eq  i5 %i_1, i5 4" [d3.cpp:56]   --->   Operation 102 'icmp' 'icmp_ln56_2' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.79ns)   --->   "%sub_ln44 = sub i4 9, i4 %trunc_ln36" [d3.cpp:44]   --->   Operation 103 'sub' 'sub_ln44' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i4 %sub_ln44" [d3.cpp:44]   --->   Operation 104 'trunc' 'trunc_ln44_1' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.79ns)   --->   "%icmp_ln54_6 = icmp_ne  i4 %add_ln52, i4 7" [d3.cpp:54]   --->   Operation 105 'icmp' 'icmp_ln54_6' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%select_ln49 = select i1 %icmp_ln54_6, i4 14, i4 15" [d3.cpp:49]   --->   Operation 106 'select' 'select_ln49' <Predicate = (!tmp_69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln49 = add i4 %select_ln49, i4 %sub_ln44" [d3.cpp:49]   --->   Operation 107 'add' 'add_ln49' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.79ns)   --->   "%icmp_ln56_5 = icmp_eq  i4 %add_ln52, i4 7" [d3.cpp:56]   --->   Operation 108 'icmp' 'icmp_ln56_5' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i1 %icmp_ln56_5" [d3.cpp:49]   --->   Operation 109 'zext' 'zext_ln49' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_30)   --->   "%select_ln34_2 = select i1 %icmp_ln56_5, i4 7, i4 8" [d3.cpp:34]   --->   Operation 110 'select' 'select_ln34_2' <Predicate = (!tmp_69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%sub_ln49_10 = sub i4 %add_ln49, i4 %zext_ln49" [d3.cpp:49]   --->   Operation 111 'sub' 'sub_ln49_10' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln34_30 = sub i4 %select_ln34_2, i4 %zext_ln49" [d3.cpp:34]   --->   Operation 112 'sub' 'sub_ln34_30' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.79ns)   --->   "%icmp_ln54_7 = icmp_slt  i4 %add_ln52, i4 6" [d3.cpp:54]   --->   Operation 113 'icmp' 'icmp_ln54_7' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i1 %icmp_ln54_7" [d3.cpp:55]   --->   Operation 114 'zext' 'zext_ln55_5' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.79ns)   --->   "%sub_ln34_31 = sub i4 %sub_ln49_10, i4 %zext_ln55_5" [d3.cpp:34]   --->   Operation 115 'sub' 'sub_ln34_31' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.79ns)   --->   "%icmp_ln52_6 = icmp_sgt  i4 %add_ln52, i4 5" [d3.cpp:52]   --->   Operation 116 'icmp' 'icmp_ln52_6' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i1 %icmp_ln52_6" [d3.cpp:53]   --->   Operation 117 'zext' 'zext_ln53_5' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.79ns)   --->   "%sub_ln34_32 = sub i4 %sub_ln34_30, i4 %zext_ln53_5" [d3.cpp:34]   --->   Operation 118 'sub' 'sub_ln34_32' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.79ns)   --->   "%icmp_ln54_8 = icmp_slt  i4 %add_ln52, i4 5" [d3.cpp:54]   --->   Operation 119 'icmp' 'icmp_ln54_8' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i1 %icmp_ln54_8" [d3.cpp:55]   --->   Operation 120 'zext' 'zext_ln55_6' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.79ns)   --->   "%sub_ln34_14 = sub i4 %sub_ln34_31, i4 %zext_ln55_6" [d3.cpp:34]   --->   Operation 121 'sub' 'sub_ln34_14' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.79ns)   --->   "%icmp_ln52_7 = icmp_sgt  i4 %add_ln52, i4 4" [d3.cpp:52]   --->   Operation 122 'icmp' 'icmp_ln52_7' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i1 %icmp_ln52_7" [d3.cpp:53]   --->   Operation 123 'zext' 'zext_ln53_6' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.79ns)   --->   "%sub_ln34_15 = sub i4 %sub_ln34_32, i4 %zext_ln53_6" [d3.cpp:34]   --->   Operation 124 'sub' 'sub_ln34_15' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln52, i32 2, i32 3" [d3.cpp:54]   --->   Operation 125 'partselect' 'tmp_74' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.54ns)   --->   "%icmp_ln54_9 = icmp_ne  i2 %tmp_74, i2 1" [d3.cpp:54]   --->   Operation 126 'icmp' 'icmp_ln54_9' <Predicate = (!tmp_69)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i1 %icmp_ln54_9" [d3.cpp:55]   --->   Operation 127 'zext' 'zext_ln55_7' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.79ns)   --->   "%sub_ln34_16 = sub i4 %sub_ln34_14, i4 %zext_ln55_7" [d3.cpp:34]   --->   Operation 128 'sub' 'sub_ln34_16' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln52, i32 2, i32 3" [d3.cpp:52]   --->   Operation 129 'partselect' 'tmp_75' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.54ns)   --->   "%icmp_ln52_8 = icmp_eq  i2 %tmp_75, i2 1" [d3.cpp:52]   --->   Operation 130 'icmp' 'icmp_ln52_8' <Predicate = (!tmp_69)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln52, i32 1, i32 3" [d3.cpp:54]   --->   Operation 131 'partselect' 'tmp_76' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.67ns)   --->   "%icmp_ln54_11 = icmp_slt  i3 %tmp_76, i3 1" [d3.cpp:54]   --->   Operation 132 'icmp' 'icmp_ln54_11' <Predicate = (!tmp_69)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln52, i32 1, i32 3" [d3.cpp:52]   --->   Operation 133 'partselect' 'tmp_77' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.67ns)   --->   "%icmp_ln52_10 = icmp_sgt  i3 %tmp_77, i3 0" [d3.cpp:52]   --->   Operation 134 'icmp' 'icmp_ln52_10' <Predicate = (!tmp_69)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.79ns)   --->   "%add_ln43 = add i4 %trunc_ln36, i4 14" [d3.cpp:43]   --->   Operation 135 'add' 'add_ln43' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.79ns)   --->   "%sub_ln44_1 = sub i4 10, i4 %trunc_ln36" [d3.cpp:44]   --->   Operation 136 'sub' 'sub_ln44_1' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.79ns)   --->   "%cmp53_2 = icmp_sgt  i4 %add_ln43, i4 0" [d3.cpp:43]   --->   Operation 137 'icmp' 'cmp53_2' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln36 = add i5 %i_1, i5 29" [d3.cpp:36]   --->   Operation 138 'add' 'add_ln36' <Predicate = (!tmp_69)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i1 %cmp53_2" [d3.cpp:34]   --->   Operation 139 'zext' 'zext_ln34_3' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.79ns)   --->   "%sub_ln34_33 = sub i4 %sub_ln44_1, i4 %zext_ln34_3" [d3.cpp:34]   --->   Operation 140 'sub' 'sub_ln34_33' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.79ns)   --->   "%sub_ln34_34 = sub i4 %sub_ln34_33, i4 %zext_ln34_3" [d3.cpp:34]   --->   Operation 141 'sub' 'sub_ln34_34' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.79ns)   --->   "%icmp_ln54_12 = icmp_sgt  i4 %trunc_ln36, i4 9" [d3.cpp:54]   --->   Operation 142 'icmp' 'icmp_ln54_12' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.28ns)   --->   "%and_ln54_8 = and i1 %icmp_ln54_12, i1 %cmp53_2" [d3.cpp:54]   --->   Operation 143 'and' 'and_ln54_8' <Predicate = (!tmp_69)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln55_10 = zext i1 %and_ln54_8" [d3.cpp:55]   --->   Operation 144 'zext' 'zext_ln55_10' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.79ns)   --->   "%sub_ln34_35 = sub i4 %sub_ln34_34, i4 %zext_ln55_10" [d3.cpp:34]   --->   Operation 145 'sub' 'sub_ln34_35' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln56_10 = icmp_eq  i4 %add_ln43, i4 6" [d3.cpp:56]   --->   Operation 146 'icmp' 'icmp_ln56_10' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_19)   --->   "%select_ln34 = select i1 %icmp_ln56_10, i4 7, i4 8" [d3.cpp:34]   --->   Operation 147 'select' 'select_ln34' <Predicate = (!tmp_69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i1 %icmp_ln56_10" [d3.cpp:58]   --->   Operation 148 'zext' 'zext_ln58' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.79ns)   --->   "%sub_ln49_8 = sub i4 %sub_ln34_35, i4 %zext_ln58" [d3.cpp:49]   --->   Operation 149 'sub' 'sub_ln49_8' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.79ns)   --->   "%icmp_ln52_11 = icmp_slt  i4 %trunc_ln36, i4 10" [d3.cpp:52]   --->   Operation 150 'icmp' 'icmp_ln52_11' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34_19)   --->   "%zext_ln34 = zext i1 %icmp_ln52_11" [d3.cpp:34]   --->   Operation 151 'zext' 'zext_ln34' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln34_19 = sub i4 %select_ln34, i4 %zext_ln34" [d3.cpp:34]   --->   Operation 152 'sub' 'sub_ln34_19' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.79ns)   --->   "%icmp_ln54_13 = icmp_slt  i4 %add_ln43, i4 5" [d3.cpp:54]   --->   Operation 153 'icmp' 'icmp_ln54_13' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.28ns)   --->   "%and_ln54_9 = and i1 %icmp_ln54_13, i1 %cmp53_2" [d3.cpp:54]   --->   Operation 154 'and' 'and_ln54_9' <Predicate = (!tmp_69)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i1 %and_ln54_9" [d3.cpp:55]   --->   Operation 155 'zext' 'zext_ln55_11' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.79ns)   --->   "%sub_ln34_20 = sub i4 %sub_ln49_8, i4 %zext_ln55_11" [d3.cpp:34]   --->   Operation 156 'sub' 'sub_ln34_20' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.79ns)   --->   "%icmp_ln52_12 = icmp_sgt  i4 %add_ln43, i4 4" [d3.cpp:52]   --->   Operation 157 'icmp' 'icmp_ln52_12' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln53_10 = zext i1 %icmp_ln52_12" [d3.cpp:53]   --->   Operation 158 'zext' 'zext_ln53_10' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.79ns)   --->   "%sub_ln34_21 = sub i4 %sub_ln34_19, i4 %zext_ln53_10" [d3.cpp:34]   --->   Operation 159 'sub' 'sub_ln34_21' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln43, i32 2, i32 3" [d3.cpp:54]   --->   Operation 160 'partselect' 'tmp_78' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.54ns)   --->   "%icmp_ln54_14 = icmp_ne  i2 %tmp_78, i2 1" [d3.cpp:54]   --->   Operation 161 'icmp' 'icmp_ln54_14' <Predicate = (!tmp_69)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.28ns)   --->   "%and_ln54_17 = and i1 %icmp_ln54_14, i1 %cmp53_2" [d3.cpp:54]   --->   Operation 162 'and' 'and_ln54_17' <Predicate = (!tmp_69)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i1 %and_ln54_17" [d3.cpp:55]   --->   Operation 163 'zext' 'zext_ln55_12' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.79ns)   --->   "%sub_ln34_22 = sub i4 %sub_ln34_20, i4 %zext_ln55_12" [d3.cpp:34]   --->   Operation 164 'sub' 'sub_ln34_22' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln43, i32 2, i32 3" [d3.cpp:52]   --->   Operation 165 'partselect' 'tmp_79' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.54ns)   --->   "%icmp_ln52_13 = icmp_eq  i2 %tmp_79, i2 1" [d3.cpp:52]   --->   Operation 166 'icmp' 'icmp_ln52_13' <Predicate = (!tmp_69)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln53_11 = zext i1 %icmp_ln52_13" [d3.cpp:53]   --->   Operation 167 'zext' 'zext_ln53_11' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.79ns)   --->   "%sub_ln34_23 = sub i4 %sub_ln34_21, i4 %zext_ln53_11" [d3.cpp:34]   --->   Operation 168 'sub' 'sub_ln34_23' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.79ns)   --->   "%icmp_ln54_15 = icmp_slt  i4 %add_ln43, i4 3" [d3.cpp:54]   --->   Operation 169 'icmp' 'icmp_ln54_15' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.28ns)   --->   "%and_ln54_26 = and i1 %icmp_ln54_15, i1 %cmp53_2" [d3.cpp:54]   --->   Operation 170 'and' 'and_ln54_26' <Predicate = (!tmp_69)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i1 %and_ln54_26" [d3.cpp:55]   --->   Operation 171 'zext' 'zext_ln55_13' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.79ns)   --->   "%sub_ln34_24 = sub i4 %sub_ln34_22, i4 %zext_ln55_13" [d3.cpp:34]   --->   Operation 172 'sub' 'sub_ln34_24' <Predicate = (!tmp_69)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln43, i32 1, i32 3" [d3.cpp:54]   --->   Operation 173 'partselect' 'tmp_80' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.67ns)   --->   "%icmp_ln54_16 = icmp_slt  i3 %tmp_80, i3 1" [d3.cpp:54]   --->   Operation 174 'icmp' 'icmp_ln54_16' <Predicate = (!tmp_69)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln43, i32 1, i32 3" [d3.cpp:52]   --->   Operation 175 'partselect' 'tmp_81' <Predicate = (!tmp_69)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.67ns)   --->   "%icmp_ln52_15 = icmp_sgt  i3 %tmp_81, i3 0" [d3.cpp:52]   --->   Operation 176 'icmp' 'icmp_ln52_15' <Predicate = (!tmp_69)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.42ns)   --->   "%store_ln36 = store i5 %add_ln36, i5 %i" [d3.cpp:36]   --->   Operation 177 'store' 'store_ln36' <Predicate = (!tmp_69)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 178 [1/1] (0.67ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg1_r_reload_read, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i3 %trunc_ln44" [d3.cpp:44]   --->   Operation 178 'mux' 'tmp' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.77ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i64 %arg1_r_8_reload_read, i4 %trunc_ln36" [d3.cpp:52]   --->   Operation 179 'mux' 'tmp_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i64 %tmp_2" [d3.cpp:52]   --->   Operation 180 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.77ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i4 %trunc_ln36" [d3.cpp:54]   --->   Operation 181 'mux' 'tmp_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i64 %tmp_3" [d3.cpp:54]   --->   Operation 182 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.77ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_25" [d3.cpp:56]   --->   Operation 183 'mux' 'tmp_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i64 %tmp_5" [d3.cpp:56]   --->   Operation 184 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.77ns)   --->   "%tmp_10 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_29" [d3.cpp:56]   --->   Operation 185 'mux' 'tmp_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln56_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_10, i1 0" [d3.cpp:56]   --->   Operation 186 'bitconcatenate' 'shl_ln56_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i64 %shl_ln56_2" [d3.cpp:56]   --->   Operation 187 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.77ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_10" [d3.cpp:56]   --->   Operation 188 'mux' 'tmp_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln56_6 = zext i64 %tmp_11" [d3.cpp:56]   --->   Operation 189 'zext' 'zext_ln56_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.77ns)   --->   "%tmp_14 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_11" [d3.cpp:56]   --->   Operation 190 'mux' 'tmp_14' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln56_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_14, i1 0" [d3.cpp:56]   --->   Operation 191 'bitconcatenate' 'shl_ln56_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i64 %shl_ln56_3" [d3.cpp:56]   --->   Operation 192 'zext' 'zext_ln56_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.77ns)   --->   "%tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_12" [d3.cpp:56]   --->   Operation 193 'mux' 'tmp_15' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln56_8 = zext i64 %tmp_15" [d3.cpp:56]   --->   Operation 194 'zext' 'zext_ln56_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i1 %icmp_ln56_2" [d3.cpp:57]   --->   Operation 195 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.79ns)   --->   "%sub_ln58_2 = sub i4 %sub_ln34_11, i4 %zext_ln57_1" [d3.cpp:58]   --->   Operation 196 'sub' 'sub_ln58_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.79ns)   --->   "%sub_ln49 = sub i4 %sub_ln34_12, i4 %zext_ln57_1" [d3.cpp:49]   --->   Operation 197 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_1, i32 2, i32 4" [d3.cpp:52]   --->   Operation 198 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.67ns)   --->   "%icmp_ln52_4 = icmp_sgt  i3 %tmp_73, i3 0" [d3.cpp:52]   --->   Operation 199 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i1 %icmp_ln52_4" [d3.cpp:53]   --->   Operation 200 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.79ns)   --->   "%sub_ln34_13 = sub i4 %sub_ln58_2, i4 %zext_ln53_3" [d3.cpp:34]   --->   Operation 201 'sub' 'sub_ln34_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.78ns)   --->   "%icmp_ln54_5 = icmp_slt  i5 %i_1, i5 3" [d3.cpp:54]   --->   Operation 202 'icmp' 'icmp_ln54_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i1 %icmp_ln54_5" [d3.cpp:55]   --->   Operation 203 'zext' 'zext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.79ns)   --->   "%sub_ln34 = sub i4 %sub_ln49, i4 %zext_ln55_4" [d3.cpp:34]   --->   Operation 204 'sub' 'sub_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.77ns)   --->   "%tmp_18 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_13" [d3.cpp:56]   --->   Operation 205 'mux' 'tmp_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln56_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_18, i1 0" [d3.cpp:56]   --->   Operation 206 'bitconcatenate' 'shl_ln56_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln56_9 = zext i64 %shl_ln56_4" [d3.cpp:56]   --->   Operation 207 'zext' 'zext_ln56_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.77ns)   --->   "%tmp_19 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34" [d3.cpp:56]   --->   Operation 208 'mux' 'tmp_19' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln56_10 = zext i64 %tmp_19" [d3.cpp:56]   --->   Operation 209 'zext' 'zext_ln56_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.78ns)   --->   "%icmp_ln56_3 = icmp_eq  i5 %i_1, i5 3" [d3.cpp:56]   --->   Operation 210 'icmp' 'icmp_ln56_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i1 %icmp_ln56_3" [d3.cpp:57]   --->   Operation 211 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.79ns)   --->   "%sub_ln58 = sub i4 %sub_ln34_13, i4 %zext_ln57_2" [d3.cpp:58]   --->   Operation 212 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.79ns)   --->   "%sub_ln49_1 = sub i4 %sub_ln34, i4 %zext_ln57_2" [d3.cpp:49]   --->   Operation 213 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.78ns)   --->   "%icmp_ln52_5 = icmp_sgt  i5 %i_1, i5 2" [d3.cpp:52]   --->   Operation 214 'icmp' 'icmp_ln52_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i1 %icmp_ln52_5" [d3.cpp:53]   --->   Operation 215 'zext' 'zext_ln53_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.79ns)   --->   "%sub_ln34_1 = sub i4 %sub_ln58, i4 %zext_ln53_4" [d3.cpp:34]   --->   Operation 216 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.78ns)   --->   "%icmp_ln56_4 = icmp_eq  i5 %i_1, i5 2" [d3.cpp:56]   --->   Operation 217 'icmp' 'icmp_ln56_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i1 %icmp_ln56_4" [d3.cpp:57]   --->   Operation 218 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.79ns)   --->   "%sub_ln49_2 = sub i4 %sub_ln34_1, i4 %zext_ln57_3" [d3.cpp:49]   --->   Operation 219 'sub' 'sub_ln49_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.67ns)   --->   "%tmp_24 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i3 %trunc_ln44" [d3.cpp:44]   --->   Operation 220 'mux' 'tmp_24' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i64 %tmp_24" [d3.cpp:44]   --->   Operation 221 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.77ns)   --->   "%tmp_25 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i4 %trunc_ln36" [d3.cpp:44]   --->   Operation 222 'mux' 'tmp_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i64 %tmp_25" [d3.cpp:44]   --->   Operation 223 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.77ns)   --->   "%tmp_26 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg1_r_reload_read, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i4 %trunc_ln36" [d3.cpp:54]   --->   Operation 224 'mux' 'tmp_26' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i64 %tmp_26" [d3.cpp:54]   --->   Operation 225 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.77ns)   --->   "%tmp_29 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %add_ln49" [d3.cpp:56]   --->   Operation 226 'mux' 'tmp_29' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln56_13 = zext i64 %tmp_29" [d3.cpp:56]   --->   Operation 227 'zext' 'zext_ln56_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.77ns)   --->   "%tmp_34 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_14" [d3.cpp:56]   --->   Operation 228 'mux' 'tmp_34' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln56_17 = zext i64 %tmp_34" [d3.cpp:56]   --->   Operation 229 'zext' 'zext_ln56_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.77ns)   --->   "%tmp_35 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_15" [d3.cpp:56]   --->   Operation 230 'mux' 'tmp_35' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln56_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_35, i1 0" [d3.cpp:56]   --->   Operation 231 'bitconcatenate' 'shl_ln56_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln56_18 = zext i64 %shl_ln56_8" [d3.cpp:56]   --->   Operation 232 'zext' 'zext_ln56_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.77ns)   --->   "%tmp_36 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_16" [d3.cpp:56]   --->   Operation 233 'mux' 'tmp_36' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln56_19 = zext i64 %tmp_36" [d3.cpp:56]   --->   Operation 234 'zext' 'zext_ln56_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.79ns)   --->   "%icmp_ln56_6 = icmp_eq  i4 %add_ln52, i4 4" [d3.cpp:56]   --->   Operation 235 'icmp' 'icmp_ln56_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i1 %icmp_ln56_6" [d3.cpp:57]   --->   Operation 236 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.79ns)   --->   "%sub_ln58_4 = sub i4 %sub_ln34_15, i4 %zext_ln57_4" [d3.cpp:58]   --->   Operation 237 'sub' 'sub_ln58_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%sub_ln49_7 = sub i4 %sub_ln34_16, i4 %zext_ln57_4" [d3.cpp:49]   --->   Operation 238 'sub' 'sub_ln49_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln53_7 = zext i1 %icmp_ln52_8" [d3.cpp:53]   --->   Operation 239 'zext' 'zext_ln53_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.79ns)   --->   "%sub_ln34_17 = sub i4 %sub_ln58_4, i4 %zext_ln53_7" [d3.cpp:34]   --->   Operation 240 'sub' 'sub_ln34_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.77ns)   --->   "%tmp_38 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_7" [d3.cpp:54]   --->   Operation 241 'mux' 'tmp_38' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i64 %tmp_38" [d3.cpp:54]   --->   Operation 242 'zext' 'zext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.79ns)   --->   "%icmp_ln54_10 = icmp_slt  i4 %add_ln52, i4 3" [d3.cpp:54]   --->   Operation 243 'icmp' 'icmp_ln54_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln55_8 = zext i1 %icmp_ln54_10" [d3.cpp:55]   --->   Operation 244 'zext' 'zext_ln55_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.79ns)   --->   "%sub_ln34_18 = sub i4 %sub_ln49_7, i4 %zext_ln55_8" [d3.cpp:34]   --->   Operation 245 'sub' 'sub_ln34_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.79ns)   --->   "%icmp_ln56_7 = icmp_eq  i4 %add_ln52, i4 3" [d3.cpp:56]   --->   Operation 246 'icmp' 'icmp_ln56_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i1 %icmp_ln56_7" [d3.cpp:57]   --->   Operation 247 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.79ns)   --->   "%sub_ln58_6 = sub i4 %sub_ln34_17, i4 %zext_ln57_5" [d3.cpp:58]   --->   Operation 248 'sub' 'sub_ln58_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.79ns)   --->   "%sub_ln49_3 = sub i4 %sub_ln34_18, i4 %zext_ln57_5" [d3.cpp:49]   --->   Operation 249 'sub' 'sub_ln49_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.79ns)   --->   "%icmp_ln52_9 = icmp_sgt  i4 %add_ln52, i4 2" [d3.cpp:52]   --->   Operation 250 'icmp' 'icmp_ln52_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln53_8 = zext i1 %icmp_ln52_9" [d3.cpp:53]   --->   Operation 251 'zext' 'zext_ln53_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.79ns)   --->   "%sub_ln34_2 = sub i4 %sub_ln58_6, i4 %zext_ln53_8" [d3.cpp:34]   --->   Operation 252 'sub' 'sub_ln34_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i1 %icmp_ln54_11" [d3.cpp:55]   --->   Operation 253 'zext' 'zext_ln55_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.79ns)   --->   "%sub_ln34_3 = sub i4 %sub_ln49_3, i4 %zext_ln55_9" [d3.cpp:34]   --->   Operation 254 'sub' 'sub_ln34_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.79ns)   --->   "%icmp_ln56_8 = icmp_eq  i4 %add_ln52, i4 2" [d3.cpp:56]   --->   Operation 255 'icmp' 'icmp_ln56_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i1 %icmp_ln56_8" [d3.cpp:57]   --->   Operation 256 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.79ns)   --->   "%sub_ln58_3 = sub i4 %sub_ln34_2, i4 %zext_ln57_6" [d3.cpp:58]   --->   Operation 257 'sub' 'sub_ln58_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.79ns)   --->   "%sub_ln49_4 = sub i4 %sub_ln34_3, i4 %zext_ln57_6" [d3.cpp:49]   --->   Operation 258 'sub' 'sub_ln49_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln53_9 = zext i1 %icmp_ln52_10" [d3.cpp:53]   --->   Operation 259 'zext' 'zext_ln53_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.79ns)   --->   "%sub_ln34_4 = sub i4 %sub_ln58_3, i4 %zext_ln53_9" [d3.cpp:34]   --->   Operation 260 'sub' 'sub_ln34_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.79ns)   --->   "%icmp_ln56_9 = icmp_eq  i4 %add_ln52, i4 1" [d3.cpp:56]   --->   Operation 261 'icmp' 'icmp_ln56_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.67ns)   --->   "%tmp_48 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i64 %arg1_r_8_reload_read, i3 %trunc_ln44" [d3.cpp:44]   --->   Operation 262 'mux' 'tmp_48' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i64 %tmp_48" [d3.cpp:44]   --->   Operation 263 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.77ns)   --->   "%tmp_49 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i4 %trunc_ln36" [d3.cpp:44]   --->   Operation 264 'mux' 'tmp_49' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i64 %tmp_49" [d3.cpp:44]   --->   Operation 265 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 266 '%mul_ln44 = mul i128 %zext_ln44_5, i128 %zext_ln44_4'
ST_2 : Operation 266 [1/1] (3.49ns)   --->   "%mul_ln44 = mul i128 %zext_ln44_5, i128 %zext_ln44_4" [d3.cpp:44]   --->   Operation 266 'mul' 'mul_ln44' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 267 '%mul_ln44_2 = mul i128 %zext_ln44_3, i128 %zext_ln44_2'
ST_2 : Operation 267 [1/1] (3.49ns)   --->   "%mul_ln44_2 = mul i128 %zext_ln44_3, i128 %zext_ln44_2" [d3.cpp:44]   --->   Operation 267 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (1.57ns)   --->   "%add_ln44 = add i128 %mul_ln44_2, i128 %mul_ln44" [d3.cpp:44]   --->   Operation 268 'add' 'add_ln44' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.77ns)   --->   "%tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 0, i64 %arg1_r_reload_read, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i4 %trunc_ln36" [d3.cpp:54]   --->   Operation 269 'mux' 'tmp_50' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i64 %tmp_50" [d3.cpp:54]   --->   Operation 270 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 271 '%mul_ln54 = mul i128 %zext_ln52, i128 %conv112_cast'
ST_2 : Operation 271 [1/1] (3.49ns)   --->   "%mul_ln54 = mul i128 %zext_ln52, i128 %conv112_cast" [d3.cpp:54]   --->   Operation 271 'mul' 'mul_ln54' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 272 '%mul_ln54_1 = mul i128 %zext_ln56, i128 %zext_ln54'
ST_2 : Operation 272 [1/1] (3.49ns)   --->   "%mul_ln54_1 = mul i128 %zext_ln56, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 272 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (1.57ns)   --->   "%add_ln54 = add i128 %mul_ln54_1, i128 %mul_ln54" [d3.cpp:54]   --->   Operation 273 'add' 'add_ln54' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 274 '%mul_ln54_7 = mul i128 %zext_ln54, i128 %conv112_cast'
ST_2 : Operation 274 [1/1] (3.49ns)   --->   "%mul_ln54_7 = mul i128 %zext_ln54, i128 %conv112_cast" [d3.cpp:54]   --->   Operation 274 'mul' 'mul_ln54_7' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 275 '%mul_ln54_8 = mul i128 %zext_ln56_13, i128 %zext_ln54_6'
ST_2 : Operation 275 [1/1] (3.49ns)   --->   "%mul_ln54_8 = mul i128 %zext_ln56_13, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 275 'mul' 'mul_ln54_8' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (1.57ns)   --->   "%add_ln54_5 = add i128 %mul_ln54_8, i128 %mul_ln54_7" [d3.cpp:54]   --->   Operation 276 'add' 'add_ln54_5' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.77ns)   --->   "%tmp_54 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_35" [d3.cpp:56]   --->   Operation 277 'mux' 'tmp_54' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln56_27 = zext i64 %tmp_54" [d3.cpp:56]   --->   Operation 278 'zext' 'zext_ln56_27' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 279 '%mul_ln56_4 = mul i128 %zext_ln54_6, i128 %conv112_cast'
ST_2 : Operation 279 [1/1] (3.49ns)   --->   "%mul_ln56_4 = mul i128 %zext_ln54_6, i128 %conv112_cast" [d3.cpp:56]   --->   Operation 279 'mul' 'mul_ln56_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 280 '%mul_ln56_5 = mul i128 %zext_ln56_27, i128 %zext_ln54_12'
ST_2 : Operation 280 [1/1] (3.49ns)   --->   "%mul_ln56_5 = mul i128 %zext_ln56_27, i128 %zext_ln54_12" [d3.cpp:56]   --->   Operation 280 'mul' 'mul_ln56_5' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (1.57ns)   --->   "%add_ln56 = add i128 %mul_ln56_5, i128 %mul_ln56_4" [d3.cpp:56]   --->   Operation 281 'add' 'add_ln56' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.41ns)   --->   "%select_ln52_2 = select i1 %icmp_ln56_10, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read" [d3.cpp:52]   --->   Operation 282 'select' 'select_ln52_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln52_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52_2, i1 0" [d3.cpp:52]   --->   Operation 283 'bitconcatenate' 'shl_ln52_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln52_10 = zext i64 %shl_ln52_9" [d3.cpp:52]   --->   Operation 284 'zext' 'zext_ln52_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.77ns)   --->   "%tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_8" [d3.cpp:54]   --->   Operation 285 'mux' 'tmp_55' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i64 %tmp_55" [d3.cpp:54]   --->   Operation 286 'zext' 'zext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 287 '%mul_ln54_11 = mul i128 %zext_ln52_10, i128 %zext_ln54_6'
ST_2 : Operation 287 [1/1] (3.49ns)   --->   "%mul_ln54_11 = mul i128 %zext_ln52_10, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 287 'mul' 'mul_ln54_11' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_15)   --->   "%select_ln54_7 = select i1 %icmp_ln52_11, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 288 'select' 'select_ln54_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_15)   --->   "%and_ln54_10 = and i128 %mul_ln54_11, i128 %select_ln54_7" [d3.cpp:54]   --->   Operation 289 'and' 'and_ln54_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 290 '%mul_ln54_12 = mul i128 %zext_ln54_14, i128 %zext_ln54_12'
ST_2 : Operation 290 [1/1] (3.49ns)   --->   "%mul_ln54_12 = mul i128 %zext_ln54_14, i128 %zext_ln54_12" [d3.cpp:54]   --->   Operation 290 'mul' 'mul_ln54_12' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 291 '%mul_ln54_17 = mul i128 %zext_ln56_5, i128 %zext_ln52'
ST_2 : Operation 291 [1/1] (3.49ns)   --->   "%mul_ln54_17 = mul i128 %zext_ln56_5, i128 %zext_ln52" [d3.cpp:54]   --->   Operation 291 'mul' 'mul_ln54_17' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 292 '%mul_ln54_18 = mul i128 %zext_ln56_6, i128 %zext_ln54'
ST_2 : Operation 292 [1/1] (3.49ns)   --->   "%mul_ln54_18 = mul i128 %zext_ln56_6, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 292 'mul' 'mul_ln54_18' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_15)   --->   "%select_ln54_8 = select i1 %and_ln54_9, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 293 'select' 'select_ln54_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_15)   --->   "%and_ln54_11 = and i128 %mul_ln54_12, i128 %select_ln54_8" [d3.cpp:54]   --->   Operation 294 'and' 'and_ln54_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (1.57ns)   --->   "%add_ln54_11 = add i128 %mul_ln54_17, i128 %mul_ln54_18" [d3.cpp:54]   --->   Operation 295 'add' 'add_ln54_11' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_15 = add i128 %and_ln54_10, i128 %and_ln54_11" [d3.cpp:54]   --->   Operation 296 'add' 'add_ln54_15' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.77ns)   --->   "%tmp_56 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_19" [d3.cpp:56]   --->   Operation 297 'mux' 'tmp_56' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln56_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_56, i1 0" [d3.cpp:56]   --->   Operation 298 'bitconcatenate' 'shl_ln56_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln56_28 = zext i64 %shl_ln56_11" [d3.cpp:56]   --->   Operation 299 'zext' 'zext_ln56_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.77ns)   --->   "%tmp_57 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_20" [d3.cpp:56]   --->   Operation 300 'mux' 'tmp_57' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln56_29 = zext i64 %tmp_57" [d3.cpp:56]   --->   Operation 301 'zext' 'zext_ln56_29' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 302 '%mul_ln54_19 = mul i128 %zext_ln56_18, i128 %zext_ln54'
ST_2 : Operation 302 [1/1] (3.49ns)   --->   "%mul_ln54_19 = mul i128 %zext_ln56_18, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 302 'mul' 'mul_ln54_19' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 303 '%mul_ln54_20 = mul i128 %zext_ln56_19, i128 %zext_ln54_6'
ST_2 : Operation 303 [1/1] (3.49ns)   --->   "%mul_ln54_20 = mul i128 %zext_ln56_19, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 303 'mul' 'mul_ln54_20' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 304 '%mul_ln54_21 = mul i128 %zext_ln56_7, i128 %zext_ln52'
ST_2 : Operation 304 [1/1] (3.49ns)   --->   "%mul_ln54_21 = mul i128 %zext_ln56_7, i128 %zext_ln52" [d3.cpp:54]   --->   Operation 304 'mul' 'mul_ln54_21' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 305 '%mul_ln54_22 = mul i128 %zext_ln56_8, i128 %zext_ln54'
ST_2 : Operation 305 [1/1] (3.49ns)   --->   "%mul_ln54_22 = mul i128 %zext_ln56_8, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 305 'mul' 'mul_ln54_22' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 306 '%mul_ln54_23 = mul i128 %zext_ln56_28, i128 %zext_ln54_6'
ST_2 : Operation 306 [1/1] (3.49ns)   --->   "%mul_ln54_23 = mul i128 %zext_ln56_28, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 306 'mul' 'mul_ln54_23' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (1.57ns)   --->   "%add_ln54_19 = add i128 %mul_ln54_19, i128 %mul_ln54_20" [d3.cpp:54]   --->   Operation 307 'add' 'add_ln54_19' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (1.57ns)   --->   "%add_ln54_20 = add i128 %mul_ln54_21, i128 %mul_ln54_22" [d3.cpp:54]   --->   Operation 308 'add' 'add_ln54_20' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_25)   --->   "%select_ln54_14 = select i1 %icmp_ln52_12, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 309 'select' 'select_ln54_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_25)   --->   "%and_ln54_18 = and i128 %mul_ln54_23, i128 %select_ln54_14" [d3.cpp:54]   --->   Operation 310 'and' 'and_ln54_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 311 '%mul_ln54_24 = mul i128 %zext_ln56_29, i128 %zext_ln54_12'
ST_2 : Operation 311 [1/1] (3.49ns)   --->   "%mul_ln54_24 = mul i128 %zext_ln56_29, i128 %zext_ln54_12" [d3.cpp:54]   --->   Operation 311 'mul' 'mul_ln54_24' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 312 '%mul_ln54_26 = mul i128 %zext_ln56_17, i128 %zext_ln54_6'
ST_2 : Operation 312 [1/1] (3.49ns)   --->   "%mul_ln54_26 = mul i128 %zext_ln56_17, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 312 'mul' 'mul_ln54_26' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_25)   --->   "%select_ln54_17 = select i1 %and_ln54_17, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 313 'select' 'select_ln54_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_25)   --->   "%and_ln54_21 = and i128 %mul_ln54_24, i128 %select_ln54_17" [d3.cpp:54]   --->   Operation 314 'and' 'and_ln54_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_25 = add i128 %and_ln54_21, i128 %and_ln54_18" [d3.cpp:54]   --->   Operation 315 'add' 'add_ln54_25' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.77ns)   --->   "%tmp_60 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_23" [d3.cpp:56]   --->   Operation 316 'mux' 'tmp_60' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln56_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_60, i1 0" [d3.cpp:56]   --->   Operation 317 'bitconcatenate' 'shl_ln56_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln56_32 = zext i64 %shl_ln56_13" [d3.cpp:56]   --->   Operation 318 'zext' 'zext_ln56_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.77ns)   --->   "%tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_24" [d3.cpp:56]   --->   Operation 319 'mux' 'tmp_61' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln56_33 = zext i64 %tmp_61" [d3.cpp:56]   --->   Operation 320 'zext' 'zext_ln56_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.79ns)   --->   "%icmp_ln56_11 = icmp_eq  i4 %add_ln43, i4 3" [d3.cpp:56]   --->   Operation 321 'icmp' 'icmp_ln56_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 322 '%mul_ln56_11 = mul i128 %zext_ln56_9, i128 %zext_ln52'
ST_2 : Operation 322 [1/1] (3.49ns)   --->   "%mul_ln56_11 = mul i128 %zext_ln56_9, i128 %zext_ln52" [d3.cpp:56]   --->   Operation 322 'mul' 'mul_ln56_11' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 323 '%mul_ln56_12 = mul i128 %zext_ln56_10, i128 %zext_ln54'
ST_2 : Operation 323 [1/1] (3.49ns)   --->   "%mul_ln56_12 = mul i128 %zext_ln56_10, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 323 'mul' 'mul_ln56_12' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 324 '%mul_ln56_13 = mul i128 %zext_ln56_32, i128 %zext_ln54_6'
ST_2 : Operation 324 [1/1] (3.49ns)   --->   "%mul_ln56_13 = mul i128 %zext_ln56_32, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 324 'mul' 'mul_ln56_13' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 325 '%mul_ln56_14 = mul i128 %zext_ln56_33, i128 %zext_ln54_12'
ST_2 : Operation 325 [1/1] (3.49ns)   --->   "%mul_ln56_14 = mul i128 %zext_ln56_33, i128 %zext_ln54_12" [d3.cpp:56]   --->   Operation 325 'mul' 'mul_ln56_14' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (1.57ns)   --->   "%add_ln56_9 = add i128 %mul_ln56_13, i128 %mul_ln56_14" [d3.cpp:56]   --->   Operation 326 'add' 'add_ln56_9' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.03ns)   --->   Input mux for Operation 327 '%mul_ln56_18 = mul i128 %zext_ln54_9, i128 %zext_ln54_6'
ST_2 : Operation 327 [1/1] (3.49ns)   --->   "%mul_ln56_18 = mul i128 %zext_ln54_9, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 327 'mul' 'mul_ln56_18' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i1 %icmp_ln56_11" [d3.cpp:57]   --->   Operation 328 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.79ns)   --->   "%sub_ln58_7 = sub i4 %sub_ln34_23, i4 %zext_ln57_7" [d3.cpp:58]   --->   Operation 329 'sub' 'sub_ln58_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.79ns)   --->   "%sub_ln49_5 = sub i4 %sub_ln34_24, i4 %zext_ln57_7" [d3.cpp:49]   --->   Operation 330 'sub' 'sub_ln49_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.79ns)   --->   "%icmp_ln52_14 = icmp_sgt  i4 %add_ln43, i4 2" [d3.cpp:52]   --->   Operation 331 'icmp' 'icmp_ln52_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln53_12 = zext i1 %icmp_ln52_14" [d3.cpp:53]   --->   Operation 332 'zext' 'zext_ln53_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.79ns)   --->   "%sub_ln34_5 = sub i4 %sub_ln58_7, i4 %zext_ln53_12" [d3.cpp:34]   --->   Operation 333 'sub' 'sub_ln34_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.28ns)   --->   "%and_ln54_27 = and i1 %icmp_ln54_16, i1 %cmp53_2" [d3.cpp:54]   --->   Operation 334 'and' 'and_ln54_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i1 %and_ln54_27" [d3.cpp:55]   --->   Operation 335 'zext' 'zext_ln55_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.79ns)   --->   "%sub_ln34_6 = sub i4 %sub_ln49_5, i4 %zext_ln55_14" [d3.cpp:34]   --->   Operation 336 'sub' 'sub_ln34_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.79ns)   --->   "%icmp_ln56_12 = icmp_eq  i4 %add_ln43, i4 2" [d3.cpp:56]   --->   Operation 337 'icmp' 'icmp_ln56_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i1 %icmp_ln56_12" [d3.cpp:57]   --->   Operation 338 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.79ns)   --->   "%sub_ln58_5 = sub i4 %sub_ln34_5, i4 %zext_ln57_8" [d3.cpp:58]   --->   Operation 339 'sub' 'sub_ln58_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln53_13 = zext i1 %icmp_ln52_15" [d3.cpp:53]   --->   Operation 340 'zext' 'zext_ln53_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.79ns)   --->   "%sub_ln34_7 = sub i4 %sub_ln58_5, i4 %zext_ln53_13" [d3.cpp:34]   --->   Operation 341 'sub' 'sub_ln34_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.79ns)   --->   "%sub_ln34_8 = sub i4 %sub_ln34_6, i4 %zext_ln57_8" [d3.cpp:34]   --->   Operation 342 'sub' 'sub_ln34_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.79ns)   --->   "%icmp_ln56_13 = icmp_eq  i4 %add_ln43, i4 1" [d3.cpp:56]   --->   Operation 343 'icmp' 'icmp_ln56_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.87>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%add32_2227_load = load i128 %add32_2227" [d3.cpp:44]   --->   Operation 344 'load' 'add32_2227_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i64 %tmp" [d3.cpp:44]   --->   Operation 345 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.77ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %trunc_ln36" [d3.cpp:44]   --->   Operation 346 'mux' 'tmp_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i64 %tmp_1" [d3.cpp:44]   --->   Operation 347 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.67ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i3 %trunc_ln44" [d3.cpp:54]   --->   Operation 348 'mux' 'tmp_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i64 %tmp_4" [d3.cpp:54]   --->   Operation 349 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.41ns)   --->   "%select_ln52 = select i1 %icmp_ln56, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read" [d3.cpp:52]   --->   Operation 350 'select' 'select_ln52' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52, i1 0" [d3.cpp:52]   --->   Operation 351 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i64 %shl_ln" [d3.cpp:52]   --->   Operation 352 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.77ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_9" [d3.cpp:54]   --->   Operation 353 'mux' 'tmp_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i64 %tmp_7" [d3.cpp:54]   --->   Operation 354 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.77ns)   --->   "%tmp_8 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_26" [d3.cpp:56]   --->   Operation 355 'mux' 'tmp_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_8, i1 0" [d3.cpp:56]   --->   Operation 356 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i64 %shl_ln1" [d3.cpp:56]   --->   Operation 357 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.77ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_27" [d3.cpp:56]   --->   Operation 358 'mux' 'tmp_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i64 %tmp_9" [d3.cpp:56]   --->   Operation 359 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.77ns)   --->   "%tmp_s = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_28" [d3.cpp:56]   --->   Operation 360 'mux' 'tmp_s' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_s, i1 0" [d3.cpp:56]   --->   Operation 361 'bitconcatenate' 'shl_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i64 %shl_ln56_1" [d3.cpp:56]   --->   Operation 362 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.77ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_9" [d3.cpp:56]   --->   Operation 363 'mux' 'tmp_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i64 %tmp_6" [d3.cpp:56]   --->   Operation 364 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.77ns)   --->   "%tmp_12 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58_1" [d3.cpp:52]   --->   Operation 365 'mux' 'tmp_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln52_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_12, i1 0" [d3.cpp:52]   --->   Operation 366 'bitconcatenate' 'shl_ln52_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i64 %shl_ln52_1" [d3.cpp:52]   --->   Operation 367 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.77ns)   --->   "%tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_6" [d3.cpp:54]   --->   Operation 368 'mux' 'tmp_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i64 %tmp_13" [d3.cpp:54]   --->   Operation 369 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.77ns)   --->   "%tmp_16 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58_2" [d3.cpp:52]   --->   Operation 370 'mux' 'tmp_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln52_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_16, i1 0" [d3.cpp:52]   --->   Operation 371 'bitconcatenate' 'shl_ln52_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i64 %shl_ln52_2" [d3.cpp:52]   --->   Operation 372 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.77ns)   --->   "%tmp_17 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49" [d3.cpp:54]   --->   Operation 373 'mux' 'tmp_17' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i64 %tmp_17" [d3.cpp:54]   --->   Operation 374 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.77ns)   --->   "%tmp_20 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58" [d3.cpp:52]   --->   Operation 375 'mux' 'tmp_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln52_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_20, i1 0" [d3.cpp:52]   --->   Operation 376 'bitconcatenate' 'shl_ln52_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i64 %shl_ln52_3" [d3.cpp:52]   --->   Operation 377 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.77ns)   --->   "%tmp_21 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_1" [d3.cpp:54]   --->   Operation 378 'mux' 'tmp_21' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i64 %tmp_21" [d3.cpp:54]   --->   Operation 379 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.77ns)   --->   "%tmp_22 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_1" [d3.cpp:56]   --->   Operation 380 'mux' 'tmp_22' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln56_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_22, i1 0" [d3.cpp:56]   --->   Operation 381 'bitconcatenate' 'shl_ln56_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln56_11 = zext i64 %shl_ln56_5" [d3.cpp:56]   --->   Operation 382 'zext' 'zext_ln56_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.77ns)   --->   "%tmp_23 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln49_2" [d3.cpp:52]   --->   Operation 383 'mux' 'tmp_23' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln52_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_23, i1 0" [d3.cpp:52]   --->   Operation 384 'bitconcatenate' 'shl_ln52_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i64 %shl_ln52_4" [d3.cpp:52]   --->   Operation 385 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.72ns)   --->   "%tmp_27 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i3 %trunc_ln44_1" [d3.cpp:54]   --->   Operation 386 'mux' 'tmp_27' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i64 %tmp_27" [d3.cpp:54]   --->   Operation 387 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.72ns)   --->   "%tmp_28 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i3 %trunc_ln44_1" [d3.cpp:56]   --->   Operation 388 'mux' 'tmp_28' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln56_12 = zext i64 %tmp_28" [d3.cpp:56]   --->   Operation 389 'zext' 'zext_ln56_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.41ns)   --->   "%select_ln52_1 = select i1 %icmp_ln56_5, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read" [d3.cpp:52]   --->   Operation 390 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln52_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %select_ln52_1, i1 0" [d3.cpp:52]   --->   Operation 391 'bitconcatenate' 'shl_ln52_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i64 %shl_ln52_5" [d3.cpp:52]   --->   Operation 392 'zext' 'zext_ln52_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.77ns)   --->   "%tmp_30 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_10" [d3.cpp:54]   --->   Operation 393 'mux' 'tmp_30' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i64 %tmp_30" [d3.cpp:54]   --->   Operation 394 'zext' 'zext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.77ns)   --->   "%tmp_31 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_30" [d3.cpp:56]   --->   Operation 395 'mux' 'tmp_31' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln56_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_31, i1 0" [d3.cpp:56]   --->   Operation 396 'bitconcatenate' 'shl_ln56_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln56_14 = zext i64 %shl_ln56_6" [d3.cpp:56]   --->   Operation 397 'zext' 'zext_ln56_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.77ns)   --->   "%tmp_32 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_31" [d3.cpp:56]   --->   Operation 398 'mux' 'tmp_32' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln56_15 = zext i64 %tmp_32" [d3.cpp:56]   --->   Operation 399 'zext' 'zext_ln56_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.77ns)   --->   "%tmp_33 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_32" [d3.cpp:56]   --->   Operation 400 'mux' 'tmp_33' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln56_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_33, i1 0" [d3.cpp:56]   --->   Operation 401 'bitconcatenate' 'shl_ln56_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln56_16 = zext i64 %shl_ln56_7" [d3.cpp:56]   --->   Operation 402 'zext' 'zext_ln56_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.77ns)   --->   "%tmp_37 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58_4" [d3.cpp:52]   --->   Operation 403 'mux' 'tmp_37' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln52_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_37, i1 0" [d3.cpp:52]   --->   Operation 404 'bitconcatenate' 'shl_ln52_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln52_7 = zext i64 %shl_ln52_6" [d3.cpp:52]   --->   Operation 405 'zext' 'zext_ln52_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.77ns)   --->   "%tmp_39 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_17" [d3.cpp:56]   --->   Operation 406 'mux' 'tmp_39' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln56_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_39, i1 0" [d3.cpp:56]   --->   Operation 407 'bitconcatenate' 'shl_ln56_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln56_20 = zext i64 %shl_ln56_9" [d3.cpp:56]   --->   Operation 408 'zext' 'zext_ln56_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.77ns)   --->   "%tmp_40 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_18" [d3.cpp:56]   --->   Operation 409 'mux' 'tmp_40' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln56_21 = zext i64 %tmp_40" [d3.cpp:56]   --->   Operation 410 'zext' 'zext_ln56_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.77ns)   --->   "%tmp_41 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58_6" [d3.cpp:52]   --->   Operation 411 'mux' 'tmp_41' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln52_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_41, i1 0" [d3.cpp:52]   --->   Operation 412 'bitconcatenate' 'shl_ln52_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln52_8 = zext i64 %shl_ln52_7" [d3.cpp:52]   --->   Operation 413 'zext' 'zext_ln52_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.77ns)   --->   "%tmp_42 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_3" [d3.cpp:54]   --->   Operation 414 'mux' 'tmp_42' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i64 %tmp_42" [d3.cpp:54]   --->   Operation 415 'zext' 'zext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.77ns)   --->   "%tmp_43 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_2" [d3.cpp:56]   --->   Operation 416 'mux' 'tmp_43' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln56_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_43, i1 0" [d3.cpp:56]   --->   Operation 417 'bitconcatenate' 'shl_ln56_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln56_22 = zext i64 %shl_ln56_s" [d3.cpp:56]   --->   Operation 418 'zext' 'zext_ln56_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.77ns)   --->   "%tmp_44 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_3" [d3.cpp:56]   --->   Operation 419 'mux' 'tmp_44' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln56_23 = zext i64 %tmp_44" [d3.cpp:56]   --->   Operation 420 'zext' 'zext_ln56_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.77ns)   --->   "%tmp_45 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58_3" [d3.cpp:52]   --->   Operation 421 'mux' 'tmp_45' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%shl_ln52_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_45, i1 0" [d3.cpp:52]   --->   Operation 422 'bitconcatenate' 'shl_ln52_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln52_9 = zext i64 %shl_ln52_8" [d3.cpp:52]   --->   Operation 423 'zext' 'zext_ln52_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.77ns)   --->   "%tmp_46 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_4" [d3.cpp:54]   --->   Operation 424 'mux' 'tmp_46' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i64 %tmp_46" [d3.cpp:54]   --->   Operation 425 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.77ns)   --->   "%tmp_47 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_4" [d3.cpp:56]   --->   Operation 426 'mux' 'tmp_47' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln56_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_47, i1 0" [d3.cpp:56]   --->   Operation 427 'bitconcatenate' 'shl_ln56_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln56_24 = zext i64 %shl_ln56_10" [d3.cpp:56]   --->   Operation 428 'zext' 'zext_ln56_24' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 429 '%mul_ln44_1 = mul i128 %zext_ln44_1, i128 %zext_ln44'
ST_3 : Operation 429 [1/1] (3.49ns)   --->   "%mul_ln44_1 = mul i128 %zext_ln44_1, i128 %zext_ln44" [d3.cpp:44]   --->   Operation 429 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i128 %add_ln44, i128 %mul_ln44_1" [d3.cpp:44]   --->   Operation 430 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 431 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln44_2 = add i128 %add32_2227_load, i128 %add_ln44_1" [d3.cpp:44]   --->   Operation 431 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 432 [1/1] (0.77ns)   --->   "%tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln44_1" [d3.cpp:54]   --->   Operation 432 'mux' 'tmp_51' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i64 %tmp_51" [d3.cpp:54]   --->   Operation 433 'zext' 'zext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 434 '%mul_ln54_2 = mul i128 %zext_ln54_7, i128 %zext_ln54_6'
ST_3 : Operation 434 [1/1] (3.49ns)   --->   "%mul_ln54_2 = mul i128 %zext_ln54_7, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 434 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 435 '%mul_ln54_3 = mul i128 %zext_ln54_1, i128 %zext_ln54'
ST_3 : Operation 435 [1/1] (3.49ns)   --->   "%mul_ln54_3 = mul i128 %zext_ln54_1, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 435 'mul' 'mul_ln54_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 436 '%mul_ln54_4 = mul i128 %zext_ln54_13, i128 %zext_ln54_12'
ST_3 : Operation 436 [1/1] (3.49ns)   --->   "%mul_ln54_4 = mul i128 %zext_ln54_13, i128 %zext_ln54_12" [d3.cpp:54]   --->   Operation 436 'mul' 'mul_ln54_4' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%select_ln54 = select i1 %icmp_ln56, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 437 'select' 'select_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%and_ln54 = and i128 %add_ln54, i128 %select_ln54" [d3.cpp:54]   --->   Operation 438 'and' 'and_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%select_ln54_1 = select i1 %icmp_ln54, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 439 'select' 'select_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_1)   --->   "%and_ln54_1 = and i128 %mul_ln54_3, i128 %select_ln54_1" [d3.cpp:54]   --->   Operation 440 'and' 'and_ln54_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.17ns)   --->   "%select_ln54_2 = select i1 %cmp53_2, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 441 'select' 'select_ln54_2' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_2)   --->   "%and_ln54_2 = and i128 %mul_ln54_4, i128 %select_ln54_2" [d3.cpp:54]   --->   Operation 442 'and' 'and_ln54_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_1 = add i128 %and_ln54_1, i128 %and_ln54" [d3.cpp:54]   --->   Operation 443 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_2 = add i128 %mul_ln54_2, i128 %and_ln54_2" [d3.cpp:54]   --->   Operation 444 'add' 'add_ln54_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.77ns)   --->   "%tmp_52 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_33" [d3.cpp:56]   --->   Operation 445 'mux' 'tmp_52' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln56_25 = zext i64 %tmp_52" [d3.cpp:56]   --->   Operation 446 'zext' 'zext_ln56_25' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 447 '%mul_ln54_5 = mul i128 %zext_ln56_12, i128 %zext_ln54_6'
ST_3 : Operation 447 [1/1] (3.49ns)   --->   "%mul_ln54_5 = mul i128 %zext_ln56_12, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 447 'mul' 'mul_ln54_5' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 448 '%mul_ln54_6 = mul i128 %zext_ln56_25, i128 %zext_ln54_12'
ST_3 : Operation 448 [1/1] (3.49ns)   --->   "%mul_ln54_6 = mul i128 %zext_ln56_25, i128 %zext_ln54_12" [d3.cpp:54]   --->   Operation 448 'mul' 'mul_ln54_6' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 449 '%mul_ln54_9 = mul i128 %zext_ln54_2, i128 %zext_ln54'
ST_3 : Operation 449 [1/1] (3.49ns)   --->   "%mul_ln54_9 = mul i128 %zext_ln54_2, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 449 'mul' 'mul_ln54_9' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_3)   --->   "%select_ln54_3 = select i1 %icmp_ln54_6, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 450 'select' 'select_ln54_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_3 = and i128 %mul_ln54_5, i128 %select_ln54_3" [d3.cpp:54]   --->   Operation 451 'and' 'and_ln54_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.37ns)   --->   "%and_ln54_4 = and i128 %mul_ln54_6, i128 %select_ln54_2" [d3.cpp:54]   --->   Operation 452 'and' 'and_ln54_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%select_ln54_4 = select i1 %icmp_ln54_1, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 453 'select' 'select_ln54_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%and_ln54_5 = and i128 %mul_ln54_9, i128 %select_ln54_4" [d3.cpp:54]   --->   Operation 454 'and' 'and_ln54_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 455 '%mul_ln54_10 = mul i128 %zext_ln52_1, i128 %zext_ln52'
ST_3 : Operation 455 [1/1] (3.49ns)   --->   "%mul_ln54_10 = mul i128 %zext_ln52_1, i128 %zext_ln52" [d3.cpp:54]   --->   Operation 455 'mul' 'mul_ln54_10' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.17ns)   --->   "%select_ln54_5 = select i1 %icmp_ln56_5, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 456 'select' 'select_ln54_5' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.37ns)   --->   "%and_ln54_6 = and i128 %add_ln54_5, i128 %select_ln54_5" [d3.cpp:54]   --->   Operation 457 'and' 'and_ln54_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%select_ln54_6 = select i1 %icmp_ln52, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 458 'select' 'select_ln54_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%and_ln54_7 = and i128 %mul_ln54_10, i128 %select_ln54_6" [d3.cpp:54]   --->   Operation 459 'and' 'and_ln54_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_6 = add i128 %and_ln54_7, i128 %and_ln54_5" [d3.cpp:54]   --->   Operation 460 'add' 'add_ln54_6' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_7 = add i128 %and_ln54_6, i128 %and_ln54_4" [d3.cpp:54]   --->   Operation 461 'add' 'add_ln54_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 462 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_8 = add i128 %add_ln54_7, i128 %and_ln54_3" [d3.cpp:54]   --->   Operation 462 'add' 'add_ln54_8' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 463 [1/1] (0.77ns)   --->   "%tmp_53 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_34" [d3.cpp:56]   --->   Operation 463 'mux' 'tmp_53' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln56_26 = zext i64 %tmp_53" [d3.cpp:56]   --->   Operation 464 'zext' 'zext_ln56_26' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 465 '%mul_ln56 = mul i128 %zext_ln52_6, i128 %zext_ln54'
ST_3 : Operation 465 [1/1] (3.49ns)   --->   "%mul_ln56 = mul i128 %zext_ln52_6, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 465 'mul' 'mul_ln56' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 466 '%mul_ln56_1 = mul i128 %zext_ln54_8, i128 %zext_ln54_6'
ST_3 : Operation 466 [1/1] (3.49ns)   --->   "%mul_ln56_1 = mul i128 %zext_ln54_8, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 466 'mul' 'mul_ln56_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 467 '%mul_ln56_2 = mul i128 %zext_ln56_1, i128 %zext_ln52'
ST_3 : Operation 467 [1/1] (3.49ns)   --->   "%mul_ln56_2 = mul i128 %zext_ln56_1, i128 %zext_ln52" [d3.cpp:56]   --->   Operation 467 'mul' 'mul_ln56_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 468 '%mul_ln56_3 = mul i128 %zext_ln56_26, i128 %zext_ln54_12'
ST_3 : Operation 468 [1/1] (3.49ns)   --->   "%mul_ln56_3 = mul i128 %zext_ln56_26, i128 %zext_ln54_12" [d3.cpp:56]   --->   Operation 468 'mul' 'mul_ln56_3' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 469 '%mul_ln56_6 = mul i128 %zext_ln56_2, i128 %zext_ln54'
ST_3 : Operation 469 [1/1] (3.49ns)   --->   "%mul_ln56_6 = mul i128 %zext_ln56_2, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 469 'mul' 'mul_ln56_6' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.37ns)   --->   "%and_ln56 = and i128 %mul_ln56, i128 %select_ln54_5" [d3.cpp:56]   --->   Operation 470 'and' 'and_ln56' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%select_ln56 = select i1 %icmp_ln54_7, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 471 'select' 'select_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_1 = and i128 %mul_ln56_1, i128 %select_ln56" [d3.cpp:56]   --->   Operation 472 'and' 'and_ln56_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_2)   --->   "%select_ln56_1 = select i1 %icmp_ln52_1, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 473 'select' 'select_ln56_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_2 = and i128 %mul_ln56_2, i128 %select_ln56_1" [d3.cpp:56]   --->   Operation 474 'and' 'and_ln56_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_3)   --->   "%select_ln56_2 = select i1 %and_ln54_8, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 475 'select' 'select_ln56_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_3 = and i128 %mul_ln56_3, i128 %select_ln56_2" [d3.cpp:56]   --->   Operation 476 'and' 'and_ln56_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_4)   --->   "%select_ln56_3 = select i1 %icmp_ln54_2, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 477 'select' 'select_ln56_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_4 = and i128 %mul_ln56_6, i128 %select_ln56_3" [d3.cpp:56]   --->   Operation 478 'and' 'and_ln56_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_5)   --->   "%select_ln56_4 = select i1 %icmp_ln56_10, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 479 'select' 'select_ln56_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_5 = and i128 %add_ln56, i128 %select_ln56_4" [d3.cpp:56]   --->   Operation 480 'and' 'and_ln56_5' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_1 = add i128 %and_ln56_4, i128 %and_ln56" [d3.cpp:56]   --->   Operation 481 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 482 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_2 = add i128 %add_ln56_1, i128 %and_ln56_2" [d3.cpp:56]   --->   Operation 482 'add' 'add_ln56_2' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_3 = add i128 %and_ln56_3, i128 %and_ln56_5" [d3.cpp:56]   --->   Operation 483 'add' 'add_ln56_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 484 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_4 = add i128 %add_ln56_3, i128 %and_ln56_1" [d3.cpp:56]   --->   Operation 484 'add' 'add_ln56_4' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 485 '%mul_ln54_13 = mul i128 %zext_ln56_14, i128 %zext_ln54'
ST_3 : Operation 485 [1/1] (3.49ns)   --->   "%mul_ln54_13 = mul i128 %zext_ln56_14, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 485 'mul' 'mul_ln54_13' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 486 '%mul_ln54_14 = mul i128 %zext_ln56_4, i128 %zext_ln54'
ST_3 : Operation 486 [1/1] (3.49ns)   --->   "%mul_ln54_14 = mul i128 %zext_ln56_4, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 486 'mul' 'mul_ln54_14' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 487 '%mul_ln54_15 = mul i128 %zext_ln56_15, i128 %zext_ln54_6'
ST_3 : Operation 487 [1/1] (3.49ns)   --->   "%mul_ln54_15 = mul i128 %zext_ln56_15, i128 %zext_ln54_6" [d3.cpp:54]   --->   Operation 487 'mul' 'mul_ln54_15' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 488 '%mul_ln54_16 = mul i128 %zext_ln56_3, i128 %zext_ln52'
ST_3 : Operation 488 [1/1] (3.49ns)   --->   "%mul_ln54_16 = mul i128 %zext_ln56_3, i128 %zext_ln52" [d3.cpp:54]   --->   Operation 488 'mul' 'mul_ln54_16' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_12)   --->   "%select_ln54_9 = select i1 %icmp_ln52_6, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 489 'select' 'select_ln54_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_12 = and i128 %mul_ln54_13, i128 %select_ln54_9" [d3.cpp:54]   --->   Operation 490 'and' 'and_ln54_12' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_13)   --->   "%select_ln54_10 = select i1 %icmp_ln54_3, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 491 'select' 'select_ln54_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_13 = and i128 %mul_ln54_14, i128 %select_ln54_10" [d3.cpp:54]   --->   Operation 492 'and' 'and_ln54_13' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_14)   --->   "%select_ln54_11 = select i1 %icmp_ln54_8, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 493 'select' 'select_ln54_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_14 = and i128 %mul_ln54_15, i128 %select_ln54_11" [d3.cpp:54]   --->   Operation 494 'and' 'and_ln54_14' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_15)   --->   "%select_ln54_12 = select i1 %icmp_ln52_2, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 495 'select' 'select_ln54_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_15 = and i128 %mul_ln54_16, i128 %select_ln54_12" [d3.cpp:54]   --->   Operation 496 'and' 'and_ln54_15' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_16)   --->   "%select_ln54_13 = select i1 %icmp_ln56_1, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 497 'select' 'select_ln54_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_16 = and i128 %add_ln54_11, i128 %select_ln54_13" [d3.cpp:54]   --->   Operation 498 'and' 'and_ln54_16' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_12 = add i128 %and_ln54_15, i128 %and_ln54_16" [d3.cpp:54]   --->   Operation 499 'add' 'add_ln54_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 500 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_13 = add i128 %add_ln54_12, i128 %and_ln54_13" [d3.cpp:54]   --->   Operation 500 'add' 'add_ln54_13' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_14 = add i128 %and_ln54_12, i128 %and_ln54_14" [d3.cpp:54]   --->   Operation 501 'add' 'add_ln54_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 502 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_16 = add i128 %add_ln54_15, i128 %add_ln54_14" [d3.cpp:54]   --->   Operation 502 'add' 'add_ln54_16' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 503 '%mul_ln54_25 = mul i128 %zext_ln56_16, i128 %zext_ln54'
ST_3 : Operation 503 [1/1] (3.49ns)   --->   "%mul_ln54_25 = mul i128 %zext_ln56_16, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 503 'mul' 'mul_ln54_25' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 504 '%mul_ln54_27 = mul i128 %zext_ln52_2, i128 %zext_ln52'
ST_3 : Operation 504 [1/1] (3.49ns)   --->   "%mul_ln54_27 = mul i128 %zext_ln52_2, i128 %zext_ln52" [d3.cpp:54]   --->   Operation 504 'mul' 'mul_ln54_27' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 505 '%mul_ln54_28 = mul i128 %zext_ln54_3, i128 %zext_ln54'
ST_3 : Operation 505 [1/1] (3.49ns)   --->   "%mul_ln54_28 = mul i128 %zext_ln54_3, i128 %zext_ln54" [d3.cpp:54]   --->   Operation 505 'mul' 'mul_ln54_28' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_19)   --->   "%select_ln54_15 = select i1 %icmp_ln56_6, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 506 'select' 'select_ln54_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_19 = and i128 %add_ln54_19, i128 %select_ln54_15" [d3.cpp:54]   --->   Operation 507 'and' 'and_ln54_19' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_22)   --->   "%select_ln54_16 = select i1 %icmp_ln56_2, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 508 'select' 'select_ln54_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_22)   --->   "%and_ln54_20 = and i128 %add_ln54_20, i128 %select_ln54_16" [d3.cpp:54]   --->   Operation 509 'and' 'and_ln54_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_22)   --->   "%select_ln54_18 = select i1 %icmp_ln52_7, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 510 'select' 'select_ln54_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_22 = and i128 %mul_ln54_25, i128 %select_ln54_18" [d3.cpp:54]   --->   Operation 511 'and' 'and_ln54_22' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_22)   --->   "%select_ln54_19 = select i1 %icmp_ln54_9, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 512 'select' 'select_ln54_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_22)   --->   "%and_ln54_23 = and i128 %mul_ln54_26, i128 %select_ln54_19" [d3.cpp:54]   --->   Operation 513 'and' 'and_ln54_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_24)   --->   "%select_ln54_20 = select i1 %icmp_ln52_3, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 514 'select' 'select_ln54_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_24 = and i128 %mul_ln54_27, i128 %select_ln54_20" [d3.cpp:54]   --->   Operation 515 'and' 'and_ln54_24' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln54_25)   --->   "%select_ln54_21 = select i1 %icmp_ln54_4, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:54]   --->   Operation 516 'select' 'select_ln54_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln54_25 = and i128 %mul_ln54_28, i128 %select_ln54_21" [d3.cpp:54]   --->   Operation 517 'and' 'and_ln54_25' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_21 = add i128 %and_ln54_25, i128 %and_ln54_24" [d3.cpp:54]   --->   Operation 518 'add' 'add_ln54_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 519 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln54_22 = add i128 %and_ln54_20, i128 %and_ln54_23" [d3.cpp:54]   --->   Operation 519 'add' 'add_ln54_22' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_23 = add i128 %add_ln54_22, i128 %add_ln54_21" [d3.cpp:54]   --->   Operation 520 'add' 'add_ln54_23' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_24 = add i128 %and_ln54_22, i128 %and_ln54_19" [d3.cpp:54]   --->   Operation 521 'add' 'add_ln54_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 522 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_26 = add i128 %add_ln54_25, i128 %add_ln54_24" [d3.cpp:54]   --->   Operation 522 'add' 'add_ln54_26' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 523 [1/1] (0.77ns)   --->   "%tmp_58 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 0, i63 0, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_21" [d3.cpp:56]   --->   Operation 523 'mux' 'tmp_58' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln56_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_58, i1 0" [d3.cpp:56]   --->   Operation 524 'bitconcatenate' 'shl_ln56_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln56_30 = zext i64 %shl_ln56_12" [d3.cpp:56]   --->   Operation 525 'zext' 'zext_ln56_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.77ns)   --->   "%tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_22" [d3.cpp:56]   --->   Operation 526 'mux' 'tmp_59' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln56_31 = zext i64 %tmp_59" [d3.cpp:56]   --->   Operation 527 'zext' 'zext_ln56_31' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 528 '%mul_ln56_7 = mul i128 %zext_ln52_3, i128 %zext_ln52'
ST_3 : Operation 528 [1/1] (3.49ns)   --->   "%mul_ln56_7 = mul i128 %zext_ln52_3, i128 %zext_ln52" [d3.cpp:56]   --->   Operation 528 'mul' 'mul_ln56_7' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 529 '%mul_ln56_8 = mul i128 %zext_ln54_4, i128 %zext_ln54'
ST_3 : Operation 529 [1/1] (3.49ns)   --->   "%mul_ln56_8 = mul i128 %zext_ln54_4, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 529 'mul' 'mul_ln56_8' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 530 '%mul_ln56_9 = mul i128 %zext_ln56_20, i128 %zext_ln54'
ST_3 : Operation 530 [1/1] (3.49ns)   --->   "%mul_ln56_9 = mul i128 %zext_ln56_20, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 530 'mul' 'mul_ln56_9' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 531 '%mul_ln56_10 = mul i128 %zext_ln56_21, i128 %zext_ln54_6'
ST_3 : Operation 531 [1/1] (3.49ns)   --->   "%mul_ln56_10 = mul i128 %zext_ln56_21, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 531 'mul' 'mul_ln56_10' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 532 '%mul_ln56_15 = mul i128 %zext_ln56_30, i128 %zext_ln54_6'
ST_3 : Operation 532 [1/1] (3.49ns)   --->   "%mul_ln56_15 = mul i128 %zext_ln56_30, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 532 'mul' 'mul_ln56_15' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_6)   --->   "%select_ln56_5 = select i1 %icmp_ln52_4, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 533 'select' 'select_ln56_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_6 = and i128 %mul_ln56_7, i128 %select_ln56_5" [d3.cpp:56]   --->   Operation 534 'and' 'and_ln56_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_7)   --->   "%select_ln56_6 = select i1 %icmp_ln54_5, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 535 'select' 'select_ln56_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_7 = and i128 %mul_ln56_8, i128 %select_ln56_6" [d3.cpp:56]   --->   Operation 536 'and' 'and_ln56_7' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (1.57ns)   --->   "%add_ln56_7 = add i128 %mul_ln56_9, i128 %mul_ln56_10" [d3.cpp:56]   --->   Operation 537 'add' 'add_ln56_7' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (1.57ns)   --->   "%add_ln56_8 = add i128 %mul_ln56_11, i128 %mul_ln56_12" [d3.cpp:56]   --->   Operation 538 'add' 'add_ln56_8' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_8)   --->   "%select_ln56_7 = select i1 %icmp_ln52_13, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 539 'select' 'select_ln56_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_8 = and i128 %mul_ln56_15, i128 %select_ln56_7" [d3.cpp:56]   --->   Operation 540 'and' 'and_ln56_8' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 541 '%mul_ln56_16 = mul i128 %zext_ln56_31, i128 %zext_ln54_12'
ST_3 : Operation 541 [1/1] (3.49ns)   --->   "%mul_ln56_16 = mul i128 %zext_ln56_31, i128 %zext_ln54_12" [d3.cpp:56]   --->   Operation 541 'mul' 'mul_ln56_16' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 542 '%mul_ln56_17 = mul i128 %zext_ln52_7, i128 %zext_ln54'
ST_3 : Operation 542 [1/1] (3.49ns)   --->   "%mul_ln56_17 = mul i128 %zext_ln52_7, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 542 'mul' 'mul_ln56_17' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_11)   --->   "%select_ln56_9 = select i1 %icmp_ln56_3, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 543 'select' 'select_ln56_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_11)   --->   "%and_ln56_10 = and i128 %add_ln56_8, i128 %select_ln56_9" [d3.cpp:56]   --->   Operation 544 'and' 'and_ln56_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_11)   --->   "%select_ln56_10 = select i1 %icmp_ln56_11, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 545 'select' 'select_ln56_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_11 = and i128 %add_ln56_9, i128 %select_ln56_10" [d3.cpp:56]   --->   Operation 546 'and' 'and_ln56_11' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_12)   --->   "%select_ln56_11 = select i1 %and_ln54_26, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 547 'select' 'select_ln56_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_12 = and i128 %mul_ln56_16, i128 %select_ln56_11" [d3.cpp:56]   --->   Operation 548 'and' 'and_ln56_12' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_13)   --->   "%select_ln56_12 = select i1 %icmp_ln52_8, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 549 'select' 'select_ln56_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_13 = and i128 %mul_ln56_17, i128 %select_ln56_12" [d3.cpp:56]   --->   Operation 550 'and' 'and_ln56_13' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_11)   --->   "%select_ln56_13 = select i1 %icmp_ln54_10, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 551 'select' 'select_ln56_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_11)   --->   "%and_ln56_14 = and i128 %mul_ln56_18, i128 %select_ln56_13" [d3.cpp:56]   --->   Operation 552 'and' 'and_ln56_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_10 = add i128 %and_ln56_6, i128 %and_ln56_7" [d3.cpp:56]   --->   Operation 553 'add' 'add_ln56_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 554 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln56_11 = add i128 %and_ln56_10, i128 %and_ln56_14" [d3.cpp:56]   --->   Operation 554 'add' 'add_ln56_11' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_12 = add i128 %add_ln56_11, i128 %add_ln56_10" [d3.cpp:56]   --->   Operation 555 'add' 'add_ln56_12' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_14 = add i128 %and_ln56_8, i128 %and_ln56_11" [d3.cpp:56]   --->   Operation 556 'add' 'add_ln56_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 557 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_15 = add i128 %add_ln56_14, i128 %and_ln56_12" [d3.cpp:56]   --->   Operation 557 'add' 'add_ln56_15' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 558 [1/1] (0.77ns)   --->   "%tmp_62 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 0, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58_7" [d3.cpp:52]   --->   Operation 558 'mux' 'tmp_62' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln52_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_62, i1 0" [d3.cpp:52]   --->   Operation 559 'bitconcatenate' 'shl_ln52_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln52_11 = zext i64 %shl_ln52_s" [d3.cpp:52]   --->   Operation 560 'zext' 'zext_ln52_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.77ns)   --->   "%tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln49_5" [d3.cpp:54]   --->   Operation 561 'mux' 'tmp_63' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i64 %tmp_63" [d3.cpp:54]   --->   Operation 562 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.77ns)   --->   "%tmp_64 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 0, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_5" [d3.cpp:56]   --->   Operation 563 'mux' 'tmp_64' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln56_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_64, i1 0" [d3.cpp:56]   --->   Operation 564 'bitconcatenate' 'shl_ln56_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln56_34 = zext i64 %shl_ln56_14" [d3.cpp:56]   --->   Operation 565 'zext' 'zext_ln56_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.77ns)   --->   "%tmp_65 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_6" [d3.cpp:56]   --->   Operation 566 'mux' 'tmp_65' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln56_35 = zext i64 %tmp_65" [d3.cpp:56]   --->   Operation 567 'zext' 'zext_ln56_35' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 568 '%mul_ln56_19 = mul i128 %zext_ln56_11, i128 %zext_ln52'
ST_3 : Operation 568 [1/1] (3.49ns)   --->   "%mul_ln56_19 = mul i128 %zext_ln56_11, i128 %zext_ln52" [d3.cpp:56]   --->   Operation 568 'mul' 'mul_ln56_19' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 569 '%mul_ln56_20 = mul i128 %zext_ln54_5, i128 %zext_ln54'
ST_3 : Operation 569 [1/1] (3.49ns)   --->   "%mul_ln56_20 = mul i128 %zext_ln54_5, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 569 'mul' 'mul_ln56_20' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 570 '%mul_ln56_21 = mul i128 %zext_ln56_22, i128 %zext_ln54'
ST_3 : Operation 570 [1/1] (3.49ns)   --->   "%mul_ln56_21 = mul i128 %zext_ln56_22, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 570 'mul' 'mul_ln56_21' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 571 '%mul_ln56_22 = mul i128 %zext_ln56_23, i128 %zext_ln54_6'
ST_3 : Operation 571 [1/1] (3.49ns)   --->   "%mul_ln56_22 = mul i128 %zext_ln56_23, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 571 'mul' 'mul_ln56_22' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 572 '%mul_ln56_23 = mul i128 %zext_ln56_34, i128 %zext_ln54_6'
ST_3 : Operation 572 [1/1] (3.49ns)   --->   "%mul_ln56_23 = mul i128 %zext_ln56_34, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 572 'mul' 'mul_ln56_23' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 573 '%mul_ln56_24 = mul i128 %zext_ln56_35, i128 %zext_ln54_12'
ST_3 : Operation 573 [1/1] (3.49ns)   --->   "%mul_ln56_24 = mul i128 %zext_ln56_35, i128 %zext_ln54_12" [d3.cpp:56]   --->   Operation 573 'mul' 'mul_ln56_24' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 574 '%mul_ln56_25 = mul i128 %zext_ln52_4, i128 %zext_ln52'
ST_3 : Operation 574 [1/1] (3.49ns)   --->   "%mul_ln56_25 = mul i128 %zext_ln52_4, i128 %zext_ln52" [d3.cpp:56]   --->   Operation 574 'mul' 'mul_ln56_25' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (1.57ns)   --->   "%add_ln56_19 = add i128 %mul_ln56_19, i128 %mul_ln56_20" [d3.cpp:56]   --->   Operation 575 'add' 'add_ln56_19' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (1.57ns)   --->   "%add_ln56_20 = add i128 %mul_ln56_21, i128 %mul_ln56_22" [d3.cpp:56]   --->   Operation 576 'add' 'add_ln56_20' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (1.57ns)   --->   "%add_ln56_21 = add i128 %mul_ln56_23, i128 %mul_ln56_24" [d3.cpp:56]   --->   Operation 577 'add' 'add_ln56_21' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_15)   --->   "%select_ln56_14 = select i1 %icmp_ln52_5, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 578 'select' 'select_ln56_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_15 = and i128 %mul_ln56_25, i128 %select_ln56_14" [d3.cpp:56]   --->   Operation 579 'and' 'and_ln56_15' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 580 '%mul_ln56_26 = mul i128 %zext_ln52_11, i128 %zext_ln54_6'
ST_3 : Operation 580 [1/1] (3.49ns)   --->   "%mul_ln56_26 = mul i128 %zext_ln52_11, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 580 'mul' 'mul_ln56_26' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 581 '%mul_ln56_27 = mul i128 %zext_ln54_15, i128 %zext_ln54_12'
ST_3 : Operation 581 [1/1] (3.49ns)   --->   "%mul_ln56_27 = mul i128 %zext_ln54_15, i128 %zext_ln54_12" [d3.cpp:56]   --->   Operation 581 'mul' 'mul_ln56_27' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 582 '%mul_ln56_28 = mul i128 %zext_ln54_10, i128 %zext_ln54_6'
ST_3 : Operation 582 [1/1] (3.49ns)   --->   "%mul_ln56_28 = mul i128 %zext_ln54_10, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 582 'mul' 'mul_ln56_28' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 583 '%mul_ln56_29 = mul i128 %zext_ln52_8, i128 %zext_ln54'
ST_3 : Operation 583 [1/1] (3.49ns)   --->   "%mul_ln56_29 = mul i128 %zext_ln52_8, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 583 'mul' 'mul_ln56_29' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_20)   --->   "%select_ln56_19 = select i1 %and_ln54_27, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 584 'select' 'select_ln56_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_20 = and i128 %mul_ln56_27, i128 %select_ln56_19" [d3.cpp:56]   --->   Operation 585 'and' 'and_ln56_20' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_23)   --->   "%select_ln56_20 = select i1 %icmp_ln54_11, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 586 'select' 'select_ln56_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_23)   --->   "%and_ln56_21 = and i128 %mul_ln56_28, i128 %select_ln56_20" [d3.cpp:56]   --->   Operation 587 'and' 'and_ln56_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_23)   --->   "%select_ln56_21 = select i1 %icmp_ln52_9, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 588 'select' 'select_ln56_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_23)   --->   "%and_ln56_22 = and i128 %mul_ln56_29, i128 %select_ln56_21" [d3.cpp:56]   --->   Operation 589 'and' 'and_ln56_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln56_23 = add i128 %and_ln56_22, i128 %and_ln56_21" [d3.cpp:56]   --->   Operation 590 'add' 'add_ln56_23' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.77ns)   --->   "%tmp_66 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 0, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln58_5" [d3.cpp:52]   --->   Operation 591 'mux' 'tmp_66' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln52_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_66, i1 0" [d3.cpp:52]   --->   Operation 592 'bitconcatenate' 'shl_ln52_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln52_12 = zext i64 %shl_ln52_10" [d3.cpp:52]   --->   Operation 593 'zext' 'zext_ln52_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.77ns)   --->   "%tmp_67 = mux i63 @_ssdm_op_Mux.ap_auto.9i63.i4, i63 %arg2_r_cast_read, i63 %arg2_r_1_cast_read, i63 %arg2_r_2_cast_read, i63 %arg2_r_3_cast_read, i63 %arg2_r_4_cast_read, i63 %arg2_r_5_cast_read, i63 %arg2_r_6_cast_read, i63 %arg2_r_7_cast_read, i63 %arg2_r_8_cast_read, i4 %sub_ln34_7" [d3.cpp:56]   --->   Operation 594 'mux' 'tmp_67' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln56_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_67, i1 0" [d3.cpp:56]   --->   Operation 595 'bitconcatenate' 'shl_ln56_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln56_36 = zext i64 %shl_ln56_15" [d3.cpp:56]   --->   Operation 596 'zext' 'zext_ln56_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.77ns)   --->   "%tmp_68 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln34_8" [d3.cpp:56]   --->   Operation 597 'mux' 'tmp_68' <Predicate = true> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln56_37 = zext i64 %tmp_68" [d3.cpp:56]   --->   Operation 598 'zext' 'zext_ln56_37' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 599 '%mul_ln56_30 = mul i128 %zext_ln52_5, i128 %zext_ln52'
ST_3 : Operation 599 [1/1] (3.49ns)   --->   "%mul_ln56_30 = mul i128 %zext_ln52_5, i128 %zext_ln52" [d3.cpp:56]   --->   Operation 599 'mul' 'mul_ln56_30' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 600 '%mul_ln56_31 = mul i128 %zext_ln52_9, i128 %zext_ln54'
ST_3 : Operation 600 [1/1] (3.49ns)   --->   "%mul_ln56_31 = mul i128 %zext_ln52_9, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 600 'mul' 'mul_ln56_31' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 601 '%mul_ln56_32 = mul i128 %zext_ln52_12, i128 %zext_ln54_6'
ST_3 : Operation 601 [1/1] (3.49ns)   --->   "%mul_ln56_32 = mul i128 %zext_ln52_12, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 601 'mul' 'mul_ln56_32' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 602 '%mul_ln56_33 = mul i128 %zext_ln56_24, i128 %zext_ln54'
ST_3 : Operation 602 [1/1] (3.49ns)   --->   "%mul_ln56_33 = mul i128 %zext_ln56_24, i128 %zext_ln54" [d3.cpp:56]   --->   Operation 602 'mul' 'mul_ln56_33' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 603 '%mul_ln56_34 = mul i128 %zext_ln54_11, i128 %zext_ln54_6'
ST_3 : Operation 603 [1/1] (3.49ns)   --->   "%mul_ln56_34 = mul i128 %zext_ln54_11, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 603 'mul' 'mul_ln56_34' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 604 '%mul_ln56_35 = mul i128 %zext_ln56_36, i128 %zext_ln54_6'
ST_3 : Operation 604 [1/1] (3.49ns)   --->   "%mul_ln56_35 = mul i128 %zext_ln56_36, i128 %zext_ln54_6" [d3.cpp:56]   --->   Operation 604 'mul' 'mul_ln56_35' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.03ns)   --->   Input mux for Operation 605 '%mul_ln56_36 = mul i128 %zext_ln56_37, i128 %zext_ln54_12'
ST_3 : Operation 605 [1/1] (3.49ns)   --->   "%mul_ln56_36 = mul i128 %zext_ln56_37, i128 %zext_ln54_12" [d3.cpp:56]   --->   Operation 605 'mul' 'mul_ln56_36' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_32)   --->   "%select_ln56_22 = select i1 %icmp_ln52_10, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 606 'select' 'select_ln56_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_32)   --->   "%and_ln56_23 = and i128 %mul_ln56_31, i128 %select_ln56_22" [d3.cpp:56]   --->   Operation 607 'and' 'and_ln56_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_24)   --->   "%select_ln56_23 = select i1 %icmp_ln52_15, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 608 'select' 'select_ln56_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_24 = and i128 %mul_ln56_32, i128 %select_ln56_23" [d3.cpp:56]   --->   Operation 609 'and' 'and_ln56_24' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (1.57ns)   --->   "%add_ln56_30 = add i128 %mul_ln56_33, i128 %mul_ln56_34" [d3.cpp:56]   --->   Operation 610 'add' 'add_ln56_30' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (1.57ns)   --->   "%add_ln56_31 = add i128 %mul_ln56_35, i128 %mul_ln56_36" [d3.cpp:56]   --->   Operation 611 'add' 'add_ln56_31' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln56_32 = add i128 %mul_ln56_30, i128 %and_ln56_23" [d3.cpp:56]   --->   Operation 612 'add' 'add_ln56_32' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln44_2, i128 %add32_2227" [d3.cpp:36]   --->   Operation 613 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 673 [1/1] (0.00ns)   --->   "%add32_2227_load_1 = load i128 %add32_2227"   --->   Operation 673 'load' 'add32_2227_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns)   --->   "%add59228_load_1 = load i128 %add59228"   --->   Operation 674 'load' 'add59228_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%add59_124229_load_1 = load i128 %add59_124229"   --->   Operation 675 'load' 'add59_124229_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.00ns)   --->   "%add59_290230_load_1 = load i128 %add59_290230"   --->   Operation 676 'load' 'add59_290230_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%add59_3231_load_1 = load i128 %add59_3231"   --->   Operation 677 'load' 'add59_3231_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%add59_4232_load_1 = load i128 %add59_4232"   --->   Operation 678 'load' 'add59_4232_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%add59_5233_load_1 = load i128 %add59_5233"   --->   Operation 679 'load' 'add59_5233_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%add59_6234_load_1 = load i128 %add59_6234"   --->   Operation 680 'load' 'add59_6234_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%add59_7235_load_1 = load i128 %add59_7235"   --->   Operation 681 'load' 'add59_7235_load_1' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59_7235_out, i128 %add59_7235_load_1"   --->   Operation 682 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59_6234_out, i128 %add59_6234_load_1"   --->   Operation 683 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59_5233_out, i128 %add59_5233_load_1"   --->   Operation 684 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59_4232_out, i128 %add59_4232_load_1"   --->   Operation 685 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59_3231_out, i128 %add59_3231_load_1"   --->   Operation 686 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59_290230_out, i128 %add59_290230_load_1"   --->   Operation 687 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59_124229_out, i128 %add59_124229_load_1"   --->   Operation 688 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add59228_out, i128 %add59228_load_1"   --->   Operation 689 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add32_2227_out, i128 %add32_2227_load_1"   --->   Operation 690 'write' 'write_ln0' <Predicate = (tmp_69)> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 691 'ret' 'ret_ln0' <Predicate = (tmp_69)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.99>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%add59228_load = load i128 %add59228" [d3.cpp:54]   --->   Operation 614 'load' 'add59228_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%add59_124229_load = load i128 %add59_124229" [d3.cpp:54]   --->   Operation 615 'load' 'add59_124229_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%add59_290230_load = load i128 %add59_290230" [d3.cpp:56]   --->   Operation 616 'load' 'add59_290230_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%add59_3231_load = load i128 %add59_3231" [d3.cpp:54]   --->   Operation 617 'load' 'add59_3231_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "%add59_4232_load = load i128 %add59_4232" [d3.cpp:54]   --->   Operation 618 'load' 'add59_4232_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%add59_5233_load = load i128 %add59_5233" [d3.cpp:56]   --->   Operation 619 'load' 'add59_5233_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%add59_6234_load = load i128 %add59_6234" [d3.cpp:56]   --->   Operation 620 'load' 'add59_6234_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%add59_7235_load = load i128 %add59_7235" [d3.cpp:56]   --->   Operation 621 'load' 'add59_7235_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d3.cpp:38]   --->   Operation 622 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d3.cpp:34]   --->   Operation 623 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d3.cpp:36]   --->   Operation 624 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_3 = add i128 %add_ln54_2, i128 %add_ln54_1" [d3.cpp:54]   --->   Operation 625 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 626 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_4 = add i128 %add59228_load, i128 %add_ln54_3" [d3.cpp:54]   --->   Operation 626 'add' 'add_ln54_4' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_9 = add i128 %add_ln54_8, i128 %add_ln54_6" [d3.cpp:54]   --->   Operation 627 'add' 'add_ln54_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 628 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_10 = add i128 %add59_124229_load, i128 %add_ln54_9" [d3.cpp:54]   --->   Operation 628 'add' 'add_ln54_10' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_5 = add i128 %add_ln56_4, i128 %add_ln56_2" [d3.cpp:56]   --->   Operation 629 'add' 'add_ln56_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 630 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_6 = add i128 %add59_290230_load, i128 %add_ln56_5" [d3.cpp:56]   --->   Operation 630 'add' 'add_ln56_6' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_17 = add i128 %add_ln54_16, i128 %add_ln54_13" [d3.cpp:54]   --->   Operation 631 'add' 'add_ln54_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 632 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_18 = add i128 %add59_3231_load, i128 %add_ln54_17" [d3.cpp:54]   --->   Operation 632 'add' 'add_ln54_18' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54_27 = add i128 %add_ln54_26, i128 %add_ln54_23" [d3.cpp:54]   --->   Operation 633 'add' 'add_ln54_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 634 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln54_28 = add i128 %add59_4232_load, i128 %add_ln54_27" [d3.cpp:54]   --->   Operation 634 'add' 'add_ln54_28' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_9)   --->   "%select_ln56_8 = select i1 %icmp_ln56_7, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 635 'select' 'select_ln56_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 636 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_9 = and i128 %add_ln56_7, i128 %select_ln56_8" [d3.cpp:56]   --->   Operation 636 'and' 'and_ln56_9' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_13 = add i128 %and_ln56_13, i128 %and_ln56_9" [d3.cpp:56]   --->   Operation 637 'add' 'add_ln56_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 638 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_16 = add i128 %add_ln56_15, i128 %add_ln56_13" [d3.cpp:56]   --->   Operation 638 'add' 'add_ln56_16' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_17 = add i128 %add_ln56_16, i128 %add_ln56_12" [d3.cpp:56]   --->   Operation 639 'add' 'add_ln56_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 640 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_18 = add i128 %add59_5233_load, i128 %add_ln56_17" [d3.cpp:56]   --->   Operation 640 'add' 'add_ln56_18' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_16)   --->   "%select_ln56_15 = select i1 %icmp_ln56_4, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 641 'select' 'select_ln56_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 642 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_16 = and i128 %add_ln56_19, i128 %select_ln56_15" [d3.cpp:56]   --->   Operation 642 'and' 'and_ln56_16' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_17)   --->   "%select_ln56_16 = select i1 %icmp_ln56_8, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 643 'select' 'select_ln56_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_17 = and i128 %add_ln56_20, i128 %select_ln56_16" [d3.cpp:56]   --->   Operation 644 'and' 'and_ln56_17' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_26)   --->   "%select_ln56_17 = select i1 %icmp_ln56_12, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 645 'select' 'select_ln56_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_26)   --->   "%and_ln56_18 = and i128 %add_ln56_21, i128 %select_ln56_17" [d3.cpp:56]   --->   Operation 646 'and' 'and_ln56_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_26)   --->   "%select_ln56_18 = select i1 %icmp_ln52_14, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 647 'select' 'select_ln56_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln56_26)   --->   "%and_ln56_19 = and i128 %mul_ln56_26, i128 %select_ln56_18" [d3.cpp:56]   --->   Operation 648 'and' 'and_ln56_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_22 = add i128 %and_ln56_15, i128 %and_ln56_16" [d3.cpp:56]   --->   Operation 649 'add' 'add_ln56_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 650 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_24 = add i128 %add_ln56_23, i128 %add_ln56_22" [d3.cpp:56]   --->   Operation 650 'add' 'add_ln56_24' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_25 = add i128 %and_ln56_17, i128 %and_ln56_20" [d3.cpp:56]   --->   Operation 651 'add' 'add_ln56_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 652 [1/1] (1.57ns) (out node of the LUT)   --->   "%add_ln56_26 = add i128 %and_ln56_19, i128 %and_ln56_18" [d3.cpp:56]   --->   Operation 652 'add' 'add_ln56_26' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_27 = add i128 %add_ln56_26, i128 %add_ln56_25" [d3.cpp:56]   --->   Operation 653 'add' 'add_ln56_27' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_28 = add i128 %add_ln56_27, i128 %add_ln56_24" [d3.cpp:56]   --->   Operation 654 'add' 'add_ln56_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 655 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_29 = add i128 %add59_6234_load, i128 %add_ln56_28" [d3.cpp:56]   --->   Operation 655 'add' 'add_ln56_29' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_25)   --->   "%select_ln56_24 = select i1 %icmp_ln56_9, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 656 'select' 'select_ln56_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_25 = and i128 %add_ln56_30, i128 %select_ln56_24" [d3.cpp:56]   --->   Operation 657 'and' 'and_ln56_25' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_26)   --->   "%select_ln56_25 = select i1 %icmp_ln56_13, i128 340282366920938463463374607431768211455, i128 0" [d3.cpp:56]   --->   Operation 658 'select' 'select_ln56_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 659 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln56_26 = and i128 %add_ln56_31, i128 %select_ln56_25" [d3.cpp:56]   --->   Operation 659 'and' 'and_ln56_26' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_33 = add i128 %and_ln56_24, i128 %and_ln56_26" [d3.cpp:56]   --->   Operation 660 'add' 'add_ln56_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 661 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_34 = add i128 %add_ln56_33, i128 %and_ln56_25" [d3.cpp:56]   --->   Operation 661 'add' 'add_ln56_34' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_35 = add i128 %add_ln56_34, i128 %add_ln56_32" [d3.cpp:56]   --->   Operation 662 'add' 'add_ln56_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 663 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln56_36 = add i128 %add59_7235_load, i128 %add_ln56_35" [d3.cpp:56]   --->   Operation 663 'add' 'add_ln56_36' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 664 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln56_36, i128 %add59_7235" [d3.cpp:36]   --->   Operation 664 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 665 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln56_29, i128 %add59_6234" [d3.cpp:36]   --->   Operation 665 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 666 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln56_18, i128 %add59_5233" [d3.cpp:36]   --->   Operation 666 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 667 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_28, i128 %add59_4232" [d3.cpp:36]   --->   Operation 667 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 668 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_18, i128 %add59_3231" [d3.cpp:36]   --->   Operation 668 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 669 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln56_6, i128 %add59_290230" [d3.cpp:36]   --->   Operation 669 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 670 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_10, i128 %add59_124229" [d3.cpp:36]   --->   Operation 670 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 671 [1/1] (0.42ns)   --->   "%store_ln36 = store i128 %add_ln54_4, i128 %add59228" [d3.cpp:36]   --->   Operation 671 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body39" [d3.cpp:36]   --->   Operation 672 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.173ns
The critical path consists of the following:
	'alloca' operation ('i') [47]  (0.000 ns)
	'load' operation ('i', d3.cpp:52) on local variable 'i' [89]  (0.000 ns)
	'add' operation ('add_ln43', d3.cpp:43) [348]  (0.797 ns)
	'icmp' operation ('cmp53_2', d3.cpp:43) [360]  (0.797 ns)
	'sub' operation ('sub_ln34_33', d3.cpp:34) [383]  (0.797 ns)
	'sub' operation ('sub_ln34_34', d3.cpp:34) [407]  (0.797 ns)
	'sub' operation ('sub_ln34_35', d3.cpp:34) [413]  (0.797 ns)
	'sub' operation ('sub_ln49_8', d3.cpp:49) [444]  (0.797 ns)
	'sub' operation ('sub_ln34_20', d3.cpp:34) [486]  (0.797 ns)
	'sub' operation ('sub_ln34_22', d3.cpp:34) [535]  (0.797 ns)
	'sub' operation ('sub_ln34_24', d3.cpp:34) [548]  (0.797 ns)

 <State 2>: 6.894ns
The critical path consists of the following:
	'sub' operation ('sub_ln58_2', d3.cpp:58) [191]  (0.797 ns)
	'sub' operation ('sub_ln34_13', d3.cpp:34) [199]  (0.797 ns)
	'mux' operation ('tmp_18', d3.cpp:56) [205]  (0.770 ns)
	multiplexor before operation 'mul' with delay (1.035 ns)
'mul' operation ('mul_ln56_11', d3.cpp:56) [559]  (3.495 ns)

 <State 3>: 6.879ns
The critical path consists of the following:
	'mux' operation ('tmp_51', d3.cpp:54) [364]  (0.770 ns)
	multiplexor before operation 'mul' with delay (1.035 ns)
'mul' operation ('mul_ln54_4', d3.cpp:54) [371]  (3.495 ns)
	'and' operation ('and_ln54_2', d3.cpp:54) [377]  (0.000 ns)
	'add' operation ('add_ln54_2', d3.cpp:54) [379]  (1.579 ns)

 <State 4>: 3.996ns
The critical path consists of the following:
	'select' operation ('select_ln56_17', d3.cpp:56) [639]  (0.000 ns)
	'and' operation ('and_ln56_18', d3.cpp:56) [640]  (0.000 ns)
	'add' operation ('add_ln56_26', d3.cpp:56) [653]  (1.579 ns)
	'add' operation ('add_ln56_27', d3.cpp:56) [654]  (0.995 ns)
	'add' operation ('add_ln56_28', d3.cpp:56) [655]  (0.000 ns)
	'add' operation ('add_ln56_29', d3.cpp:56) [656]  (0.995 ns)
	'store' operation ('store_ln36', d3.cpp:36) of variable 'add_ln56_29', d3.cpp:56 on local variable 'add59_6234' [697]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
