// Seed: 2450639435
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    input wire id_12,
    output wire id_13,
    input tri id_14,
    input wor id_15,
    input uwire id_16
    , id_18
);
  assign id_13 = 1;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1
);
  wire  id_3;
  uwire id_4;
  module_0(
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  ); id_5(
      .id_0(1), .id_1(1'b0), .id_2(id_6), .id_3(id_4 - id_0 - 1)
  );
  wire id_7, id_8;
  assign id_8 = id_3;
endmodule
