#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May  9 14:09:15 2022
# Process ID: 42774
# Current directory: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16
# Command line: vivado
# Log file: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/vivado.log
# Journal file: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build -part xc7a200tsbg484-1
set_property board_part digilentinc.com:nexys_video:part0:1.1 [current_project]
add_files -fileset constrs_1 -norecurse /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/constraint/Nexys-Video_Master.xdc
add_files -norecurse {/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/simple_sram2.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/simple_sram.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/decoder5x32.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/line_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name NIT_bram
set_property -dict [list CONFIG.Component_Name {NIT_bram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {330} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {330} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {330} CONFIG.Read_Width_B {330} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips NIT_bram]
generate_target {instantiation_template} [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci]
catch { config_ip_cache -export [get_ips -all NIT_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci]
launch_runs NIT_bram_synth_1 -jobs 24
wait_on_run NIT_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name PFT_partial_bram
set_property -dict [list CONFIG.Component_Name {PFT_partial_bram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {128} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips PFT_partial_bram]
generate_target {instantiation_template} [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci]
catch { config_ip_cache -export [get_ips -all PFT_partial_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci]
launch_runs PFT_partial_bram_synth_1 -jobs 24
wait_on_run PFT_partial_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name input_bram
set_property -dict [list CONFIG.Component_Name {input_bram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {32768} CONFIG.Read_Width_A {128} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips input_bram]
generate_target {instantiation_template} [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci]
catch { config_ip_cache -export [get_ips -all input_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci]
launch_runs input_bram_synth_1 -jobs 24
wait_on_run input_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_bram
set_property -dict [list CONFIG.Component_Name {weight_bram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {32768} CONFIG.Read_Width_A {128} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips weight_bram]
generate_target {instantiation_template} [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci]
catch { config_ip_cache -export [get_ips -all weight_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci]
launch_runs weight_bram_synth_1 -jobs 24
wait_on_run weight_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name output_bram
set_property -dict [list CONFIG.Component_Name {output_bram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {65536} CONFIG.Read_Width_A {128} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips output_bram]
generate_target {instantiation_template} [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci]
catch { config_ip_cache -export [get_ips -all output_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci]
launch_runs output_bram_synth_1 -jobs 24
wait_on_run output_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_controls.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close [ open /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v w ]
add_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
close_design
launch_runs synth_1 -jobs 24
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Core {false}] [get_ips weight_bram]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci]
catch { config_ip_cache -export [get_ips -all weight_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci] -no_script -sync -force -quiet
reset_run weight_bram_synth_1
launch_runs weight_bram_synth_1 -jobs 24
wait_on_run weight_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_ips input_bram]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci]
catch { config_ip_cache -export [get_ips -all input_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci] -no_script -sync -force -quiet
reset_run input_bram_synth_1
launch_runs input_bram_synth_1 -jobs 24
wait_on_run input_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_ips output_bram]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci]
catch { config_ip_cache -export [get_ips -all output_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci] -no_script -sync -force -quiet
reset_run output_bram_synth_1
launch_runs output_bram_synth_1 -jobs 24
wait_on_run output_bram_synth_1
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
