$date
	Fri Oct  7 15:05:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! RegWrite $end
$var wire 1 " MemWrite $end
$var wire 1 # Branch $end
$var wire 1 $ ALUSrc $end
$var wire 2 % ALUControl [1:0] $end
$var reg 3 & Opcode [2:0] $end
$scope module CU $end
$var wire 3 ' Opcode [2:0] $end
$var reg 2 ( ALUControl [1:0] $end
$var reg 1 $ ALUSrc $end
$var reg 1 # Branch $end
$var reg 1 " MemWrite $end
$var reg 1 ! RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b111 '
b111 &
bx %
x$
x#
x"
x!
$end
#2
0#
0"
b0 %
b0 (
1!
0$
b0 &
b0 '
#6
1$
b1 &
b1 '
#10
b1 %
b1 (
0$
b10 &
b10 '
#14
b0 %
b0 (
1$
b11 &
b11 '
#18
1"
0!
b100 &
b100 '
#22
1#
0"
b1 %
b1 (
0$
b101 &
b101 '
#26
b110 &
b110 '
#30
b111 &
b111 '
