// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Filter_horizontal_HW_HH_
#define _Filter_horizontal_HW_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Filter_HW_mac_mulcud.h"
#include "Filter_horizontalbkb.h"

namespace ap_rtl {

struct Filter_horizontal_HW : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<23> > Input_r_address0;
    sc_out< sc_logic > Input_r_ce0;
    sc_in< sc_lv<8> > Input_r_q0;
    sc_out< sc_lv<23> > Input_r_address1;
    sc_out< sc_logic > Input_r_ce1;
    sc_in< sc_lv<8> > Input_r_q1;
    sc_out< sc_lv<19> > Output_r_address0;
    sc_out< sc_logic > Output_r_ce0;
    sc_out< sc_logic > Output_r_we0;
    sc_out< sc_lv<8> > Output_r_d0;


    // Module declarations
    Filter_horizontal_HW(sc_module_name name);
    SC_HAS_PROCESS(Filter_horizontal_HW);

    ~Filter_horizontal_HW();

    sc_trace_file* mVcdFile;

    Filter_horizontalbkb* buffer_U;
    Filter_HW_mac_mulcud<1,1,8,8,15,16>* Filter_HW_mac_mulcud_U0;
    Filter_HW_mac_mulcud<1,1,8,8,15,16>* Filter_HW_mac_mulcud_U1;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > indvar_flatten_reg_295;
    sc_signal< sc_lv<9> > Y_reg_306;
    sc_signal< sc_lv<9> > X_reg_317;
    sc_signal< sc_lv<8> > reg_342;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1055;
    sc_signal< sc_lv<1> > tmp_8_reg_1100;
    sc_signal< sc_lv<8> > ap_reg_pp0_iter2_reg_342;
    sc_signal< sc_lv<8> > reg_347;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_1055;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_8_reg_1100;
    sc_signal< sc_lv<8> > buffer_q0;
    sc_signal< sc_lv<8> > reg_354;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<8> > buffer_q1;
    sc_signal< sc_lv<8> > reg_359;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_394_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_1055;
    sc_signal< sc_lv<17> > indvar_flatten_next_fu_400_p2;
    sc_signal< sc_lv<17> > indvar_flatten_next_reg_1059;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<9> > X_mid2_fu_412_p3;
    sc_signal< sc_lv<9> > X_mid2_reg_1064;
    sc_signal< sc_lv<9> > ap_reg_pp0_iter1_X_mid2_reg_1064;
    sc_signal< sc_lv<9> > tmp_mid2_v_v_fu_426_p3;
    sc_signal< sc_lv<9> > tmp_mid2_v_v_reg_1078;
    sc_signal< sc_lv<9> > ap_reg_pp0_iter1_tmp_mid2_v_v_reg_1078;
    sc_signal< sc_lv<19> > tmp_cast_mid2_v_fu_464_p3;
    sc_signal< sc_lv<19> > tmp_cast_mid2_v_reg_1084;
    sc_signal< sc_lv<19> > tmp_7_cast22_cast_mi_fu_472_p2;
    sc_signal< sc_lv<19> > tmp_7_cast22_cast_mi_reg_1095;
    sc_signal< sc_lv<1> > tmp_8_fu_504_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_8_reg_1100;
    sc_signal< sc_lv<9> > grp_fu_337_p2;
    sc_signal< sc_lv<9> > X_1_reg_1139;
    sc_signal< sc_lv<8> > Input_load_9_reg_1159;
    sc_signal< sc_lv<16> > grp_fu_1004_p3;
    sc_signal< sc_lv<16> > tmp9_reg_1166;
    sc_signal< sc_lv<8> > Input_load_10_reg_1181;
    sc_signal< sc_lv<8> > Input_load_13_reg_1188;
    sc_signal< sc_lv<17> > tmp_mid2_fu_632_p2;
    sc_signal< sc_lv<17> > tmp_mid2_reg_1195;
    sc_signal< sc_lv<16> > grp_fu_1012_p3;
    sc_signal< sc_lv<16> > tmp4_reg_1210;
    sc_signal< sc_lv<13> > tmp_21_5_fu_778_p2;
    sc_signal< sc_lv<13> > tmp_21_5_reg_1215;
    sc_signal< sc_lv<16> > tmp6_fu_790_p2;
    sc_signal< sc_lv<16> > tmp6_reg_1220;
    sc_signal< sc_lv<13> > tmp_24_1_fu_825_p2;
    sc_signal< sc_lv<13> > tmp_24_1_reg_1225;
    sc_signal< sc_lv<15> > tmp_24_2_fu_855_p2;
    sc_signal< sc_lv<15> > tmp_24_2_reg_1230;
    sc_signal< sc_lv<13> > tmp_24_5_fu_877_p2;
    sc_signal< sc_lv<13> > tmp_24_5_reg_1235;
    sc_signal< sc_lv<16> > Sum_5_6_fu_913_p2;
    sc_signal< sc_lv<16> > Sum_5_6_reg_1240;
    sc_signal< sc_lv<17> > sum5_fu_918_p2;
    sc_signal< sc_lv<17> > sum5_reg_1245;
    sc_signal< sc_lv<16> > Sum_6_6_fu_983_p2;
    sc_signal< sc_lv<16> > Sum_6_6_reg_1250;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<9> > buffer_address0;
    sc_signal< sc_logic > buffer_ce0;
    sc_signal< sc_logic > buffer_we0;
    sc_signal< sc_lv<8> > buffer_d0;
    sc_signal< sc_lv<9> > buffer_address1;
    sc_signal< sc_logic > buffer_ce1;
    sc_signal< sc_logic > buffer_we1;
    sc_signal< sc_lv<8> > buffer_d1;
    sc_signal< sc_lv<17> > indvar_flatten_phi_fu_299_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<9> > Y_phi_fu_310_p4;
    sc_signal< sc_lv<9> > X_phi_fu_321_p4;
    sc_signal< sc_lv<16> > ap_phi_precharge_reg_pp0_iter1_Sum_2_reg_328;
    sc_signal< sc_lv<16> > ap_phi_precharge_reg_pp0_iter2_Sum_2_reg_328;
    sc_signal< sc_lv<16> > Sum_2_phi_fu_331_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > sum2_cast_fu_515_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > sum_2_cast_mid2_fu_486_p1;
    sc_signal< sc_lv<32> > sum_3_cast_mid2_fu_496_p1;
    sc_signal< sc_lv<32> > tmp_cast_mid2_fu_520_p1;
    sc_signal< sc_lv<32> > sum_cast_mid2_fu_533_p1;
    sc_signal< sc_lv<32> > sum_1_cast_mid2_fu_543_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > sum_4_cast_mid2_fu_553_p1;
    sc_signal< sc_lv<32> > tmp_7_cast_mid2_fu_558_p1;
    sc_signal< sc_lv<32> > tmp_22_3_cast_fu_567_p1;
    sc_signal< sc_lv<32> > tmp_22_4_cast_fu_577_p1;
    sc_signal< sc_lv<32> > X_cast5_fu_620_p1;
    sc_signal< sc_lv<32> > tmp_22_1_cast_fu_624_p1;
    sc_signal< sc_lv<32> > tmp_22_2_cast_fu_643_p1;
    sc_signal< sc_lv<32> > tmp_22_5_cast_fu_691_p1;
    sc_signal< sc_lv<32> > tmp_9_cast_fu_804_p1;
    sc_signal< sc_lv<32> > sum5_cast_fu_1000_p1;
    sc_signal< sc_lv<9> > grp_fu_337_p0;
    sc_signal< sc_lv<18> > p_shl_fu_364_p3;
    sc_signal< sc_lv<14> > p_shl8_fu_376_p3;
    sc_signal< sc_lv<19> > p_shl_cast_fu_372_p1;
    sc_signal< sc_lv<19> > p_shl8_cast_fu_384_p1;
    sc_signal< sc_lv<1> > exitcond_fu_406_p2;
    sc_signal< sc_lv<9> > Y_s_fu_420_p2;
    sc_signal< sc_lv<18> > p_shl_mid1_fu_434_p3;
    sc_signal< sc_lv<14> > p_shl8_mid1_fu_446_p3;
    sc_signal< sc_lv<19> > p_shl_cast_mid1_fu_442_p1;
    sc_signal< sc_lv<19> > p_shl8_cast_mid1_fu_454_p1;
    sc_signal< sc_lv<19> > tmp_mid1_fu_458_p2;
    sc_signal< sc_lv<19> > tmp_s_fu_388_p2;
    sc_signal< sc_lv<19> > sum_2_cast_mid2_v_fu_481_p2;
    sc_signal< sc_lv<19> > sum_3_cast_mid2_v_fu_491_p2;
    sc_signal< sc_lv<20> > X_cast20_cast_fu_501_p1;
    sc_signal< sc_lv<20> > tmp_7_cast22_cast_mi_1_fu_477_p1;
    sc_signal< sc_lv<20> > sum2_fu_509_p2;
    sc_signal< sc_lv<24> > sum_cast_mid2_v_v_fu_524_p1;
    sc_signal< sc_lv<24> > sum_cast_mid2_v_fu_527_p2;
    sc_signal< sc_lv<19> > sum_1_cast_mid2_v_fu_538_p2;
    sc_signal< sc_lv<19> > sum_4_cast_mid2_v_fu_548_p2;
    sc_signal< sc_lv<9> > tmp_22_3_fu_562_p2;
    sc_signal< sc_lv<9> > tmp_22_4_fu_572_p2;
    sc_signal< sc_lv<14> > p_shl15_fu_586_p3;
    sc_signal< sc_lv<9> > p_shl16_fu_598_p3;
    sc_signal< sc_lv<15> > p_shl15_cast_fu_594_p1;
    sc_signal< sc_lv<15> > p_shl16_cast_fu_606_p1;
    sc_signal< sc_lv<15> > tmp_21_4_fu_610_p2;
    sc_signal< sc_lv<9> > tmp_mid2_fu_632_p0;
    sc_signal< sc_lv<9> > tmp_22_2_fu_638_p2;
    sc_signal< sc_lv<14> > p_shl21_fu_652_p3;
    sc_signal< sc_lv<9> > p_shl22_fu_664_p3;
    sc_signal< sc_lv<15> > p_shl21_cast_fu_660_p1;
    sc_signal< sc_lv<15> > p_shl22_cast_fu_672_p1;
    sc_signal< sc_lv<15> > tmp_24_4_fu_676_p2;
    sc_signal< sc_lv<9> > tmp_22_5_fu_686_p2;
    sc_signal< sc_lv<9> > tmp_2_fu_696_p3;
    sc_signal< sc_lv<12> > p_shl12_fu_711_p3;
    sc_signal< sc_lv<13> > p_shl12_cast_fu_718_p1;
    sc_signal< sc_lv<13> > tmp_20_1_cast1_fu_708_p1;
    sc_signal< sc_lv<13> > tmp_21_1_fu_722_p2;
    sc_signal< sc_lv<14> > p_shl13_fu_732_p3;
    sc_signal< sc_lv<9> > p_shl14_fu_743_p3;
    sc_signal< sc_lv<15> > p_shl13_cast_fu_739_p1;
    sc_signal< sc_lv<15> > p_shl14_cast_fu_750_p1;
    sc_signal< sc_lv<15> > tmp_21_2_fu_754_p2;
    sc_signal< sc_lv<12> > p_shl17_fu_767_p3;
    sc_signal< sc_lv<13> > p_shl17_cast_fu_774_p1;
    sc_signal< sc_lv<13> > tmp_20_5_cast1_fu_764_p1;
    sc_signal< sc_lv<16> > tmp_21_2_cast_fu_760_p1;
    sc_signal< sc_lv<16> > tmp_21_1_cast_fu_728_p1;
    sc_signal< sc_lv<16> > tmp_13_cast_fu_704_p1;
    sc_signal< sc_lv<16> > tmp7_fu_784_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_799_p2;
    sc_signal< sc_lv<12> > p_shl18_fu_813_p3;
    sc_signal< sc_lv<13> > p_shl18_cast_fu_821_p1;
    sc_signal< sc_lv<13> > tmp_23_1_cast1_fu_809_p1;
    sc_signal< sc_lv<14> > p_shl19_fu_831_p3;
    sc_signal< sc_lv<9> > p_shl20_fu_843_p3;
    sc_signal< sc_lv<15> > p_shl19_cast_fu_839_p1;
    sc_signal< sc_lv<15> > p_shl20_cast_fu_851_p1;
    sc_signal< sc_lv<12> > p_shl23_fu_865_p3;
    sc_signal< sc_lv<13> > p_shl23_cast_fu_873_p1;
    sc_signal< sc_lv<13> > tmp_23_5_cast1_fu_861_p1;
    sc_signal< sc_lv<9> > tmp_21_6_fu_886_p3;
    sc_signal< sc_lv<14> > tmp_21_6_cast_fu_894_p1;
    sc_signal< sc_lv<14> > tmp_21_5_cast_fu_883_p1;
    sc_signal< sc_lv<14> > tmp10_fu_898_p2;
    sc_signal< sc_lv<16> > tmp10_cast_fu_904_p1;
    sc_signal< sc_lv<16> > tmp8_fu_908_p2;
    sc_signal< sc_lv<17> > X_cast_fu_796_p1;
    sc_signal< sc_lv<9> > tmp_3_fu_923_p3;
    sc_signal< sc_lv<9> > tmp_24_6_fu_944_p3;
    sc_signal< sc_lv<16> > tmp_24_2_cast_fu_938_p1;
    sc_signal< sc_lv<16> > tmp_24_1_cast_fu_935_p1;
    sc_signal< sc_lv<16> > tmp_15_cast_fu_931_p1;
    sc_signal< sc_lv<16> > tmp2_fu_956_p2;
    sc_signal< sc_lv<14> > tmp_24_6_cast_fu_952_p1;
    sc_signal< sc_lv<14> > tmp_24_5_cast_fu_941_p1;
    sc_signal< sc_lv<14> > tmp5_fu_968_p2;
    sc_signal< sc_lv<16> > tmp5_cast_fu_974_p1;
    sc_signal< sc_lv<16> > tmp1_fu_962_p2;
    sc_signal< sc_lv<16> > tmp3_fu_978_p2;
    sc_signal< sc_lv<8> > grp_fu_1004_p0;
    sc_signal< sc_lv<8> > grp_fu_1004_p1;
    sc_signal< sc_lv<8> > grp_fu_1012_p0;
    sc_signal< sc_lv<8> > grp_fu_1012_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<16> > grp_fu_1004_p00;
    sc_signal< sc_lv<16> > grp_fu_1012_p00;
    sc_signal< sc_lv<17> > tmp_mid2_fu_632_p00;
    sc_signal< bool > ap_condition_912;
    sc_signal< bool > ap_condition_917;
    sc_signal< bool > ap_condition_921;
    sc_signal< bool > ap_condition_926;
    sc_signal< bool > ap_condition_930;
    sc_signal< bool > ap_condition_934;
    sc_signal< bool > ap_condition_939;
    sc_signal< bool > ap_condition_944;
    sc_signal< bool > ap_condition_949;
    sc_signal< bool > ap_condition_953;
    sc_signal< bool > ap_condition_957;
    sc_signal< bool > ap_condition_961;
    sc_signal< bool > ap_condition_965;
    sc_signal< bool > ap_condition_969;
    sc_signal< bool > ap_condition_972;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<17> ap_const_lv17_1F3EC;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<9> ap_const_lv9_1DA;
    static const sc_lv<19> ap_const_lv19_6;
    static const sc_lv<19> ap_const_lv19_3;
    static const sc_lv<19> ap_const_lv19_4;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<19> ap_const_lv19_2;
    static const sc_lv<19> ap_const_lv19_5;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<17> ap_const_lv17_1DA;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_62;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Input_r_address0();
    void thread_Input_r_address1();
    void thread_Input_r_ce0();
    void thread_Input_r_ce1();
    void thread_Output_r_address0();
    void thread_Output_r_ce0();
    void thread_Output_r_d0();
    void thread_Output_r_we0();
    void thread_Sum_2_phi_fu_331_p4();
    void thread_Sum_5_6_fu_913_p2();
    void thread_Sum_6_6_fu_983_p2();
    void thread_X_cast20_cast_fu_501_p1();
    void thread_X_cast5_fu_620_p1();
    void thread_X_cast_fu_796_p1();
    void thread_X_mid2_fu_412_p3();
    void thread_X_phi_fu_321_p4();
    void thread_Y_phi_fu_310_p4();
    void thread_Y_s_fu_420_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_912();
    void thread_ap_condition_917();
    void thread_ap_condition_921();
    void thread_ap_condition_926();
    void thread_ap_condition_930();
    void thread_ap_condition_934();
    void thread_ap_condition_939();
    void thread_ap_condition_944();
    void thread_ap_condition_949();
    void thread_ap_condition_953();
    void thread_ap_condition_957();
    void thread_ap_condition_961();
    void thread_ap_condition_965();
    void thread_ap_condition_969();
    void thread_ap_condition_972();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_precharge_reg_pp0_iter1_Sum_2_reg_328();
    void thread_ap_ready();
    void thread_buffer_address0();
    void thread_buffer_address1();
    void thread_buffer_ce0();
    void thread_buffer_ce1();
    void thread_buffer_d0();
    void thread_buffer_d1();
    void thread_buffer_we0();
    void thread_buffer_we1();
    void thread_exitcond_flatten_fu_394_p2();
    void thread_exitcond_fu_406_p2();
    void thread_grp_fu_1004_p0();
    void thread_grp_fu_1004_p00();
    void thread_grp_fu_1004_p1();
    void thread_grp_fu_1012_p0();
    void thread_grp_fu_1012_p00();
    void thread_grp_fu_1012_p1();
    void thread_grp_fu_337_p0();
    void thread_grp_fu_337_p2();
    void thread_indvar_flatten_next_fu_400_p2();
    void thread_indvar_flatten_phi_fu_299_p4();
    void thread_p_shl12_cast_fu_718_p1();
    void thread_p_shl12_fu_711_p3();
    void thread_p_shl13_cast_fu_739_p1();
    void thread_p_shl13_fu_732_p3();
    void thread_p_shl14_cast_fu_750_p1();
    void thread_p_shl14_fu_743_p3();
    void thread_p_shl15_cast_fu_594_p1();
    void thread_p_shl15_fu_586_p3();
    void thread_p_shl16_cast_fu_606_p1();
    void thread_p_shl16_fu_598_p3();
    void thread_p_shl17_cast_fu_774_p1();
    void thread_p_shl17_fu_767_p3();
    void thread_p_shl18_cast_fu_821_p1();
    void thread_p_shl18_fu_813_p3();
    void thread_p_shl19_cast_fu_839_p1();
    void thread_p_shl19_fu_831_p3();
    void thread_p_shl20_cast_fu_851_p1();
    void thread_p_shl20_fu_843_p3();
    void thread_p_shl21_cast_fu_660_p1();
    void thread_p_shl21_fu_652_p3();
    void thread_p_shl22_cast_fu_672_p1();
    void thread_p_shl22_fu_664_p3();
    void thread_p_shl23_cast_fu_873_p1();
    void thread_p_shl23_fu_865_p3();
    void thread_p_shl8_cast_fu_384_p1();
    void thread_p_shl8_cast_mid1_fu_454_p1();
    void thread_p_shl8_fu_376_p3();
    void thread_p_shl8_mid1_fu_446_p3();
    void thread_p_shl_cast_fu_372_p1();
    void thread_p_shl_cast_mid1_fu_442_p1();
    void thread_p_shl_fu_364_p3();
    void thread_p_shl_mid1_fu_434_p3();
    void thread_sum2_cast_fu_515_p1();
    void thread_sum2_fu_509_p2();
    void thread_sum5_cast_fu_1000_p1();
    void thread_sum5_fu_918_p2();
    void thread_sum_1_cast_mid2_fu_543_p1();
    void thread_sum_1_cast_mid2_v_fu_538_p2();
    void thread_sum_2_cast_mid2_fu_486_p1();
    void thread_sum_2_cast_mid2_v_fu_481_p2();
    void thread_sum_3_cast_mid2_fu_496_p1();
    void thread_sum_3_cast_mid2_v_fu_491_p2();
    void thread_sum_4_cast_mid2_fu_553_p1();
    void thread_sum_4_cast_mid2_v_fu_548_p2();
    void thread_sum_cast_mid2_fu_533_p1();
    void thread_sum_cast_mid2_v_fu_527_p2();
    void thread_sum_cast_mid2_v_v_fu_524_p1();
    void thread_tmp10_cast_fu_904_p1();
    void thread_tmp10_fu_898_p2();
    void thread_tmp1_fu_962_p2();
    void thread_tmp2_fu_956_p2();
    void thread_tmp3_fu_978_p2();
    void thread_tmp5_cast_fu_974_p1();
    void thread_tmp5_fu_968_p2();
    void thread_tmp6_fu_790_p2();
    void thread_tmp7_fu_784_p2();
    void thread_tmp8_fu_908_p2();
    void thread_tmp_13_cast_fu_704_p1();
    void thread_tmp_15_cast_fu_931_p1();
    void thread_tmp_20_1_cast1_fu_708_p1();
    void thread_tmp_20_5_cast1_fu_764_p1();
    void thread_tmp_21_1_cast_fu_728_p1();
    void thread_tmp_21_1_fu_722_p2();
    void thread_tmp_21_2_cast_fu_760_p1();
    void thread_tmp_21_2_fu_754_p2();
    void thread_tmp_21_4_fu_610_p2();
    void thread_tmp_21_5_cast_fu_883_p1();
    void thread_tmp_21_5_fu_778_p2();
    void thread_tmp_21_6_cast_fu_894_p1();
    void thread_tmp_21_6_fu_886_p3();
    void thread_tmp_22_1_cast_fu_624_p1();
    void thread_tmp_22_2_cast_fu_643_p1();
    void thread_tmp_22_2_fu_638_p2();
    void thread_tmp_22_3_cast_fu_567_p1();
    void thread_tmp_22_3_fu_562_p2();
    void thread_tmp_22_4_cast_fu_577_p1();
    void thread_tmp_22_4_fu_572_p2();
    void thread_tmp_22_5_cast_fu_691_p1();
    void thread_tmp_22_5_fu_686_p2();
    void thread_tmp_23_1_cast1_fu_809_p1();
    void thread_tmp_23_5_cast1_fu_861_p1();
    void thread_tmp_24_1_cast_fu_935_p1();
    void thread_tmp_24_1_fu_825_p2();
    void thread_tmp_24_2_cast_fu_938_p1();
    void thread_tmp_24_2_fu_855_p2();
    void thread_tmp_24_4_fu_676_p2();
    void thread_tmp_24_5_cast_fu_941_p1();
    void thread_tmp_24_5_fu_877_p2();
    void thread_tmp_24_6_cast_fu_952_p1();
    void thread_tmp_24_6_fu_944_p3();
    void thread_tmp_2_fu_696_p3();
    void thread_tmp_3_fu_923_p3();
    void thread_tmp_7_cast22_cast_mi_1_fu_477_p1();
    void thread_tmp_7_cast22_cast_mi_fu_472_p2();
    void thread_tmp_7_cast_mid2_fu_558_p1();
    void thread_tmp_8_fu_504_p2();
    void thread_tmp_9_cast_fu_804_p1();
    void thread_tmp_9_fu_799_p2();
    void thread_tmp_cast_mid2_fu_520_p1();
    void thread_tmp_cast_mid2_v_fu_464_p3();
    void thread_tmp_mid1_fu_458_p2();
    void thread_tmp_mid2_fu_632_p0();
    void thread_tmp_mid2_fu_632_p00();
    void thread_tmp_mid2_fu_632_p2();
    void thread_tmp_mid2_v_v_fu_426_p3();
    void thread_tmp_s_fu_388_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
