Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jan 21 11:46:22 2025
| Host         : kry-atp running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file EncryptionEngineTop_timing_summary_routed.rpt -pb EncryptionEngineTop_timing_summary_routed.pb -rpx EncryptionEngineTop_timing_summary_routed.rpx -warn_on_violation
| Design       : EncryptionEngineTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.168       -0.613                      5                  179        0.134        0.000                      0                  179        0.389        0.000                       0                    90  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.168       -0.613                      5                  179        0.134        0.000                      0                  179        0.389        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            5  Failing Endpoints,  Worst Slack       -0.168ns,  Total Violation       -0.613ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.710ns (47.835%)  route 1.865ns (52.165%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.342 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.463     7.213    spi_ctrl/ram_reg_i_6_n_0_alias
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.337 r  spi_ctrl/ram_reg_i_1_replica_comp_1/O
                         net (fo=2, routed)           0.606     7.943    fifo_inst/E[0]_repN_alias
    SLICE_X6Y126         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.564 r  fifo_inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    fifo_inst/count_reg[4]_i_1_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.887 r  fifo_inst/count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.887    fifo_inst/count[6]
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.668     8.342    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[6]/C
                         clock pessimism              0.303     8.645    
                         clock uncertainty           -0.035     8.610    
    SLICE_X6Y127         FDRE (Setup_fdre_C_D)        0.109     8.719    fifo_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.702ns (47.718%)  route 1.865ns (52.282%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.342 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.463     7.213    spi_ctrl/ram_reg_i_6_n_0_alias
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.337 r  spi_ctrl/ram_reg_i_1_replica_comp_1/O
                         net (fo=2, routed)           0.606     7.943    fifo_inst/E[0]_repN_alias
    SLICE_X6Y126         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.564 r  fifo_inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    fifo_inst/count_reg[4]_i_1_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.879 r  fifo_inst/count_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.879    fifo_inst/count[8]
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.668     8.342    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[8]/C
                         clock pessimism              0.303     8.645    
                         clock uncertainty           -0.035     8.610    
    SLICE_X6Y127         FDRE (Setup_fdre_C_D)        0.109     8.719    fifo_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.890ns (30.384%)  route 2.039ns (69.616%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 8.317 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.305     7.055    fifo_inst/ram_reg_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  fifo_inst/ram_reg_i_5/O
                         net (fo=6, routed)           0.606     7.785    fifo_inst/count_reg[2]_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.909 r  fifo_inst/ram_reg_i_2/O
                         net (fo=1, routed)           0.332     8.241    fifo_inst/ram_reg_i_2_n_0
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.643     8.317    fifo_inst/CLK
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/CLKBWRCLK
                         clock pessimism              0.267     8.584    
                         clock uncertainty           -0.035     8.548    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.105    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.626ns (46.580%)  route 1.865ns (53.420%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.342 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.463     7.213    spi_ctrl/ram_reg_i_6_n_0_alias
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.337 r  spi_ctrl/ram_reg_i_1_replica_comp_1/O
                         net (fo=2, routed)           0.606     7.943    fifo_inst/E[0]_repN_alias
    SLICE_X6Y126         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.564 r  fifo_inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    fifo_inst/count_reg[4]_i_1_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.803 r  fifo_inst/count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.803    fifo_inst/count[7]
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.668     8.342    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[7]/C
                         clock pessimism              0.303     8.645    
                         clock uncertainty           -0.035     8.610    
    SLICE_X6Y127         FDRE (Setup_fdre_C_D)        0.109     8.719    fifo_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.606ns (46.272%)  route 1.865ns (53.728%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.342 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.463     7.213    spi_ctrl/ram_reg_i_6_n_0_alias
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.337 r  spi_ctrl/ram_reg_i_1_replica_comp_1/O
                         net (fo=2, routed)           0.606     7.943    fifo_inst/E[0]_repN_alias
    SLICE_X6Y126         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     8.564 r  fifo_inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    fifo_inst/count_reg[4]_i_1_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.783 r  fifo_inst/count_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.783    fifo_inst/count[5]
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.668     8.342    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
                         clock pessimism              0.303     8.645    
                         clock uncertainty           -0.035     8.610    
    SLICE_X6Y127         FDRE (Setup_fdre_C_D)        0.109     8.719    fifo_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 1.492ns (44.447%)  route 1.865ns (55.553%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 8.341 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.463     7.213    spi_ctrl/ram_reg_i_6_n_0_alias
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.337 r  spi_ctrl/ram_reg_i_1_replica_comp_1/O
                         net (fo=2, routed)           0.606     7.943    fifo_inst/E[0]_repN_alias
    SLICE_X6Y126         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.726     8.669 r  fifo_inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.669    fifo_inst/count[4]
    SLICE_X6Y126         FDRE                                         r  fifo_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.667     8.341    fifo_inst/CLK
    SLICE_X6Y126         FDRE                                         r  fifo_inst/count_reg[4]/C
                         clock pessimism              0.281     8.622    
                         clock uncertainty           -0.035     8.587    
    SLICE_X6Y126         FDRE (Setup_fdre_C_D)        0.109     8.696    fifo_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enc_engine/data_register_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.890ns (30.182%)  route 2.059ns (69.818%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.272 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.305     7.055    fifo_inst/ram_reg_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  fifo_inst/ram_reg_i_5/O
                         net (fo=6, routed)           0.198     7.377    fifo_inst/count_reg[2]_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.501 r  fifo_inst/FSM_onehot_r_current_state[1]_i_1/O
                         net (fo=17, routed)          0.760     8.261    enc_engine/E[0]
    SLICE_X9Y125         FDCE                                         r  enc_engine/data_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598     8.272    enc_engine/CLK
    SLICE_X9Y125         FDCE                                         r  enc_engine/data_register_reg[0]/C
                         clock pessimism              0.267     8.539    
                         clock uncertainty           -0.035     8.504    
    SLICE_X9Y125         FDCE (Setup_fdce_C_CE)      -0.205     8.299    enc_engine/data_register_reg[0]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enc_engine/data_register_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.890ns (30.308%)  route 2.047ns (69.692%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 8.274 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.305     7.055    fifo_inst/ram_reg_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  fifo_inst/ram_reg_i_5/O
                         net (fo=6, routed)           0.198     7.377    fifo_inst/count_reg[2]_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.501 r  fifo_inst/FSM_onehot_r_current_state[1]_i_1/O
                         net (fo=17, routed)          0.748     8.249    enc_engine/E[0]
    SLICE_X9Y126         FDCE                                         r  enc_engine/data_register_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600     8.274    enc_engine/CLK
    SLICE_X9Y126         FDCE                                         r  enc_engine/data_register_reg[6]/C
                         clock pessimism              0.267     8.541    
                         clock uncertainty           -0.035     8.506    
    SLICE_X9Y126         FDCE (Setup_fdce_C_CE)      -0.205     8.301    enc_engine/data_register_reg[6]
  -------------------------------------------------------------------
                         required time                          8.301    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enc_engine/data_register_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.890ns (30.182%)  route 2.059ns (69.818%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.272 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.305     7.055    fifo_inst/ram_reg_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  fifo_inst/ram_reg_i_5/O
                         net (fo=6, routed)           0.198     7.377    fifo_inst/count_reg[2]_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.501 r  fifo_inst/FSM_onehot_r_current_state[1]_i_1/O
                         net (fo=17, routed)          0.760     8.261    enc_engine/E[0]
    SLICE_X8Y125         FDCE                                         r  enc_engine/data_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598     8.272    enc_engine/CLK
    SLICE_X8Y125         FDCE                                         r  enc_engine/data_register_reg[1]/C
                         clock pessimism              0.267     8.539    
                         clock uncertainty           -0.035     8.504    
    SLICE_X8Y125         FDCE (Setup_fdce_C_CE)      -0.169     8.335    enc_engine/data_register_reg[1]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 fifo_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enc_engine/data_register_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.890ns (30.182%)  route 2.059ns (69.818%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.272 - 3.333 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    fifo_inst/CLK
    SLICE_X6Y127         FDRE                                         r  fifo_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fifo_inst/count_reg[5]/Q
                         net (fo=4, routed)           0.796     6.626    fifo_inst/count_reg[5]
    SLICE_X7Y127         LUT4 (Prop_lut4_I2_O)        0.124     6.750 r  fifo_inst/ram_reg_i_6/O
                         net (fo=5, routed)           0.305     7.055    fifo_inst/ram_reg_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     7.179 r  fifo_inst/ram_reg_i_5/O
                         net (fo=6, routed)           0.198     7.377    fifo_inst/count_reg[2]_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.501 r  fifo_inst/FSM_onehot_r_current_state[1]_i_1/O
                         net (fo=17, routed)          0.760     8.261    enc_engine/E[0]
    SLICE_X8Y125         FDCE                                         r  enc_engine/data_register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    W5                                                0.000     3.333 r  i_clk (IN)
                         net (fo=0)                   0.000     3.333    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     4.721 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     6.583    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.674 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598     8.272    enc_engine/CLK
    SLICE_X8Y125         FDCE                                         r  enc_engine/data_register_reg[2]/C
                         clock pessimism              0.267     8.539    
                         clock uncertainty           -0.035     8.504    
    SLICE_X8Y125         FDCE (Setup_fdce_C_CE)      -0.169     8.335    enc_engine/data_register_reg[2]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 spi_ctrl/o_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.366%)  route 0.200ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.662     1.546    spi_ctrl/CLK
    SLICE_X7Y126         FDCE                                         r  spi_ctrl/o_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  spi_ctrl/o_data_out_reg[1]/Q
                         net (fo=1, routed)           0.200     1.886    fifo_inst/Q[1]
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.952     2.079    fifo_inst/CLK
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.482     1.597    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.752    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 spi_ctrl/o_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.245%)  route 0.201ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.662     1.546    spi_ctrl/CLK
    SLICE_X7Y126         FDCE                                         r  spi_ctrl/o_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  spi_ctrl/o_data_out_reg[2]/Q
                         net (fo=1, routed)           0.201     1.887    fifo_inst/Q[2]
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.952     2.079    fifo_inst/CLK
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.482     1.597    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.752    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 spi_ctrl/o_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.245%)  route 0.201ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.662     1.546    spi_ctrl/CLK
    SLICE_X7Y126         FDCE                                         r  spi_ctrl/o_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  spi_ctrl/o_data_out_reg[3]/Q
                         net (fo=1, routed)           0.201     1.887    fifo_inst/Q[3]
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.952     2.079    fifo_inst/CLK
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.482     1.597    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.752    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 spi_ctrl/o_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.259%)  route 0.207ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.662     1.546    spi_ctrl/CLK
    SLICE_X7Y126         FDCE                                         r  spi_ctrl/o_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.128     1.674 r  spi_ctrl/o_data_out_reg[5]/Q
                         net (fo=1, routed)           0.207     1.880    fifo_inst/Q[5]
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.952     2.079    fifo_inst/CLK
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.482     1.597    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.102     1.699    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 spi_ctrl/o_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.275%)  route 0.206ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.662     1.546    spi_ctrl/CLK
    SLICE_X7Y126         FDCE                                         r  spi_ctrl/o_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.128     1.674 r  spi_ctrl/o_data_out_reg[4]/Q
                         net (fo=1, routed)           0.206     1.880    fifo_inst/Q[4]
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.952     2.079    fifo_inst/CLK
    RAMB18_X0Y50         RAMB18E1                                     r  fifo_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.482     1.597    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.101     1.698    fifo_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 enc_engine/FSM_onehot_r_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enc_engine/FSM_onehot_r_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.664     1.548    enc_engine/CLK
    SLICE_X7Y128         FDCE                                         r  enc_engine/FSM_onehot_r_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDCE (Prop_fdce_C_Q)         0.128     1.676 r  enc_engine/FSM_onehot_r_current_state_reg[1]/Q
                         net (fo=1, routed)           0.053     1.729    enc_engine/FSM_onehot_r_current_state_reg_n_0_[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.099     1.828 r  enc_engine/FSM_onehot_r_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    enc_engine/FSM_onehot_r_current_state[2]_i_1_n_0
    SLICE_X7Y128         FDCE                                         r  enc_engine/FSM_onehot_r_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.936     2.064    enc_engine/CLK
    SLICE_X7Y128         FDCE                                         r  enc_engine/FSM_onehot_r_current_state_reg[2]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X7Y128         FDCE (Hold_fdce_C_D)         0.092     1.640    enc_engine/FSM_onehot_r_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fifo_inst/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            fifo_inst/rd_ptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.502%)  route 0.137ns (42.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.662     1.546    fifo_inst/CLK
    SLICE_X4Y126         FDRE                                         r  fifo_inst/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  fifo_inst/rd_ptr_reg[0]/Q
                         net (fo=8, routed)           0.137     1.824    fifo_inst/rd_ptr[0]
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.045     1.869 r  fifo_inst/rd_ptr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.869    fifo_inst/rd_ptr[5]_i_1_n_0
    SLICE_X6Y125         FDRE                                         r  fifo_inst/rd_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.932     2.060    fifo_inst/CLK
    SLICE_X6Y125         FDRE                                         r  fifo_inst/rd_ptr_reg[5]/C
                         clock pessimism             -0.502     1.558    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.120     1.678    fifo_inst/rd_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 spi_ctrl/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            spi_ctrl/o_spi_cs_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.896%)  route 0.135ns (42.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.664     1.548    spi_ctrl/CLK
    SLICE_X4Y128         FDCE                                         r  spi_ctrl/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  spi_ctrl/FSM_onehot_state_reg[3]/Q
                         net (fo=13, routed)          0.135     1.824    spi_ctrl/FSM_onehot_state_reg_n_0_[3]
    SLICE_X3Y128         LUT5 (Prop_lut5_I1_O)        0.045     1.869 r  spi_ctrl/o_spi_cs_i_2/O
                         net (fo=1, routed)           0.000     1.869    spi_ctrl/o_spi_cs_i_2_n_0
    SLICE_X3Y128         FDPE                                         r  spi_ctrl/o_spi_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.938     2.066    spi_ctrl/CLK
    SLICE_X3Y128         FDPE                                         r  spi_ctrl/o_spi_cs_reg/C
                         clock pessimism             -0.482     1.584    
    SLICE_X3Y128         FDPE (Hold_fdpe_C_D)         0.091     1.675    spi_ctrl/o_spi_cs_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 enc_engine/key_register_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            enc_engine/o_data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.827%)  route 0.141ns (43.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  enc_engine/key_register_reg[0]/Q
                         net (fo=1, routed)           0.141     1.831    enc_engine/key_register[0]
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  enc_engine/o_data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    enc_engine/o_data_out[0]_i_1_n_0
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.935     2.063    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[0]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y126         FDCE (Hold_fdce_C_D)         0.121     1.681    enc_engine/o_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 spi_ctrl/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            spi_ctrl/rx_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.663     1.547    spi_ctrl/CLK
    SLICE_X3Y126         FDCE                                         r  spi_ctrl/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  spi_ctrl/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.116     1.804    spi_ctrl/rx_shift_reg[0]
    SLICE_X3Y126         FDCE                                         r  spi_ctrl/rx_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.935     2.063    spi_ctrl/CLK
    SLICE_X3Y126         FDCE                                         r  spi_ctrl/rx_shift_reg_reg[1]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X3Y126         FDCE (Hold_fdce_C_D)         0.047     1.594    spi_ctrl/rx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB18_X0Y50   fifo_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         3.333       0.757      RAMB18_X0Y50   fifo_inst/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         3.333       2.333      SLICE_X5Y128   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.333       2.333      SLICE_X5Y128   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.333       2.333      SLICE_X5Y128   FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         3.333       2.333      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.333       2.333      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.333       2.333      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.333       2.333      SLICE_X9Y125   enc_engine/data_register_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X5Y128   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X5Y128   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X5Y128   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X5Y128   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X5Y128   FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X5Y128   FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         1.667       1.167      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.667       1.167      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X5Y128   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X5Y128   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X5Y128   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X5Y128   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X5Y128   FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X5Y128   FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         1.666       1.166      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         1.666       1.166      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.666       1.166      SLICE_X7Y128   enc_engine/FSM_onehot_r_current_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_w5500_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.420ns  (logic 4.946ns (47.463%)  route 5.475ns (52.537%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.475     6.916    o_w5500_rst_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    10.420 r  o_w5500_rst_OBUF_inst/O
                         net (fo=0)                   0.000    10.420    o_w5500_rst
    H1                                                                r  o_w5500_rst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            o_w5500_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.357ns  (logic 1.415ns (42.158%)  route 1.942ns (57.842%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          1.942     2.151    o_w5500_rst_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.357 r  o_w5500_rst_OBUF_inst/O
                         net (fo=0)                   0.000     3.357    o_w5500_rst
    H1                                                                r  o_w5500_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 3.198ns (51.591%)  route 3.001ns (48.409%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.794     5.315    i_clk_IBUF_BUFG
    SLICE_X5Y128         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDCE (Prop_fdce_C_Q)         0.456     5.771 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.169     6.941    current_state[1]
    SLICE_X7Y128         LUT3 (Prop_lut3_I1_O)        0.124     7.065 r  o_done_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.831     8.896    o_done_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.618    11.514 r  o_done_OBUF_inst/O
                         net (fo=0)                   0.000    11.514    o_done
    B15                                                               r  o_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.430ns  (logic 3.129ns (57.617%)  route 2.302ns (42.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  enc_engine/o_data_out_reg[0]/Q
                         net (fo=1, routed)           2.302     8.132    o_encrypted_data_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.611    10.743 r  o_encrypted_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.743    o_encrypted_data[0]
    A18                                                               r  o_encrypted_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.260ns  (logic 3.122ns (59.356%)  route 2.138ns (40.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  enc_engine/o_data_out_reg[1]/Q
                         net (fo=1, routed)           2.138     7.968    o_encrypted_data_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         2.604    10.572 r  o_encrypted_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.572    o_encrypted_data[1]
    B18                                                               r  o_encrypted_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.091ns  (logic 3.052ns (59.949%)  route 2.039ns (40.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.795     5.316    spi_ctrl/CLK
    SLICE_X3Y128         FDPE                                         r  spi_ctrl/o_spi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDPE (Prop_fdpe_C_Q)         0.456     5.772 r  spi_ctrl/o_spi_cs_reg/Q
                         net (fo=1, routed)           2.039     7.811    o_spi_cs_OBUF
    A15                  OBUF (Prop_obuf_I_O)         2.596    10.407 r  o_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000    10.407    o_spi_cs
    A15                                                               r  o_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 3.114ns (62.047%)  route 1.905ns (37.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.792     5.313    enc_engine/CLK
    SLICE_X2Y127         FDCE                                         r  enc_engine/o_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_fdce_C_Q)         0.518     5.831 r  enc_engine/o_data_out_reg[4]/Q
                         net (fo=1, routed)           1.905     7.736    o_encrypted_data_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.596    10.332 r  o_encrypted_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.332    o_encrypted_data[4]
    B16                                                               r  o_encrypted_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.975ns  (logic 3.069ns (61.686%)  route 1.906ns (38.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.795     5.316    spi_ctrl/CLK
    SLICE_X1Y128         FDCE                                         r  spi_ctrl/o_spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  spi_ctrl/o_spi_mosi_reg/Q
                         net (fo=1, routed)           1.906     7.678    o_spi_mosi_OBUF
    A14                  OBUF (Prop_obuf_I_O)         2.613    10.291 r  o_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.291    o_spi_mosi
    A14                                                               r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.966ns  (logic 3.103ns (62.483%)  route 1.863ns (37.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  enc_engine/o_data_out_reg[5]/Q
                         net (fo=1, routed)           1.863     7.694    o_encrypted_data_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         2.585    10.279 r  o_encrypted_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.279    o_encrypted_data[5]
    C16                                                               r  o_encrypted_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/spi_clk_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.942ns  (logic 3.247ns (65.704%)  route 1.695ns (34.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.795     5.316    spi_ctrl/CLK
    SLICE_X2Y128         FDCE                                         r  spi_ctrl/spi_clk_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDCE (Prop_fdce_C_Q)         0.478     5.794 r  spi_ctrl/spi_clk_internal_reg/Q
                         net (fo=6, routed)           1.695     7.489    o_spi_clk_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.769    10.258 r  o_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.258    o_spi_clk
    C15                                                               r  o_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.923ns  (logic 3.057ns (62.090%)  route 1.866ns (37.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.795     5.316    enc_engine/CLK
    SLICE_X5Y129         FDCE                                         r  enc_engine/o_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.456     5.772 r  enc_engine/o_data_out_reg[6]/Q
                         net (fo=1, routed)           1.866     7.639    o_encrypted_data_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         2.601    10.240 r  o_encrypted_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.240    o_encrypted_data[6]
    A17                                                               r  o_encrypted_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.867ns  (logic 3.118ns (64.065%)  route 1.749ns (35.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.791     5.312    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  enc_engine/o_data_out_reg[2]/Q
                         net (fo=1, routed)           1.749     7.579    o_encrypted_data_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.600    10.179 r  o_encrypted_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.179    o_encrypted_data[2]
    B17                                                               r  o_encrypted_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.286ns (79.774%)  route 0.326ns (20.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    enc_engine/CLK
    SLICE_X2Y127         FDCE                                         r  enc_engine/o_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_fdce_C_Q)         0.164     1.713 r  enc_engine/o_data_out_reg[7]/Q
                         net (fo=1, routed)           0.326     2.039    o_encrypted_data_OBUF[7]
    A16                  OBUF (Prop_obuf_I_O)         1.122     3.160 r  o_encrypted_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.160    o_encrypted_data[7]
    A16                                                               r  o_encrypted_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.635ns  (logic 1.254ns (76.713%)  route 0.381ns (23.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.662     1.546    enc_engine/CLK
    SLICE_X3Y125         FDCE                                         r  enc_engine/o_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.687 r  enc_engine/o_data_out_reg[3]/Q
                         net (fo=1, routed)           0.381     2.067    o_encrypted_data_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         1.113     3.181 r  o_encrypted_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.181    o_encrypted_data[3]
    C17                                                               r  o_encrypted_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.281ns (77.084%)  route 0.381ns (22.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.663     1.547    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.711 r  enc_engine/o_data_out_reg[2]/Q
                         net (fo=1, routed)           0.381     2.091    o_encrypted_data_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         1.117     3.208 r  o_encrypted_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.208    o_encrypted_data[2]
    B17                                                               r  o_encrypted_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/spi_clk_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.316ns (78.530%)  route 0.360ns (21.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    spi_ctrl/CLK
    SLICE_X2Y128         FDCE                                         r  spi_ctrl/spi_clk_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDCE (Prop_fdce_C_Q)         0.148     1.697 r  spi_ctrl/spi_clk_internal_reg/Q
                         net (fo=6, routed)           0.360     2.056    o_spi_clk_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.168     3.224 r  o_spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.224    o_spi_clk
    C15                                                               r  o_spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.259ns (75.011%)  route 0.419ns (24.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    enc_engine/CLK
    SLICE_X5Y129         FDCE                                         r  enc_engine/o_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  enc_engine/o_data_out_reg[6]/Q
                         net (fo=1, routed)           0.419     2.109    o_encrypted_data_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         1.118     3.227 r  o_encrypted_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.227    o_encrypted_data[6]
    A17                                                               r  o_encrypted_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.266ns (74.729%)  route 0.428ns (25.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.663     1.547    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.711 r  enc_engine/o_data_out_reg[5]/Q
                         net (fo=1, routed)           0.428     2.139    o_encrypted_data_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         1.102     3.241 r  o_encrypted_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.241    o_encrypted_data[5]
    C16                                                               r  o_encrypted_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.271ns (74.496%)  route 0.435ns (25.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    spi_ctrl/CLK
    SLICE_X1Y128         FDCE                                         r  spi_ctrl/o_spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  spi_ctrl/o_spi_mosi_reg/Q
                         net (fo=1, routed)           0.435     2.125    o_spi_mosi_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.130     3.255 r  o_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.255    o_spi_mosi
    A14                                                               r  o_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_ctrl/o_spi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.254ns (72.405%)  route 0.478ns (27.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    spi_ctrl/CLK
    SLICE_X3Y128         FDPE                                         r  spi_ctrl/o_spi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDPE (Prop_fdpe_C_Q)         0.141     1.690 r  spi_ctrl/o_spi_cs_reg/Q
                         net (fo=1, routed)           0.478     2.168    o_spi_cs_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.113     3.281 r  o_spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.281    o_spi_cs
    A15                                                               r  o_spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.277ns (73.696%)  route 0.456ns (26.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.665     1.549    enc_engine/CLK
    SLICE_X2Y127         FDCE                                         r  enc_engine/o_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_fdce_C_Q)         0.164     1.713 r  enc_engine/o_data_out_reg[4]/Q
                         net (fo=1, routed)           0.456     2.169    o_encrypted_data_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         1.113     3.282 r  o_encrypted_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.282    o_encrypted_data[4]
    B16                                                               r  o_encrypted_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_engine/o_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            o_encrypted_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.285ns (69.999%)  route 0.551ns (30.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.663     1.547    enc_engine/CLK
    SLICE_X2Y126         FDCE                                         r  enc_engine/o_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.711 r  enc_engine/o_data_out_reg[1]/Q
                         net (fo=1, routed)           0.551     2.261    o_encrypted_data_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.121     3.382 r  o_encrypted_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.382    o_encrypted_data[1]
    B18                                                               r  o_encrypted_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.727ns  (logic 1.828ns (20.949%)  route 6.899ns (79.051%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           6.033     7.490    enc_engine/i_start_IBUF
    SLICE_X4Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.614 r  enc_engine/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.287     7.901    fifo_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I4_O)        0.124     8.025 r  fifo_inst/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.578     8.603    fifo_inst/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I3_O)        0.124     8.727 r  fifo_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.727    fifo_inst_n_10
    SLICE_X5Y128         FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.670     5.011    i_clk_IBUF_BUFG
    SLICE_X5Y128         FDCE                                         r  FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.823ns (20.904%)  route 6.899ns (79.096%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           6.033     7.490    enc_engine/i_start_IBUF
    SLICE_X4Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.614 r  enc_engine/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.287     7.901    fifo_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I4_O)        0.124     8.025 r  fifo_inst/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.578     8.603    fifo_inst/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X5Y128         LUT5 (Prop_lut5_I3_O)        0.119     8.722 r  fifo_inst/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.722    fifo_inst_n_8
    SLICE_X5Y128         FDCE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.670     5.011    i_clk_IBUF_BUFG
    SLICE_X5Y128         FDCE                                         r  FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.828ns (21.324%)  route 6.745ns (78.676%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_start_IBUF_inst/O
                         net (fo=5, routed)           6.033     7.490    enc_engine/i_start_IBUF
    SLICE_X4Y127         LUT6 (Prop_lut6_I1_O)        0.124     7.614 r  enc_engine/FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.287     7.901    fifo_inst/FSM_sequential_current_state_reg[0]_0
    SLICE_X7Y127         LUT5 (Prop_lut5_I4_O)        0.124     8.025 r  fifo_inst/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.424     8.449    fifo_inst/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X5Y128         LUT4 (Prop_lut4_I2_O)        0.124     8.573 r  fifo_inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.573    fifo_inst_n_9
    SLICE_X5Y128         FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.670     5.011    i_clk_IBUF_BUFG
    SLICE_X5Y128         FDCE                                         r  FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/data_register_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.996ns  (logic 1.565ns (19.576%)  route 6.431ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.072     6.513    enc_engine/o_w5500_rst_OBUF
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.637 f  enc_engine/ram_reg_i_3/O
                         net (fo=30, routed)          1.359     7.996    enc_engine/i_rst
    SLICE_X9Y125         FDCE                                         f  enc_engine/data_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598     4.939    enc_engine/CLK
    SLICE_X9Y125         FDCE                                         r  enc_engine/data_register_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/data_register_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.996ns  (logic 1.565ns (19.576%)  route 6.431ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.072     6.513    enc_engine/o_w5500_rst_OBUF
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.637 f  enc_engine/ram_reg_i_3/O
                         net (fo=30, routed)          1.359     7.996    enc_engine/i_rst
    SLICE_X8Y125         FDCE                                         f  enc_engine/data_register_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598     4.939    enc_engine/CLK
    SLICE_X8Y125         FDCE                                         r  enc_engine/data_register_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/data_register_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.996ns  (logic 1.565ns (19.576%)  route 6.431ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.072     6.513    enc_engine/o_w5500_rst_OBUF
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.637 f  enc_engine/ram_reg_i_3/O
                         net (fo=30, routed)          1.359     7.996    enc_engine/i_rst
    SLICE_X8Y125         FDCE                                         f  enc_engine/data_register_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598     4.939    enc_engine/CLK
    SLICE_X8Y125         FDCE                                         r  enc_engine/data_register_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/data_register_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.996ns  (logic 1.565ns (19.576%)  route 6.431ns (80.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.072     6.513    enc_engine/o_w5500_rst_OBUF
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.637 f  enc_engine/ram_reg_i_3/O
                         net (fo=30, routed)          1.359     7.996    enc_engine/i_rst
    SLICE_X8Y125         FDCE                                         f  enc_engine/data_register_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598     4.939    enc_engine/CLK
    SLICE_X8Y125         FDCE                                         r  enc_engine/data_register_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/data_register_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 1.565ns (19.702%)  route 6.380ns (80.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.072     6.513    enc_engine/o_w5500_rst_OBUF
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.637 f  enc_engine/ram_reg_i_3/O
                         net (fo=30, routed)          1.308     7.945    enc_engine/i_rst
    SLICE_X8Y126         FDCE                                         f  enc_engine/data_register_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600     4.941    enc_engine/CLK
    SLICE_X8Y126         FDCE                                         r  enc_engine/data_register_reg[4]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/data_register_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 1.565ns (19.702%)  route 6.380ns (80.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.072     6.513    enc_engine/o_w5500_rst_OBUF
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.637 f  enc_engine/ram_reg_i_3/O
                         net (fo=30, routed)          1.308     7.945    enc_engine/i_rst
    SLICE_X8Y126         FDCE                                         f  enc_engine/data_register_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600     4.941    enc_engine/CLK
    SLICE_X8Y126         FDCE                                         r  enc_engine/data_register_reg[5]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            enc_engine/data_register_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.945ns  (logic 1.565ns (19.702%)  route 6.380ns (80.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          5.072     6.513    enc_engine/o_w5500_rst_OBUF
    SLICE_X3Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.637 f  enc_engine/ram_reg_i_3/O
                         net (fo=30, routed)          1.308     7.945    enc_engine/i_rst
    SLICE_X9Y126         FDCE                                         f  enc_engine/data_register_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600     4.941    enc_engine/CLK
    SLICE_X9Y126         FDCE                                         r  enc_engine/data_register_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_spi_miso
                            (input port)
  Destination:            spi_ctrl/rx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.229ns (14.319%)  route 1.372ns (85.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  i_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    i_spi_miso
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           1.372     1.601    spi_ctrl/D[0]
    SLICE_X3Y126         FDCE                                         r  spi_ctrl/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.935     2.063    spi_ctrl/CLK
    SLICE_X3Y126         FDCE                                         r  spi_ctrl/rx_shift_reg_reg[0]/C

Slack:                    inf
  Source:                 i_key[1]
                            (input port)
  Destination:            enc_engine/key_register_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.229ns (13.805%)  route 1.432ns (86.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_key[1] (IN)
                         net (fo=0)                   0.000     0.000    i_key[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_key_IBUF[1]_inst/O
                         net (fo=1, routed)           1.432     1.661    enc_engine/key_register_reg[7]_0[1]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[1]/C

Slack:                    inf
  Source:                 i_key[2]
                            (input port)
  Destination:            enc_engine/key_register_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.232ns (13.496%)  route 1.486ns (86.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_key[2] (IN)
                         net (fo=0)                   0.000     0.000    i_key[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_key_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     1.718    enc_engine/key_register_reg[7]_0[2]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[2]/C

Slack:                    inf
  Source:                 i_key[4]
                            (input port)
  Destination:            enc_engine/key_register_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.219ns (12.526%)  route 1.529ns (87.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  i_key[4] (IN)
                         net (fo=0)                   0.000     0.000    i_key[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_key_IBUF[4]_inst/O
                         net (fo=1, routed)           1.529     1.747    enc_engine/key_register_reg[7]_0[4]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[4]/C

Slack:                    inf
  Source:                 i_key[6]
                            (input port)
  Destination:            enc_engine/key_register_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.218ns (12.414%)  route 1.537ns (87.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  i_key[6] (IN)
                         net (fo=0)                   0.000     0.000    i_key[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  i_key_IBUF[6]_inst/O
                         net (fo=1, routed)           1.537     1.755    enc_engine/key_register_reg[7]_0[6]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[6]/C

Slack:                    inf
  Source:                 i_key[5]
                            (input port)
  Destination:            enc_engine/key_register_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.234ns (13.239%)  route 1.534ns (86.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i_key[5] (IN)
                         net (fo=0)                   0.000     0.000    i_key[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  i_key_IBUF[5]_inst/O
                         net (fo=1, routed)           1.534     1.768    enc_engine/key_register_reg[7]_0[5]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[5]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            enc_engine/key_register_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.221ns (12.176%)  route 1.594ns (87.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_key_IBUF[0]_inst/O
                         net (fo=1, routed)           1.594     1.815    enc_engine/key_register_reg[7]_0[0]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[0]/C

Slack:                    inf
  Source:                 i_key[3]
                            (input port)
  Destination:            enc_engine/key_register_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.217ns (11.875%)  route 1.608ns (88.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  i_key[3] (IN)
                         net (fo=0)                   0.000     0.000    i_key[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_key_IBUF[3]_inst/O
                         net (fo=1, routed)           1.608     1.824    enc_engine/key_register_reg[7]_0[3]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[3]/C

Slack:                    inf
  Source:                 i_key[7]
                            (input port)
  Destination:            enc_engine/key_register_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.901ns  (logic 0.227ns (11.935%)  route 1.674ns (88.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i_key[7] (IN)
                         net (fo=0)                   0.000     0.000    i_key[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  i_key_IBUF[7]_inst/O
                         net (fo=1, routed)           1.674     1.901    enc_engine/key_register_reg[7]_0[7]
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.937     2.065    enc_engine/CLK
    SLICE_X3Y127         FDCE                                         r  enc_engine/key_register_reg[7]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            fifo_inst/rd_ptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.028ns  (logic 0.210ns (10.333%)  route 1.818ns (89.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_rst_IBUF_inst/O
                         net (fo=63, routed)          1.818     2.028    fifo_inst/o_w5500_rst_OBUF
    SLICE_X6Y125         FDRE                                         r  fifo_inst/rd_ptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.932     2.060    fifo_inst/CLK
    SLICE_X6Y125         FDRE                                         r  fifo_inst/rd_ptr_reg[5]/C





