
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/623.xalancbmk_s-202B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 2829976 heartbeat IPC: 3.5336 cumulative IPC: 3.5336 (Simulation time: 0 hr 22 min 20 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2829976 (Simulation time: 0 hr 22 min 20 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 19834603 heartbeat IPC: 0.588075 cumulative IPC: 0.588075 (Simulation time: 0 hr 39 min 46 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 36805855 heartbeat IPC: 0.589232 cumulative IPC: 0.588653 (Simulation time: 0 hr 57 min 10 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 53792659 heartbeat IPC: 0.588692 cumulative IPC: 0.588666 (Simulation time: 1 hr 14 min 44 sec) 
