<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › tvp514x_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tvp514x_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/media/video/tvp514x_regs.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Texas Instruments Inc</span>
<span class="cm"> * Author: Vaibhav Hiremath &lt;hvaibhav@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Contributors:</span>
<span class="cm"> *     Sivaraj R &lt;sivaraj@ti.com&gt;</span>
<span class="cm"> *     Brijesh R Jadav &lt;brijesh.j@ti.com&gt;</span>
<span class="cm"> *     Hardik Shah &lt;hardik.shah@ti.com&gt;</span>
<span class="cm"> *     Manjunath Hadli &lt;mrh@ti.com&gt;</span>
<span class="cm"> *     Karicheri Muralidharan &lt;m-karicheri2@ti.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This package is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _TVP514X_REGS_H</span>
<span class="cp">#define _TVP514X_REGS_H</span>

<span class="cm">/*</span>
<span class="cm"> * TVP5146/47 registers</span>
<span class="cm"> */</span>
<span class="cp">#define REG_INPUT_SEL			(0x00)</span>
<span class="cp">#define REG_AFE_GAIN_CTRL		(0x01)</span>
<span class="cp">#define REG_VIDEO_STD			(0x02)</span>
<span class="cp">#define REG_OPERATION_MODE		(0x03)</span>
<span class="cp">#define REG_AUTOSWITCH_MASK		(0x04)</span>

<span class="cp">#define REG_COLOR_KILLER		(0x05)</span>
<span class="cp">#define REG_LUMA_CONTROL1		(0x06)</span>
<span class="cp">#define REG_LUMA_CONTROL2		(0x07)</span>
<span class="cp">#define REG_LUMA_CONTROL3		(0x08)</span>

<span class="cp">#define REG_BRIGHTNESS			(0x09)</span>
<span class="cp">#define REG_CONTRAST			(0x0A)</span>
<span class="cp">#define REG_SATURATION			(0x0B)</span>
<span class="cp">#define REG_HUE				(0x0C)</span>

<span class="cp">#define REG_CHROMA_CONTROL1		(0x0D)</span>
<span class="cp">#define REG_CHROMA_CONTROL2		(0x0E)</span>

<span class="cm">/* 0x0F Reserved */</span>

<span class="cp">#define REG_COMP_PR_SATURATION		(0x10)</span>
<span class="cp">#define REG_COMP_Y_CONTRAST		(0x11)</span>
<span class="cp">#define REG_COMP_PB_SATURATION		(0x12)</span>

<span class="cm">/* 0x13 Reserved */</span>

<span class="cp">#define REG_COMP_Y_BRIGHTNESS		(0x14)</span>

<span class="cm">/* 0x15 Reserved */</span>

<span class="cp">#define REG_AVID_START_PIXEL_LSB	(0x16)</span>
<span class="cp">#define REG_AVID_START_PIXEL_MSB	(0x17)</span>
<span class="cp">#define REG_AVID_STOP_PIXEL_LSB		(0x18)</span>
<span class="cp">#define REG_AVID_STOP_PIXEL_MSB		(0x19)</span>

<span class="cp">#define REG_HSYNC_START_PIXEL_LSB	(0x1A)</span>
<span class="cp">#define REG_HSYNC_START_PIXEL_MSB	(0x1B)</span>
<span class="cp">#define REG_HSYNC_STOP_PIXEL_LSB	(0x1C)</span>
<span class="cp">#define REG_HSYNC_STOP_PIXEL_MSB	(0x1D)</span>

<span class="cp">#define REG_VSYNC_START_LINE_LSB	(0x1E)</span>
<span class="cp">#define REG_VSYNC_START_LINE_MSB	(0x1F)</span>
<span class="cp">#define REG_VSYNC_STOP_LINE_LSB		(0x20)</span>
<span class="cp">#define REG_VSYNC_STOP_LINE_MSB		(0x21)</span>

<span class="cp">#define REG_VBLK_START_LINE_LSB		(0x22)</span>
<span class="cp">#define REG_VBLK_START_LINE_MSB		(0x23)</span>
<span class="cp">#define REG_VBLK_STOP_LINE_LSB		(0x24)</span>
<span class="cp">#define REG_VBLK_STOP_LINE_MSB		(0x25)</span>

<span class="cm">/* 0x26 - 0x27 Reserved */</span>

<span class="cp">#define REG_FAST_SWTICH_CONTROL		(0x28)</span>

<span class="cm">/* 0x29 Reserved */</span>

<span class="cp">#define REG_FAST_SWTICH_SCART_DELAY	(0x2A)</span>

<span class="cm">/* 0x2B Reserved */</span>

<span class="cp">#define REG_SCART_DELAY			(0x2C)</span>
<span class="cp">#define REG_CTI_DELAY			(0x2D)</span>
<span class="cp">#define REG_CTI_CONTROL			(0x2E)</span>

<span class="cm">/* 0x2F - 0x31 Reserved */</span>

<span class="cp">#define REG_SYNC_CONTROL		(0x32)</span>
<span class="cp">#define REG_OUTPUT_FORMATTER1		(0x33)</span>
<span class="cp">#define REG_OUTPUT_FORMATTER2		(0x34)</span>
<span class="cp">#define REG_OUTPUT_FORMATTER3		(0x35)</span>
<span class="cp">#define REG_OUTPUT_FORMATTER4		(0x36)</span>
<span class="cp">#define REG_OUTPUT_FORMATTER5		(0x37)</span>
<span class="cp">#define REG_OUTPUT_FORMATTER6		(0x38)</span>
<span class="cp">#define REG_CLEAR_LOST_LOCK		(0x39)</span>

<span class="cp">#define REG_STATUS1			(0x3A)</span>
<span class="cp">#define REG_STATUS2			(0x3B)</span>

<span class="cp">#define REG_AGC_GAIN_STATUS_LSB		(0x3C)</span>
<span class="cp">#define REG_AGC_GAIN_STATUS_MSB		(0x3D)</span>

<span class="cm">/* 0x3E Reserved */</span>

<span class="cp">#define REG_VIDEO_STD_STATUS		(0x3F)</span>
<span class="cp">#define REG_GPIO_INPUT1			(0x40)</span>
<span class="cp">#define REG_GPIO_INPUT2			(0x41)</span>

<span class="cm">/* 0x42 - 0x45 Reserved */</span>

<span class="cp">#define REG_AFE_COARSE_GAIN_CH1		(0x46)</span>
<span class="cp">#define REG_AFE_COARSE_GAIN_CH2		(0x47)</span>
<span class="cp">#define REG_AFE_COARSE_GAIN_CH3		(0x48)</span>
<span class="cp">#define REG_AFE_COARSE_GAIN_CH4		(0x49)</span>

<span class="cp">#define REG_AFE_FINE_GAIN_PB_B_LSB	(0x4A)</span>
<span class="cp">#define REG_AFE_FINE_GAIN_PB_B_MSB	(0x4B)</span>
<span class="cp">#define REG_AFE_FINE_GAIN_Y_G_CHROMA_LSB	(0x4C)</span>
<span class="cp">#define REG_AFE_FINE_GAIN_Y_G_CHROMA_MSB	(0x4D)</span>
<span class="cp">#define REG_AFE_FINE_GAIN_PR_R_LSB	(0x4E)</span>
<span class="cp">#define REG_AFE_FINE_GAIN_PR_R_MSB	(0x4F)</span>
<span class="cp">#define REG_AFE_FINE_GAIN_CVBS_LUMA_LSB	(0x50)</span>
<span class="cp">#define REG_AFE_FINE_GAIN_CVBS_LUMA_MSB	(0x51)</span>

<span class="cm">/* 0x52 - 0x68 Reserved */</span>

<span class="cp">#define REG_FBIT_VBIT_CONTROL1		(0x69)</span>

<span class="cm">/* 0x6A - 0x6B Reserved */</span>

<span class="cp">#define REG_BACKEND_AGC_CONTROL		(0x6C)</span>

<span class="cm">/* 0x6D - 0x6E Reserved */</span>

<span class="cp">#define REG_AGC_DECREMENT_SPEED_CONTROL	(0x6F)</span>
<span class="cp">#define REG_ROM_VERSION			(0x70)</span>

<span class="cm">/* 0x71 - 0x73 Reserved */</span>

<span class="cp">#define REG_AGC_WHITE_PEAK_PROCESSING	(0x74)</span>
<span class="cp">#define REG_FBIT_VBIT_CONTROL2		(0x75)</span>
<span class="cp">#define REG_VCR_TRICK_MODE_CONTROL	(0x76)</span>
<span class="cp">#define REG_HORIZONTAL_SHAKE_INCREMENT	(0x77)</span>
<span class="cp">#define REG_AGC_INCREMENT_SPEED		(0x78)</span>
<span class="cp">#define REG_AGC_INCREMENT_DELAY		(0x79)</span>

<span class="cm">/* 0x7A - 0x7F Reserved */</span>

<span class="cp">#define REG_CHIP_ID_MSB			(0x80)</span>
<span class="cp">#define REG_CHIP_ID_LSB			(0x81)</span>

<span class="cm">/* 0x82 Reserved */</span>

<span class="cp">#define REG_CPLL_SPEED_CONTROL		(0x83)</span>

<span class="cm">/* 0x84 - 0x96 Reserved */</span>

<span class="cp">#define REG_STATUS_REQUEST		(0x97)</span>

<span class="cm">/* 0x98 - 0x99 Reserved */</span>

<span class="cp">#define REG_VERTICAL_LINE_COUNT_LSB	(0x9A)</span>
<span class="cp">#define REG_VERTICAL_LINE_COUNT_MSB	(0x9B)</span>

<span class="cm">/* 0x9C - 0x9D Reserved */</span>

<span class="cp">#define REG_AGC_DECREMENT_DELAY		(0x9E)</span>

<span class="cm">/* 0x9F - 0xB0 Reserved */</span>

<span class="cp">#define REG_VDP_TTX_FILTER_1_MASK1	(0xB1)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_1_MASK2	(0xB2)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_1_MASK3	(0xB3)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_1_MASK4	(0xB4)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_1_MASK5	(0xB5)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_2_MASK1	(0xB6)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_2_MASK2	(0xB7)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_2_MASK3	(0xB8)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_2_MASK4	(0xB9)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_2_MASK5	(0xBA)</span>
<span class="cp">#define REG_VDP_TTX_FILTER_CONTROL	(0xBB)</span>
<span class="cp">#define REG_VDP_FIFO_WORD_COUNT		(0xBC)</span>
<span class="cp">#define REG_VDP_FIFO_INTERRUPT_THRLD	(0xBD)</span>

<span class="cm">/* 0xBE Reserved */</span>

<span class="cp">#define REG_VDP_FIFO_RESET		(0xBF)</span>
<span class="cp">#define REG_VDP_FIFO_OUTPUT_CONTROL	(0xC0)</span>
<span class="cp">#define REG_VDP_LINE_NUMBER_INTERRUPT	(0xC1)</span>
<span class="cp">#define REG_VDP_PIXEL_ALIGNMENT_LSB	(0xC2)</span>
<span class="cp">#define REG_VDP_PIXEL_ALIGNMENT_MSB	(0xC3)</span>

<span class="cm">/* 0xC4 - 0xD5 Reserved */</span>

<span class="cp">#define REG_VDP_LINE_START		(0xD6)</span>
<span class="cp">#define REG_VDP_LINE_STOP		(0xD7)</span>
<span class="cp">#define REG_VDP_GLOBAL_LINE_MODE	(0xD8)</span>
<span class="cp">#define REG_VDP_FULL_FIELD_ENABLE	(0xD9)</span>
<span class="cp">#define REG_VDP_FULL_FIELD_MODE		(0xDA)</span>

<span class="cm">/* 0xDB - 0xDF Reserved */</span>

<span class="cp">#define REG_VBUS_DATA_ACCESS_NO_VBUS_ADDR_INCR	(0xE0)</span>
<span class="cp">#define REG_VBUS_DATA_ACCESS_VBUS_ADDR_INCR	(0xE1)</span>
<span class="cp">#define REG_FIFO_READ_DATA			(0xE2)</span>

<span class="cm">/* 0xE3 - 0xE7 Reserved */</span>

<span class="cp">#define REG_VBUS_ADDRESS_ACCESS1	(0xE8)</span>
<span class="cp">#define REG_VBUS_ADDRESS_ACCESS2	(0xE9)</span>
<span class="cp">#define REG_VBUS_ADDRESS_ACCESS3	(0xEA)</span>

<span class="cm">/* 0xEB - 0xEF Reserved */</span>

<span class="cp">#define REG_INTERRUPT_RAW_STATUS0	(0xF0)</span>
<span class="cp">#define REG_INTERRUPT_RAW_STATUS1	(0xF1)</span>
<span class="cp">#define REG_INTERRUPT_STATUS0		(0xF2)</span>
<span class="cp">#define REG_INTERRUPT_STATUS1		(0xF3)</span>
<span class="cp">#define REG_INTERRUPT_MASK0		(0xF4)</span>
<span class="cp">#define REG_INTERRUPT_MASK1		(0xF5)</span>
<span class="cp">#define REG_INTERRUPT_CLEAR0		(0xF6)</span>
<span class="cp">#define REG_INTERRUPT_CLEAR1		(0xF7)</span>

<span class="cm">/* 0xF8 - 0xFF Reserved */</span>

<span class="cm">/*</span>
<span class="cm"> * Mask and bit definitions of TVP5146/47 registers</span>
<span class="cm"> */</span>
<span class="cm">/* The ID values we are looking for */</span>
<span class="cp">#define TVP514X_CHIP_ID_MSB		(0x51)</span>
<span class="cp">#define TVP5146_CHIP_ID_LSB		(0x46)</span>
<span class="cp">#define TVP5147_CHIP_ID_LSB		(0x47)</span>

<span class="cp">#define VIDEO_STD_MASK			(0x07)</span>
<span class="cp">#define VIDEO_STD_AUTO_SWITCH_BIT	(0x00)</span>
<span class="cp">#define VIDEO_STD_NTSC_MJ_BIT		(0x01)</span>
<span class="cp">#define VIDEO_STD_PAL_BDGHIN_BIT	(0x02)</span>
<span class="cp">#define VIDEO_STD_PAL_M_BIT		(0x03)</span>
<span class="cp">#define VIDEO_STD_PAL_COMBINATION_N_BIT	(0x04)</span>
<span class="cp">#define VIDEO_STD_NTSC_4_43_BIT		(0x05)</span>
<span class="cp">#define VIDEO_STD_SECAM_BIT		(0x06)</span>
<span class="cp">#define VIDEO_STD_PAL_60_BIT		(0x07)</span>

<span class="cm">/*</span>
<span class="cm"> * Status bit</span>
<span class="cm"> */</span>
<span class="cp">#define STATUS_TV_VCR_BIT		(1&lt;&lt;0)</span>
<span class="cp">#define STATUS_HORZ_SYNC_LOCK_BIT	(1&lt;&lt;1)</span>
<span class="cp">#define STATUS_VIRT_SYNC_LOCK_BIT	(1&lt;&lt;2)</span>
<span class="cp">#define STATUS_CLR_SUBCAR_LOCK_BIT	(1&lt;&lt;3)</span>
<span class="cp">#define STATUS_LOST_LOCK_DETECT_BIT	(1&lt;&lt;4)</span>
<span class="cp">#define STATUS_FEILD_RATE_BIT		(1&lt;&lt;5)</span>
<span class="cp">#define STATUS_LINE_ALTERNATING_BIT	(1&lt;&lt;6)</span>
<span class="cp">#define STATUS_PEAK_WHITE_DETECT_BIT	(1&lt;&lt;7)</span>

<span class="cm">/* Tokens for register write */</span>
<span class="cp">#define TOK_WRITE                       (0)     </span><span class="cm">/* token for write operation */</span><span class="cp"></span>
<span class="cp">#define TOK_TERM                        (1)     </span><span class="cm">/* terminating token */</span><span class="cp"></span>
<span class="cp">#define TOK_DELAY                       (2)     </span><span class="cm">/* delay token for reg list */</span><span class="cp"></span>
<span class="cp">#define TOK_SKIP                        (3)     </span><span class="cm">/* token to skip a register */</span><span class="cp"></span>
<span class="cm">/**</span>
<span class="cm"> * struct tvp514x_reg - Structure for TVP5146/47 register initialization values</span>
<span class="cm"> * @token - Token: TOK_WRITE, TOK_TERM etc..</span>
<span class="cm"> * @reg - Register offset</span>
<span class="cm"> * @val - Register Value for TOK_WRITE or delay in ms for TOK_DELAY</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tvp514x_reg</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">token</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif				</span><span class="cm">/* ifndef _TVP514X_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
