
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c8c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002d98  08002d98  00012d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dbc  08002dbc  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  08002dbc  08002dbc  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dbc  08002dbc  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dbc  08002dbc  00012dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dc0  08002dc0  00012dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  08002dc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000058  08002e1c  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002e1c  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ab3  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf1  00000000  00000000  00029b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0002b728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002c1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f14  00000000  00000000  0002caf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c040  00000000  00000000  00043a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826e2  00000000  00000000  0004fa4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d212e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028bc  00000000  00000000  000d2184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000058 	.word	0x20000058
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d80 	.word	0x08002d80

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000005c 	.word	0x2000005c
 8000148:	08002d80 	.word	0x08002d80

0800014c <isButtonPressed>:
int button_pressed[3] = { 0, 0, 0 };
int button_long_pressed[3] = { 0, 0, 0 };
int button_flag[3] = { 0, 0, 0 };

//Mode button
int isButtonPressed(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000074 	.word	0x20000074

08000180 <getKeyInput>:
		button_long_pressed[index] = 0;
		return 1;
	}
	return 0;
}
void getKeyInput() {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
	for (int i = 0; i < 3; i++) {
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e012      	b.n	80001b2 <getKeyInput+0x32>
		KeyReg2[i] = KeyReg1[i];
 800018c:	4a44      	ldr	r2, [pc, #272]	; (80002a0 <getKeyInput+0x120>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	4943      	ldr	r1, [pc, #268]	; (80002a4 <getKeyInput+0x124>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 800019c:	4a42      	ldr	r2, [pc, #264]	; (80002a8 <getKeyInput+0x128>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	493e      	ldr	r1, [pc, #248]	; (80002a0 <getKeyInput+0x120>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < 3; i++) {
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	3301      	adds	r3, #1
 80001b0:	607b      	str	r3, [r7, #4]
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	2b02      	cmp	r3, #2
 80001b6:	dde9      	ble.n	800018c <getKeyInput+0xc>
	}
	// Add your key
	KeyReg0[0] = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80001b8:	2104      	movs	r1, #4
 80001ba:	483c      	ldr	r0, [pc, #240]	; (80002ac <getKeyInput+0x12c>)
 80001bc:	f001 fdb4 	bl	8001d28 <HAL_GPIO_ReadPin>
 80001c0:	4603      	mov	r3, r0
 80001c2:	461a      	mov	r2, r3
 80001c4:	4b38      	ldr	r3, [pc, #224]	; (80002a8 <getKeyInput+0x128>)
 80001c6:	601a      	str	r2, [r3, #0]
	KeyReg0[1] = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 80001c8:	2108      	movs	r1, #8
 80001ca:	4838      	ldr	r0, [pc, #224]	; (80002ac <getKeyInput+0x12c>)
 80001cc:	f001 fdac 	bl	8001d28 <HAL_GPIO_ReadPin>
 80001d0:	4603      	mov	r3, r0
 80001d2:	461a      	mov	r2, r3
 80001d4:	4b34      	ldr	r3, [pc, #208]	; (80002a8 <getKeyInput+0x128>)
 80001d6:	605a      	str	r2, [r3, #4]
	KeyReg0[2] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 80001d8:	2110      	movs	r1, #16
 80001da:	4834      	ldr	r0, [pc, #208]	; (80002ac <getKeyInput+0x12c>)
 80001dc:	f001 fda4 	bl	8001d28 <HAL_GPIO_ReadPin>
 80001e0:	4603      	mov	r3, r0
 80001e2:	461a      	mov	r2, r3
 80001e4:	4b30      	ldr	r3, [pc, #192]	; (80002a8 <getKeyInput+0x128>)
 80001e6:	609a      	str	r2, [r3, #8]

	for (int i = 0; i < 3; i++) {
 80001e8:	2300      	movs	r3, #0
 80001ea:	603b      	str	r3, [r7, #0]
 80001ec:	e050      	b.n	8000290 <getKeyInput+0x110>
		if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80001ee:	4a2c      	ldr	r2, [pc, #176]	; (80002a0 <getKeyInput+0x120>)
 80001f0:	683b      	ldr	r3, [r7, #0]
 80001f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f6:	492c      	ldr	r1, [pc, #176]	; (80002a8 <getKeyInput+0x128>)
 80001f8:	683b      	ldr	r3, [r7, #0]
 80001fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001fe:	429a      	cmp	r2, r3
 8000200:	d143      	bne.n	800028a <getKeyInput+0x10a>
 8000202:	4a27      	ldr	r2, [pc, #156]	; (80002a0 <getKeyInput+0x120>)
 8000204:	683b      	ldr	r3, [r7, #0]
 8000206:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020a:	4926      	ldr	r1, [pc, #152]	; (80002a4 <getKeyInput+0x124>)
 800020c:	683b      	ldr	r3, [r7, #0]
 800020e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000212:	429a      	cmp	r2, r3
 8000214:	d139      	bne.n	800028a <getKeyInput+0x10a>
			if (KeyReg2[i] != KeyReg3[i]) {
 8000216:	4a23      	ldr	r2, [pc, #140]	; (80002a4 <getKeyInput+0x124>)
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021e:	4924      	ldr	r1, [pc, #144]	; (80002b0 <getKeyInput+0x130>)
 8000220:	683b      	ldr	r3, [r7, #0]
 8000222:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000226:	429a      	cmp	r2, r3
 8000228:	d017      	beq.n	800025a <getKeyInput+0xda>
				KeyReg3[i] = KeyReg2[i];
 800022a:	4a1e      	ldr	r2, [pc, #120]	; (80002a4 <getKeyInput+0x124>)
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000232:	491f      	ldr	r1, [pc, #124]	; (80002b0 <getKeyInput+0x130>)
 8000234:	683b      	ldr	r3, [r7, #0]
 8000236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (KeyReg3[i] == PRESSED_STATE) {
 800023a:	4a1d      	ldr	r2, [pc, #116]	; (80002b0 <getKeyInput+0x130>)
 800023c:	683b      	ldr	r3, [r7, #0]
 800023e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d121      	bne.n	800028a <getKeyInput+0x10a>
					TimeOutForKeyPress = 500;
 8000246:	4b1b      	ldr	r3, [pc, #108]	; (80002b4 <getKeyInput+0x134>)
 8000248:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800024c:	601a      	str	r2, [r3, #0]
					//subKeyProcess();
					button_flag[i] = 1;
 800024e:	4a1a      	ldr	r2, [pc, #104]	; (80002b8 <getKeyInput+0x138>)
 8000250:	683b      	ldr	r3, [r7, #0]
 8000252:	2101      	movs	r1, #1
 8000254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000258:	e017      	b.n	800028a <getKeyInput+0x10a>
				}
			}
			else {
				TimeOutForKeyPress--;
 800025a:	4b16      	ldr	r3, [pc, #88]	; (80002b4 <getKeyInput+0x134>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	3b01      	subs	r3, #1
 8000260:	4a14      	ldr	r2, [pc, #80]	; (80002b4 <getKeyInput+0x134>)
 8000262:	6013      	str	r3, [r2, #0]
				if (TimeOutForKeyPress == 0) {
 8000264:	4b13      	ldr	r3, [pc, #76]	; (80002b4 <getKeyInput+0x134>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	2b00      	cmp	r3, #0
 800026a:	d10e      	bne.n	800028a <getKeyInput+0x10a>
					TimeOutForKeyPress = 500;
 800026c:	4b11      	ldr	r3, [pc, #68]	; (80002b4 <getKeyInput+0x134>)
 800026e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000272:	601a      	str	r2, [r3, #0]
					if (KeyReg3[i] == PRESSED_STATE) {
 8000274:	4a0e      	ldr	r2, [pc, #56]	; (80002b0 <getKeyInput+0x130>)
 8000276:	683b      	ldr	r3, [r7, #0]
 8000278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d104      	bne.n	800028a <getKeyInput+0x10a>
						//subKeyProcess();
						button_flag[i] = 1;
 8000280:	4a0d      	ldr	r2, [pc, #52]	; (80002b8 <getKeyInput+0x138>)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	2101      	movs	r1, #1
 8000286:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 3; i++) {
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	3301      	adds	r3, #1
 800028e:	603b      	str	r3, [r7, #0]
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	2b02      	cmp	r3, #2
 8000294:	ddab      	ble.n	80001ee <getKeyInput+0x6e>
			}
		}
	}


}
 8000296:	bf00      	nop
 8000298:	bf00      	nop
 800029a:	3708      	adds	r7, #8
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	2000000c 	.word	0x2000000c
 80002a4:	20000018 	.word	0x20000018
 80002a8:	20000000 	.word	0x20000000
 80002ac:	40010800 	.word	0x40010800
 80002b0:	20000024 	.word	0x20000024
 80002b4:	20000030 	.word	0x20000030
 80002b8:	20000074 	.word	0x20000074

080002bc <fsm_automatic_run>:
 */

#include "fsm_automatic.h"
#include "main.h"

void fsm_automatic_run() {
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	switch (status) {
 80002c0:	4ba4      	ldr	r3, [pc, #656]	; (8000554 <fsm_automatic_run+0x298>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	3b01      	subs	r3, #1
 80002c6:	2b04      	cmp	r3, #4
 80002c8:	f200 8176 	bhi.w	80005b8 <fsm_automatic_run+0x2fc>
 80002cc:	a201      	add	r2, pc, #4	; (adr r2, 80002d4 <fsm_automatic_run+0x18>)
 80002ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002d2:	bf00      	nop
 80002d4:	080002e9 	.word	0x080002e9
 80002d8:	08000301 	.word	0x08000301
 80002dc:	0800039d 	.word	0x0800039d
 80002e0:	0800043f 	.word	0x0800043f
 80002e4:	080004e1 	.word	0x080004e1
	case INIT:
		setTimer1(GreenDura * 100);
 80002e8:	4b9b      	ldr	r3, [pc, #620]	; (8000558 <fsm_automatic_run+0x29c>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	2264      	movs	r2, #100	; 0x64
 80002ee:	fb02 f303 	mul.w	r3, r2, r3
 80002f2:	4618      	mov	r0, r3
 80002f4:	f000 ff7c 	bl	80011f0 <setTimer1>
//		setTimer3(50);
		status = LED_RED_AND_GREEN;
 80002f8:	4b96      	ldr	r3, [pc, #600]	; (8000554 <fsm_automatic_run+0x298>)
 80002fa:	2202      	movs	r2, #2
 80002fc:	601a      	str	r2, [r3, #0]
		break;
 80002fe:	e15b      	b.n	80005b8 <fsm_automatic_run+0x2fc>
	case LED_RED_AND_GREEN:
		led_red_and_green();
 8000300:	f001 f882 	bl	8001408 <led_red_and_green>
		if (timer1_flag == 1) {
 8000304:	4b95      	ldr	r3, [pc, #596]	; (800055c <fsm_automatic_run+0x2a0>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	2b01      	cmp	r3, #1
 800030a:	d10a      	bne.n	8000322 <fsm_automatic_run+0x66>
			setTimer1(YellowDura * 100);
 800030c:	4b94      	ldr	r3, [pc, #592]	; (8000560 <fsm_automatic_run+0x2a4>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	2264      	movs	r2, #100	; 0x64
 8000312:	fb02 f303 	mul.w	r3, r2, r3
 8000316:	4618      	mov	r0, r3
 8000318:	f000 ff6a 	bl	80011f0 <setTimer1>
			status = LED_RED_AND_YELLOW;
 800031c:	4b8d      	ldr	r3, [pc, #564]	; (8000554 <fsm_automatic_run+0x298>)
 800031e:	2203      	movs	r2, #3
 8000320:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000322:	2000      	movs	r0, #0
 8000324:	f7ff ff12 	bl	800014c <isButtonPressed>
 8000328:	4603      	mov	r3, r0
 800032a:	2b01      	cmp	r3, #1
 800032c:	d102      	bne.n	8000334 <fsm_automatic_run+0x78>
			status = MAN_INIT;
 800032e:	4b89      	ldr	r3, [pc, #548]	; (8000554 <fsm_automatic_run+0x298>)
 8000330:	220f      	movs	r2, #15
 8000332:	601a      	str	r2, [r3, #0]

		}
		if (timer3_flag == 1) {
 8000334:	4b8b      	ldr	r3, [pc, #556]	; (8000564 <fsm_automatic_run+0x2a8>)
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2b01      	cmp	r3, #1
 800033a:	f040 8136 	bne.w	80005aa <fsm_automatic_run+0x2ee>
			setTimer3(50);
 800033e:	2032      	movs	r0, #50	; 0x32
 8000340:	f000 ff7e 	bl	8001240 <setTimer3>
			if (EN == 0) {
 8000344:	4b88      	ldr	r3, [pc, #544]	; (8000568 <fsm_automatic_run+0x2ac>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d110      	bne.n	800036e <fsm_automatic_run+0xb2>
				display7SEGEN(RedDura--);
 800034c:	4b87      	ldr	r3, [pc, #540]	; (800056c <fsm_automatic_run+0x2b0>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	1e5a      	subs	r2, r3, #1
 8000352:	4986      	ldr	r1, [pc, #536]	; (800056c <fsm_automatic_run+0x2b0>)
 8000354:	600a      	str	r2, [r1, #0]
 8000356:	4618      	mov	r0, r3
 8000358:	f000 fdbc 	bl	8000ed4 <display7SEGEN>
				if (RedDura == 0) {
 800035c:	4b83      	ldr	r3, [pc, #524]	; (800056c <fsm_automatic_run+0x2b0>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	2b00      	cmp	r3, #0
 8000362:	d114      	bne.n	800038e <fsm_automatic_run+0xd2>
					RedDura = tmp_RedDura;
 8000364:	4b82      	ldr	r3, [pc, #520]	; (8000570 <fsm_automatic_run+0x2b4>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	4a80      	ldr	r2, [pc, #512]	; (800056c <fsm_automatic_run+0x2b0>)
 800036a:	6013      	str	r3, [r2, #0]
 800036c:	e00f      	b.n	800038e <fsm_automatic_run+0xd2>
				}
			} else {
				display7SEGEN(GreenDura--);
 800036e:	4b7a      	ldr	r3, [pc, #488]	; (8000558 <fsm_automatic_run+0x29c>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	1e5a      	subs	r2, r3, #1
 8000374:	4978      	ldr	r1, [pc, #480]	; (8000558 <fsm_automatic_run+0x29c>)
 8000376:	600a      	str	r2, [r1, #0]
 8000378:	4618      	mov	r0, r3
 800037a:	f000 fdab 	bl	8000ed4 <display7SEGEN>
				if (GreenDura == 0) {
 800037e:	4b76      	ldr	r3, [pc, #472]	; (8000558 <fsm_automatic_run+0x29c>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d103      	bne.n	800038e <fsm_automatic_run+0xd2>
					GreenDura = tmp_GreenDura;
 8000386:	4b7b      	ldr	r3, [pc, #492]	; (8000574 <fsm_automatic_run+0x2b8>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	4a73      	ldr	r2, [pc, #460]	; (8000558 <fsm_automatic_run+0x29c>)
 800038c:	6013      	str	r3, [r2, #0]
				}
			}
			EN = 1 - EN;
 800038e:	4b76      	ldr	r3, [pc, #472]	; (8000568 <fsm_automatic_run+0x2ac>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f1c3 0301 	rsb	r3, r3, #1
 8000396:	4a74      	ldr	r2, [pc, #464]	; (8000568 <fsm_automatic_run+0x2ac>)
 8000398:	6013      	str	r3, [r2, #0]
		}
		break;
 800039a:	e106      	b.n	80005aa <fsm_automatic_run+0x2ee>
	case LED_RED_AND_YELLOW:
		led_red_and_yellow();
 800039c:	f001 f85e 	bl	800145c <led_red_and_yellow>
		if (timer1_flag == 1) {
 80003a0:	4b6e      	ldr	r3, [pc, #440]	; (800055c <fsm_automatic_run+0x2a0>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d10a      	bne.n	80003be <fsm_automatic_run+0x102>
			setTimer1(GreenDura * 100);
 80003a8:	4b6b      	ldr	r3, [pc, #428]	; (8000558 <fsm_automatic_run+0x29c>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2264      	movs	r2, #100	; 0x64
 80003ae:	fb02 f303 	mul.w	r3, r2, r3
 80003b2:	4618      	mov	r0, r3
 80003b4:	f000 ff1c 	bl	80011f0 <setTimer1>
			status = LED_GREEN_AND_RED;
 80003b8:	4b66      	ldr	r3, [pc, #408]	; (8000554 <fsm_automatic_run+0x298>)
 80003ba:	2204      	movs	r2, #4
 80003bc:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1) {
 80003be:	2000      	movs	r0, #0
 80003c0:	f7ff fec4 	bl	800014c <isButtonPressed>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b01      	cmp	r3, #1
 80003c8:	d105      	bne.n	80003d6 <fsm_automatic_run+0x11a>
			status = MAN_INIT;
 80003ca:	4b62      	ldr	r3, [pc, #392]	; (8000554 <fsm_automatic_run+0x298>)
 80003cc:	220f      	movs	r2, #15
 80003ce:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 80003d0:	20c8      	movs	r0, #200	; 0xc8
 80003d2:	f000 ff0d 	bl	80011f0 <setTimer1>
		}
		if (timer3_flag == 1) {
 80003d6:	4b63      	ldr	r3, [pc, #396]	; (8000564 <fsm_automatic_run+0x2a8>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	2b01      	cmp	r3, #1
 80003dc:	f040 80e7 	bne.w	80005ae <fsm_automatic_run+0x2f2>
			setTimer3(50);
 80003e0:	2032      	movs	r0, #50	; 0x32
 80003e2:	f000 ff2d 	bl	8001240 <setTimer3>
			if (EN == 0) {
 80003e6:	4b60      	ldr	r3, [pc, #384]	; (8000568 <fsm_automatic_run+0x2ac>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d110      	bne.n	8000410 <fsm_automatic_run+0x154>
				display7SEGEN(RedDura--);
 80003ee:	4b5f      	ldr	r3, [pc, #380]	; (800056c <fsm_automatic_run+0x2b0>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	1e5a      	subs	r2, r3, #1
 80003f4:	495d      	ldr	r1, [pc, #372]	; (800056c <fsm_automatic_run+0x2b0>)
 80003f6:	600a      	str	r2, [r1, #0]
 80003f8:	4618      	mov	r0, r3
 80003fa:	f000 fd6b 	bl	8000ed4 <display7SEGEN>
				if (RedDura == 0) {
 80003fe:	4b5b      	ldr	r3, [pc, #364]	; (800056c <fsm_automatic_run+0x2b0>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d114      	bne.n	8000430 <fsm_automatic_run+0x174>
					RedDura = tmp_RedDura;
 8000406:	4b5a      	ldr	r3, [pc, #360]	; (8000570 <fsm_automatic_run+0x2b4>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a58      	ldr	r2, [pc, #352]	; (800056c <fsm_automatic_run+0x2b0>)
 800040c:	6013      	str	r3, [r2, #0]
 800040e:	e00f      	b.n	8000430 <fsm_automatic_run+0x174>
				}
			} else {
				display7SEGEN(YellowDura--);
 8000410:	4b53      	ldr	r3, [pc, #332]	; (8000560 <fsm_automatic_run+0x2a4>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	1e5a      	subs	r2, r3, #1
 8000416:	4952      	ldr	r1, [pc, #328]	; (8000560 <fsm_automatic_run+0x2a4>)
 8000418:	600a      	str	r2, [r1, #0]
 800041a:	4618      	mov	r0, r3
 800041c:	f000 fd5a 	bl	8000ed4 <display7SEGEN>
				if (YellowDura == 0) {
 8000420:	4b4f      	ldr	r3, [pc, #316]	; (8000560 <fsm_automatic_run+0x2a4>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	2b00      	cmp	r3, #0
 8000426:	d103      	bne.n	8000430 <fsm_automatic_run+0x174>
					YellowDura = tmp_YellowDura;
 8000428:	4b53      	ldr	r3, [pc, #332]	; (8000578 <fsm_automatic_run+0x2bc>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a4c      	ldr	r2, [pc, #304]	; (8000560 <fsm_automatic_run+0x2a4>)
 800042e:	6013      	str	r3, [r2, #0]
				}
			}
			EN = 1 - EN;
 8000430:	4b4d      	ldr	r3, [pc, #308]	; (8000568 <fsm_automatic_run+0x2ac>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f1c3 0301 	rsb	r3, r3, #1
 8000438:	4a4b      	ldr	r2, [pc, #300]	; (8000568 <fsm_automatic_run+0x2ac>)
 800043a:	6013      	str	r3, [r2, #0]
		}
		break;
 800043c:	e0b7      	b.n	80005ae <fsm_automatic_run+0x2f2>
	case LED_GREEN_AND_RED:
		led_green_and_red();
 800043e:	f001 f837 	bl	80014b0 <led_green_and_red>
		if (timer1_flag == 1) {
 8000442:	4b46      	ldr	r3, [pc, #280]	; (800055c <fsm_automatic_run+0x2a0>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	2b01      	cmp	r3, #1
 8000448:	d10a      	bne.n	8000460 <fsm_automatic_run+0x1a4>
			setTimer1(YellowDura * 100);
 800044a:	4b45      	ldr	r3, [pc, #276]	; (8000560 <fsm_automatic_run+0x2a4>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	2264      	movs	r2, #100	; 0x64
 8000450:	fb02 f303 	mul.w	r3, r2, r3
 8000454:	4618      	mov	r0, r3
 8000456:	f000 fecb 	bl	80011f0 <setTimer1>
			status = LED_YELLOW_AND_RED;
 800045a:	4b3e      	ldr	r3, [pc, #248]	; (8000554 <fsm_automatic_run+0x298>)
 800045c:	2205      	movs	r2, #5
 800045e:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000460:	2000      	movs	r0, #0
 8000462:	f7ff fe73 	bl	800014c <isButtonPressed>
 8000466:	4603      	mov	r3, r0
 8000468:	2b01      	cmp	r3, #1
 800046a:	d105      	bne.n	8000478 <fsm_automatic_run+0x1bc>
			status = MAN_INIT;
 800046c:	4b39      	ldr	r3, [pc, #228]	; (8000554 <fsm_automatic_run+0x298>)
 800046e:	220f      	movs	r2, #15
 8000470:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 8000472:	20c8      	movs	r0, #200	; 0xc8
 8000474:	f000 febc 	bl	80011f0 <setTimer1>
		}
		if (timer3_flag == 1) {
 8000478:	4b3a      	ldr	r3, [pc, #232]	; (8000564 <fsm_automatic_run+0x2a8>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	2b01      	cmp	r3, #1
 800047e:	f040 8098 	bne.w	80005b2 <fsm_automatic_run+0x2f6>
			setTimer3(50);
 8000482:	2032      	movs	r0, #50	; 0x32
 8000484:	f000 fedc 	bl	8001240 <setTimer3>
			if (EN == 0) {
 8000488:	4b37      	ldr	r3, [pc, #220]	; (8000568 <fsm_automatic_run+0x2ac>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d110      	bne.n	80004b2 <fsm_automatic_run+0x1f6>
				display7SEGEN(RedDura--);
 8000490:	4b36      	ldr	r3, [pc, #216]	; (800056c <fsm_automatic_run+0x2b0>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	1e5a      	subs	r2, r3, #1
 8000496:	4935      	ldr	r1, [pc, #212]	; (800056c <fsm_automatic_run+0x2b0>)
 8000498:	600a      	str	r2, [r1, #0]
 800049a:	4618      	mov	r0, r3
 800049c:	f000 fd1a 	bl	8000ed4 <display7SEGEN>
				if (RedDura == 0) {
 80004a0:	4b32      	ldr	r3, [pc, #200]	; (800056c <fsm_automatic_run+0x2b0>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d114      	bne.n	80004d2 <fsm_automatic_run+0x216>
					RedDura = tmp_RedDura;
 80004a8:	4b31      	ldr	r3, [pc, #196]	; (8000570 <fsm_automatic_run+0x2b4>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4a2f      	ldr	r2, [pc, #188]	; (800056c <fsm_automatic_run+0x2b0>)
 80004ae:	6013      	str	r3, [r2, #0]
 80004b0:	e00f      	b.n	80004d2 <fsm_automatic_run+0x216>
				}
			} else {
				display7SEGEN(GreenDura--);
 80004b2:	4b29      	ldr	r3, [pc, #164]	; (8000558 <fsm_automatic_run+0x29c>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	1e5a      	subs	r2, r3, #1
 80004b8:	4927      	ldr	r1, [pc, #156]	; (8000558 <fsm_automatic_run+0x29c>)
 80004ba:	600a      	str	r2, [r1, #0]
 80004bc:	4618      	mov	r0, r3
 80004be:	f000 fd09 	bl	8000ed4 <display7SEGEN>
				if (GreenDura == 0) {
 80004c2:	4b25      	ldr	r3, [pc, #148]	; (8000558 <fsm_automatic_run+0x29c>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d103      	bne.n	80004d2 <fsm_automatic_run+0x216>
					GreenDura = tmp_GreenDura;
 80004ca:	4b2a      	ldr	r3, [pc, #168]	; (8000574 <fsm_automatic_run+0x2b8>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	4a22      	ldr	r2, [pc, #136]	; (8000558 <fsm_automatic_run+0x29c>)
 80004d0:	6013      	str	r3, [r2, #0]
				}
			}
			EN = 1 - EN;
 80004d2:	4b25      	ldr	r3, [pc, #148]	; (8000568 <fsm_automatic_run+0x2ac>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	f1c3 0301 	rsb	r3, r3, #1
 80004da:	4a23      	ldr	r2, [pc, #140]	; (8000568 <fsm_automatic_run+0x2ac>)
 80004dc:	6013      	str	r3, [r2, #0]
		}
		break;
 80004de:	e068      	b.n	80005b2 <fsm_automatic_run+0x2f6>
	case LED_YELLOW_AND_RED:
		led_yellow_and_red();
 80004e0:	f001 f810 	bl	8001504 <led_yellow_and_red>
		if (timer1_flag == 1) {
 80004e4:	4b1d      	ldr	r3, [pc, #116]	; (800055c <fsm_automatic_run+0x2a0>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d10a      	bne.n	8000502 <fsm_automatic_run+0x246>
			setTimer1(GreenDura * 100);
 80004ec:	4b1a      	ldr	r3, [pc, #104]	; (8000558 <fsm_automatic_run+0x29c>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2264      	movs	r2, #100	; 0x64
 80004f2:	fb02 f303 	mul.w	r3, r2, r3
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 fe7a 	bl	80011f0 <setTimer1>
			status = LED_RED_AND_GREEN;
 80004fc:	4b15      	ldr	r3, [pc, #84]	; (8000554 <fsm_automatic_run+0x298>)
 80004fe:	2202      	movs	r2, #2
 8000500:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000502:	2000      	movs	r0, #0
 8000504:	f7ff fe22 	bl	800014c <isButtonPressed>
 8000508:	4603      	mov	r3, r0
 800050a:	2b01      	cmp	r3, #1
 800050c:	d105      	bne.n	800051a <fsm_automatic_run+0x25e>
			status = MAN_INIT;
 800050e:	4b11      	ldr	r3, [pc, #68]	; (8000554 <fsm_automatic_run+0x298>)
 8000510:	220f      	movs	r2, #15
 8000512:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 8000514:	20c8      	movs	r0, #200	; 0xc8
 8000516:	f000 fe6b 	bl	80011f0 <setTimer1>
		}
		if (timer3_flag == 1) {
 800051a:	4b12      	ldr	r3, [pc, #72]	; (8000564 <fsm_automatic_run+0x2a8>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	2b01      	cmp	r3, #1
 8000520:	d149      	bne.n	80005b6 <fsm_automatic_run+0x2fa>
			setTimer3(50);
 8000522:	2032      	movs	r0, #50	; 0x32
 8000524:	f000 fe8c 	bl	8001240 <setTimer3>
			if (EN == 0) {
 8000528:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <fsm_automatic_run+0x2ac>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d125      	bne.n	800057c <fsm_automatic_run+0x2c0>
				display7SEGEN(RedDura--);
 8000530:	4b0e      	ldr	r3, [pc, #56]	; (800056c <fsm_automatic_run+0x2b0>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	1e5a      	subs	r2, r3, #1
 8000536:	490d      	ldr	r1, [pc, #52]	; (800056c <fsm_automatic_run+0x2b0>)
 8000538:	600a      	str	r2, [r1, #0]
 800053a:	4618      	mov	r0, r3
 800053c:	f000 fcca 	bl	8000ed4 <display7SEGEN>
				if (RedDura == 0) {
 8000540:	4b0a      	ldr	r3, [pc, #40]	; (800056c <fsm_automatic_run+0x2b0>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d129      	bne.n	800059c <fsm_automatic_run+0x2e0>
					RedDura = tmp_RedDura;
 8000548:	4b09      	ldr	r3, [pc, #36]	; (8000570 <fsm_automatic_run+0x2b4>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a07      	ldr	r2, [pc, #28]	; (800056c <fsm_automatic_run+0x2b0>)
 800054e:	6013      	str	r3, [r2, #0]
 8000550:	e024      	b.n	800059c <fsm_automatic_run+0x2e0>
 8000552:	bf00      	nop
 8000554:	20000080 	.word	0x20000080
 8000558:	20000038 	.word	0x20000038
 800055c:	2000008c 	.word	0x2000008c
 8000560:	2000003c 	.word	0x2000003c
 8000564:	2000009c 	.word	0x2000009c
 8000568:	20000084 	.word	0x20000084
 800056c:	20000034 	.word	0x20000034
 8000570:	20000040 	.word	0x20000040
 8000574:	20000044 	.word	0x20000044
 8000578:	20000048 	.word	0x20000048
				}
			} else {
				display7SEGEN(YellowDura--);
 800057c:	4b0f      	ldr	r3, [pc, #60]	; (80005bc <fsm_automatic_run+0x300>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	1e5a      	subs	r2, r3, #1
 8000582:	490e      	ldr	r1, [pc, #56]	; (80005bc <fsm_automatic_run+0x300>)
 8000584:	600a      	str	r2, [r1, #0]
 8000586:	4618      	mov	r0, r3
 8000588:	f000 fca4 	bl	8000ed4 <display7SEGEN>
				if (YellowDura == 0) {
 800058c:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <fsm_automatic_run+0x300>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d103      	bne.n	800059c <fsm_automatic_run+0x2e0>
					YellowDura = tmp_YellowDura;
 8000594:	4b0a      	ldr	r3, [pc, #40]	; (80005c0 <fsm_automatic_run+0x304>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a08      	ldr	r2, [pc, #32]	; (80005bc <fsm_automatic_run+0x300>)
 800059a:	6013      	str	r3, [r2, #0]
				}
			}
			EN = 1 - EN;
 800059c:	4b09      	ldr	r3, [pc, #36]	; (80005c4 <fsm_automatic_run+0x308>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f1c3 0301 	rsb	r3, r3, #1
 80005a4:	4a07      	ldr	r2, [pc, #28]	; (80005c4 <fsm_automatic_run+0x308>)
 80005a6:	6013      	str	r3, [r2, #0]
		}
		break;
 80005a8:	e005      	b.n	80005b6 <fsm_automatic_run+0x2fa>
		break;
 80005aa:	bf00      	nop
 80005ac:	e004      	b.n	80005b8 <fsm_automatic_run+0x2fc>
		break;
 80005ae:	bf00      	nop
 80005b0:	e002      	b.n	80005b8 <fsm_automatic_run+0x2fc>
		break;
 80005b2:	bf00      	nop
 80005b4:	e000      	b.n	80005b8 <fsm_automatic_run+0x2fc>
		break;
 80005b6:	bf00      	nop
	}
}
 80005b8:	bf00      	nop
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	2000003c 	.word	0x2000003c
 80005c0:	20000048 	.word	0x20000048
 80005c4:	20000084 	.word	0x20000084

080005c8 <fsm_manual_run>:
 *      Author: USER
 */

#include "fsm_manual.h"

void fsm_manual_run() {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
	switch (status) {
 80005cc:	4b8b      	ldr	r3, [pc, #556]	; (80007fc <fsm_manual_run+0x234>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	3b0c      	subs	r3, #12
 80005d2:	2b03      	cmp	r3, #3
 80005d4:	f200 810b 	bhi.w	80007ee <fsm_manual_run+0x226>
 80005d8:	a201      	add	r2, pc, #4	; (adr r2, 80005e0 <fsm_manual_run+0x18>)
 80005da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005de:	bf00      	nop
 80005e0:	08000631 	.word	0x08000631
 80005e4:	08000729 	.word	0x08000729
 80005e8:	080006ad 	.word	0x080006ad
 80005ec:	080005f1 	.word	0x080005f1
	case MAN_INIT:
		led_init();
 80005f0:	f000 ffb2 	bl	8001558 <led_init>
		setTimer1(100);
 80005f4:	2064      	movs	r0, #100	; 0x64
 80005f6:	f000 fdfb 	bl	80011f0 <setTimer1>
		status = MAN_RED;
 80005fa:	4b80      	ldr	r3, [pc, #512]	; (80007fc <fsm_manual_run+0x234>)
 80005fc:	220c      	movs	r2, #12
 80005fe:	601a      	str	r2, [r3, #0]
		if (isButtonPressed(0) == 1) {
 8000600:	2000      	movs	r0, #0
 8000602:	f7ff fda3 	bl	800014c <isButtonPressed>
 8000606:	4603      	mov	r3, r0
 8000608:	2b01      	cmp	r3, #1
 800060a:	d105      	bne.n	8000618 <fsm_manual_run+0x50>
			status = MAN_RED;
 800060c:	4b7b      	ldr	r3, [pc, #492]	; (80007fc <fsm_manual_run+0x234>)
 800060e:	220c      	movs	r2, #12
 8000610:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 8000612:	20c8      	movs	r0, #200	; 0xc8
 8000614:	f000 fdec 	bl	80011f0 <setTimer1>
		}
		if(timer1_flag==1){
 8000618:	4b79      	ldr	r3, [pc, #484]	; (8000800 <fsm_manual_run+0x238>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	f040 80e8 	bne.w	80007f2 <fsm_manual_run+0x22a>
			status=MAN_RED;
 8000622:	4b76      	ldr	r3, [pc, #472]	; (80007fc <fsm_manual_run+0x234>)
 8000624:	220c      	movs	r2, #12
 8000626:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 8000628:	20c8      	movs	r0, #200	; 0xc8
 800062a:	f000 fde1 	bl	80011f0 <setTimer1>
		}

		break;
 800062e:	e0e0      	b.n	80007f2 <fsm_manual_run+0x22a>
	case MAN_RED:
		led_red();
 8000630:	f000 ffee 	bl	8001610 <led_red>
//		if(timer1_flag==1){
//					status=MAN_RED;
//					setTimer1(200);
//				}
		if (isButtonPressed(0) == 1) {
 8000634:	2000      	movs	r0, #0
 8000636:	f7ff fd89 	bl	800014c <isButtonPressed>
 800063a:	4603      	mov	r3, r0
 800063c:	2b01      	cmp	r3, #1
 800063e:	d105      	bne.n	800064c <fsm_manual_run+0x84>
			status = MAN_YELLOW;
 8000640:	4b6e      	ldr	r3, [pc, #440]	; (80007fc <fsm_manual_run+0x234>)
 8000642:	220e      	movs	r2, #14
 8000644:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 8000646:	20c8      	movs	r0, #200	; 0xc8
 8000648:	f000 fdd2 	bl	80011f0 <setTimer1>
		}
		if (timer3_flag == 1) {
 800064c:	4b6d      	ldr	r3, [pc, #436]	; (8000804 <fsm_manual_run+0x23c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d115      	bne.n	8000680 <fsm_manual_run+0xb8>
			if (EN == 0) {
 8000654:	4b6c      	ldr	r3, [pc, #432]	; (8000808 <fsm_manual_run+0x240>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d103      	bne.n	8000664 <fsm_manual_run+0x9c>
				display7SEGEN(2);
 800065c:	2002      	movs	r0, #2
 800065e:	f000 fc39 	bl	8000ed4 <display7SEGEN>
 8000662:	e004      	b.n	800066e <fsm_manual_run+0xa6>
			} else
				display7SEGEN(tmp_RedDura);
 8000664:	4b69      	ldr	r3, [pc, #420]	; (800080c <fsm_manual_run+0x244>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4618      	mov	r0, r3
 800066a:	f000 fc33 	bl	8000ed4 <display7SEGEN>
			setTimer3(50);
 800066e:	2032      	movs	r0, #50	; 0x32
 8000670:	f000 fde6 	bl	8001240 <setTimer3>
			EN = 1 - EN;
 8000674:	4b64      	ldr	r3, [pc, #400]	; (8000808 <fsm_manual_run+0x240>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f1c3 0301 	rsb	r3, r3, #1
 800067c:	4a62      	ldr	r2, [pc, #392]	; (8000808 <fsm_manual_run+0x240>)
 800067e:	6013      	str	r3, [r2, #0]
		}
		//BTN2 INCREASE VALUE
		if (isButtonPressed(1) == 1) {
 8000680:	2001      	movs	r0, #1
 8000682:	f7ff fd63 	bl	800014c <isButtonPressed>
 8000686:	4603      	mov	r3, r0
 8000688:	2b01      	cmp	r3, #1
 800068a:	d10b      	bne.n	80006a4 <fsm_manual_run+0xdc>
			tmp_RedDura++;
 800068c:	4b5f      	ldr	r3, [pc, #380]	; (800080c <fsm_manual_run+0x244>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	3301      	adds	r3, #1
 8000692:	4a5e      	ldr	r2, [pc, #376]	; (800080c <fsm_manual_run+0x244>)
 8000694:	6013      	str	r3, [r2, #0]
			if (tmp_RedDura> 99) {
 8000696:	4b5d      	ldr	r3, [pc, #372]	; (800080c <fsm_manual_run+0x244>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b63      	cmp	r3, #99	; 0x63
 800069c:	dd02      	ble.n	80006a4 <fsm_manual_run+0xdc>
				tmp_RedDura = 2;
 800069e:	4b5b      	ldr	r3, [pc, #364]	; (800080c <fsm_manual_run+0x244>)
 80006a0:	2202      	movs	r2, #2
 80006a2:	601a      	str	r2, [r3, #0]
			}
		}
//		BTN3 VERIFY VALUE
		if (isButtonPressed(2) == 1) {
 80006a4:	2002      	movs	r0, #2
 80006a6:	f7ff fd51 	bl	800014c <isButtonPressed>

		}
		break;
 80006aa:	e0a5      	b.n	80007f8 <fsm_manual_run+0x230>
	case MAN_YELLOW:
		led_yellow();
 80006ac:	f000 fffa 	bl	80016a4 <led_yellow>
		if (isButtonPressed(0) == 1) {
 80006b0:	2000      	movs	r0, #0
 80006b2:	f7ff fd4b 	bl	800014c <isButtonPressed>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	d105      	bne.n	80006c8 <fsm_manual_run+0x100>
			status = MAN_GREEN;
 80006bc:	4b4f      	ldr	r3, [pc, #316]	; (80007fc <fsm_manual_run+0x234>)
 80006be:	220d      	movs	r2, #13
 80006c0:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 80006c2:	20c8      	movs	r0, #200	; 0xc8
 80006c4:	f000 fd94 	bl	80011f0 <setTimer1>
		}
//		if(timer1_flag==1){
//					status=MAN_RED;
//					setTimer1(200);
//				}
		if (timer3_flag == 1) {
 80006c8:	4b4e      	ldr	r3, [pc, #312]	; (8000804 <fsm_manual_run+0x23c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d115      	bne.n	80006fc <fsm_manual_run+0x134>
			if (EN == 0) {
 80006d0:	4b4d      	ldr	r3, [pc, #308]	; (8000808 <fsm_manual_run+0x240>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d103      	bne.n	80006e0 <fsm_manual_run+0x118>
				display7SEGEN(3);
 80006d8:	2003      	movs	r0, #3
 80006da:	f000 fbfb 	bl	8000ed4 <display7SEGEN>
 80006de:	e004      	b.n	80006ea <fsm_manual_run+0x122>
			} else
				display7SEGEN(tmp_YellowDura);
 80006e0:	4b4b      	ldr	r3, [pc, #300]	; (8000810 <fsm_manual_run+0x248>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 fbf5 	bl	8000ed4 <display7SEGEN>
			setTimer3(50);
 80006ea:	2032      	movs	r0, #50	; 0x32
 80006ec:	f000 fda8 	bl	8001240 <setTimer3>
			EN = 1 - EN;
 80006f0:	4b45      	ldr	r3, [pc, #276]	; (8000808 <fsm_manual_run+0x240>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f1c3 0301 	rsb	r3, r3, #1
 80006f8:	4a43      	ldr	r2, [pc, #268]	; (8000808 <fsm_manual_run+0x240>)
 80006fa:	6013      	str	r3, [r2, #0]
		}
		//BTN2 INCREASE VALUE
		if (isButtonPressed(1) == 1) {
 80006fc:	2001      	movs	r0, #1
 80006fe:	f7ff fd25 	bl	800014c <isButtonPressed>
 8000702:	4603      	mov	r3, r0
 8000704:	2b01      	cmp	r3, #1
 8000706:	d10b      	bne.n	8000720 <fsm_manual_run+0x158>
			tmp_YellowDura++;
 8000708:	4b41      	ldr	r3, [pc, #260]	; (8000810 <fsm_manual_run+0x248>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	3301      	adds	r3, #1
 800070e:	4a40      	ldr	r2, [pc, #256]	; (8000810 <fsm_manual_run+0x248>)
 8000710:	6013      	str	r3, [r2, #0]

			if (tmp_YellowDura> 99 ) {
 8000712:	4b3f      	ldr	r3, [pc, #252]	; (8000810 <fsm_manual_run+0x248>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2b63      	cmp	r3, #99	; 0x63
 8000718:	dd02      	ble.n	8000720 <fsm_manual_run+0x158>
				tmp_YellowDura = 1;
 800071a:	4b3d      	ldr	r3, [pc, #244]	; (8000810 <fsm_manual_run+0x248>)
 800071c:	2201      	movs	r2, #1
 800071e:	601a      	str	r2, [r3, #0]
			}
		}
		//BTN3 VERIFY VALUE
		if (isButtonPressed(2) == 1) {
 8000720:	2002      	movs	r0, #2
 8000722:	f7ff fd13 	bl	800014c <isButtonPressed>

		}
		break;
 8000726:	e067      	b.n	80007f8 <fsm_manual_run+0x230>
	case MAN_GREEN:
		led_green();
 8000728:	f000 ff40 	bl	80015ac <led_green>
		if (isButtonPressed(0) == 1) {
 800072c:	2000      	movs	r0, #0
 800072e:	f7ff fd0d 	bl	800014c <isButtonPressed>
 8000732:	4603      	mov	r3, r0
 8000734:	2b01      	cmp	r3, #1
 8000736:	d105      	bne.n	8000744 <fsm_manual_run+0x17c>
			status = INIT;
 8000738:	4b30      	ldr	r3, [pc, #192]	; (80007fc <fsm_manual_run+0x234>)
 800073a:	2201      	movs	r2, #1
 800073c:	601a      	str	r2, [r3, #0]
			setTimer1(200);
 800073e:	20c8      	movs	r0, #200	; 0xc8
 8000740:	f000 fd56 	bl	80011f0 <setTimer1>
		}
//		if(timer1_flag==1){
//					status=MAN_RED;
//					setTimer1(200);
//				}
		if (timer3_flag == 1) {
 8000744:	4b2f      	ldr	r3, [pc, #188]	; (8000804 <fsm_manual_run+0x23c>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2b01      	cmp	r3, #1
 800074a:	d115      	bne.n	8000778 <fsm_manual_run+0x1b0>
			if (EN == 0) {
 800074c:	4b2e      	ldr	r3, [pc, #184]	; (8000808 <fsm_manual_run+0x240>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d103      	bne.n	800075c <fsm_manual_run+0x194>
				display7SEGEN(4);
 8000754:	2004      	movs	r0, #4
 8000756:	f000 fbbd 	bl	8000ed4 <display7SEGEN>
 800075a:	e004      	b.n	8000766 <fsm_manual_run+0x19e>
			} else
				display7SEGEN(tmp_GreenDura);
 800075c:	4b2d      	ldr	r3, [pc, #180]	; (8000814 <fsm_manual_run+0x24c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4618      	mov	r0, r3
 8000762:	f000 fbb7 	bl	8000ed4 <display7SEGEN>
			setTimer3(50);
 8000766:	2032      	movs	r0, #50	; 0x32
 8000768:	f000 fd6a 	bl	8001240 <setTimer3>
			EN = 1 - EN;
 800076c:	4b26      	ldr	r3, [pc, #152]	; (8000808 <fsm_manual_run+0x240>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f1c3 0301 	rsb	r3, r3, #1
 8000774:	4a24      	ldr	r2, [pc, #144]	; (8000808 <fsm_manual_run+0x240>)
 8000776:	6013      	str	r3, [r2, #0]
		}
		//BTN2 INCREASE VALUE
		if (isButtonPressed(1) == 1) {
 8000778:	2001      	movs	r0, #1
 800077a:	f7ff fce7 	bl	800014c <isButtonPressed>
 800077e:	4603      	mov	r3, r0
 8000780:	2b01      	cmp	r3, #1
 8000782:	d10b      	bne.n	800079c <fsm_manual_run+0x1d4>
			tmp_GreenDura++;
 8000784:	4b23      	ldr	r3, [pc, #140]	; (8000814 <fsm_manual_run+0x24c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	3301      	adds	r3, #1
 800078a:	4a22      	ldr	r2, [pc, #136]	; (8000814 <fsm_manual_run+0x24c>)
 800078c:	6013      	str	r3, [r2, #0]
			if (tmp_GreenDura > 99) {
 800078e:	4b21      	ldr	r3, [pc, #132]	; (8000814 <fsm_manual_run+0x24c>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2b63      	cmp	r3, #99	; 0x63
 8000794:	dd02      	ble.n	800079c <fsm_manual_run+0x1d4>
				tmp_GreenDura = 1;
 8000796:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <fsm_manual_run+0x24c>)
 8000798:	2201      	movs	r2, #1
 800079a:	601a      	str	r2, [r3, #0]
			}
		}
		//BTN3 VERIFY VALUE
		if (isButtonPressed(2) == 1) {
 800079c:	2002      	movs	r0, #2
 800079e:	f7ff fcd5 	bl	800014c <isButtonPressed>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d126      	bne.n	80007f6 <fsm_manual_run+0x22e>
			if(tmp_GreenDura + tmp_YellowDura == tmp_RedDura){
 80007a8:	4b1a      	ldr	r3, [pc, #104]	; (8000814 <fsm_manual_run+0x24c>)
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	4b18      	ldr	r3, [pc, #96]	; (8000810 <fsm_manual_run+0x248>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	441a      	add	r2, r3
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <fsm_manual_run+0x244>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	d10c      	bne.n	80007d4 <fsm_manual_run+0x20c>
			GreenDura=tmp_GreenDura;
 80007ba:	4b16      	ldr	r3, [pc, #88]	; (8000814 <fsm_manual_run+0x24c>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4a16      	ldr	r2, [pc, #88]	; (8000818 <fsm_manual_run+0x250>)
 80007c0:	6013      	str	r3, [r2, #0]
			RedDura=tmp_RedDura;
 80007c2:	4b12      	ldr	r3, [pc, #72]	; (800080c <fsm_manual_run+0x244>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a15      	ldr	r2, [pc, #84]	; (800081c <fsm_manual_run+0x254>)
 80007c8:	6013      	str	r3, [r2, #0]
			YellowDura=tmp_YellowDura;
 80007ca:	4b11      	ldr	r3, [pc, #68]	; (8000810 <fsm_manual_run+0x248>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a14      	ldr	r2, [pc, #80]	; (8000820 <fsm_manual_run+0x258>)
 80007d0:	6013      	str	r3, [r2, #0]
				tmp_RedDura=RedDura;
				tmp_YellowDura=YellowDura;
				tmp_GreenDura=GreenDura;
			}
		}
		break;
 80007d2:	e010      	b.n	80007f6 <fsm_manual_run+0x22e>
				tmp_RedDura=RedDura;
 80007d4:	4b11      	ldr	r3, [pc, #68]	; (800081c <fsm_manual_run+0x254>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a0c      	ldr	r2, [pc, #48]	; (800080c <fsm_manual_run+0x244>)
 80007da:	6013      	str	r3, [r2, #0]
				tmp_YellowDura=YellowDura;
 80007dc:	4b10      	ldr	r3, [pc, #64]	; (8000820 <fsm_manual_run+0x258>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a0b      	ldr	r2, [pc, #44]	; (8000810 <fsm_manual_run+0x248>)
 80007e2:	6013      	str	r3, [r2, #0]
				tmp_GreenDura=GreenDura;
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <fsm_manual_run+0x250>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a0a      	ldr	r2, [pc, #40]	; (8000814 <fsm_manual_run+0x24c>)
 80007ea:	6013      	str	r3, [r2, #0]
		break;
 80007ec:	e003      	b.n	80007f6 <fsm_manual_run+0x22e>
	default:
		break;
 80007ee:	bf00      	nop
 80007f0:	e002      	b.n	80007f8 <fsm_manual_run+0x230>
		break;
 80007f2:	bf00      	nop
 80007f4:	e000      	b.n	80007f8 <fsm_manual_run+0x230>
		break;
 80007f6:	bf00      	nop
	}

}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000080 	.word	0x20000080
 8000800:	2000008c 	.word	0x2000008c
 8000804:	2000009c 	.word	0x2000009c
 8000808:	20000084 	.word	0x20000084
 800080c:	20000040 	.word	0x20000040
 8000810:	20000048 	.word	0x20000048
 8000814:	20000044 	.word	0x20000044
 8000818:	20000038 	.word	0x20000038
 800081c:	20000034 	.word	0x20000034
 8000820:	2000003c 	.word	0x2000003c

08000824 <display7SEG1>:
LEDhorizontalstate current_LEDStateHorizontal = greenhorizontal_state;
LEDverticalstate current_LEDStateVertical = greenvertical_state;
int countTimeHorizontal = 5;
int countTimeVertical = 3;
int EN = 0;
void display7SEG1(int num) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b09      	cmp	r3, #9
 8000830:	f200 8180 	bhi.w	8000b34 <display7SEG1+0x310>
 8000834:	a201      	add	r2, pc, #4	; (adr r2, 800083c <display7SEG1+0x18>)
 8000836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083a:	bf00      	nop
 800083c:	08000865 	.word	0x08000865
 8000840:	080008ad 	.word	0x080008ad
 8000844:	080008f5 	.word	0x080008f5
 8000848:	0800093d 	.word	0x0800093d
 800084c:	08000985 	.word	0x08000985
 8000850:	080009cd 	.word	0x080009cd
 8000854:	08000a15 	.word	0x08000a15
 8000858:	08000a5d 	.word	0x08000a5d
 800085c:	08000aa5 	.word	0x08000aa5
 8000860:	08000aed 	.word	0x08000aed
	switch (num) {
	case 0:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	2101      	movs	r1, #1
 8000868:	48b4      	ldr	r0, [pc, #720]	; (8000b3c <display7SEG1+0x318>)
 800086a:	f001 fa74 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2102      	movs	r1, #2
 8000872:	48b2      	ldr	r0, [pc, #712]	; (8000b3c <display7SEG1+0x318>)
 8000874:	f001 fa6f 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000878:	2200      	movs	r2, #0
 800087a:	2104      	movs	r1, #4
 800087c:	48af      	ldr	r0, [pc, #700]	; (8000b3c <display7SEG1+0x318>)
 800087e:	f001 fa6a 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	2108      	movs	r1, #8
 8000886:	48ad      	ldr	r0, [pc, #692]	; (8000b3c <display7SEG1+0x318>)
 8000888:	f001 fa65 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 800088c:	2200      	movs	r2, #0
 800088e:	2110      	movs	r1, #16
 8000890:	48aa      	ldr	r0, [pc, #680]	; (8000b3c <display7SEG1+0x318>)
 8000892:	f001 fa60 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000896:	2200      	movs	r2, #0
 8000898:	2120      	movs	r1, #32
 800089a:	48a8      	ldr	r0, [pc, #672]	; (8000b3c <display7SEG1+0x318>)
 800089c:	f001 fa5b 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80008a0:	2201      	movs	r2, #1
 80008a2:	2140      	movs	r1, #64	; 0x40
 80008a4:	48a5      	ldr	r0, [pc, #660]	; (8000b3c <display7SEG1+0x318>)
 80008a6:	f001 fa56 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 80008aa:	e143      	b.n	8000b34 <display7SEG1+0x310>
	case 1:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	2101      	movs	r1, #1
 80008b0:	48a2      	ldr	r0, [pc, #648]	; (8000b3c <display7SEG1+0x318>)
 80008b2:	f001 fa50 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2102      	movs	r1, #2
 80008ba:	48a0      	ldr	r0, [pc, #640]	; (8000b3c <display7SEG1+0x318>)
 80008bc:	f001 fa4b 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2104      	movs	r1, #4
 80008c4:	489d      	ldr	r0, [pc, #628]	; (8000b3c <display7SEG1+0x318>)
 80008c6:	f001 fa46 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80008ca:	2201      	movs	r2, #1
 80008cc:	2108      	movs	r1, #8
 80008ce:	489b      	ldr	r0, [pc, #620]	; (8000b3c <display7SEG1+0x318>)
 80008d0:	f001 fa41 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80008d4:	2201      	movs	r2, #1
 80008d6:	2110      	movs	r1, #16
 80008d8:	4898      	ldr	r0, [pc, #608]	; (8000b3c <display7SEG1+0x318>)
 80008da:	f001 fa3c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80008de:	2201      	movs	r2, #1
 80008e0:	2120      	movs	r1, #32
 80008e2:	4896      	ldr	r0, [pc, #600]	; (8000b3c <display7SEG1+0x318>)
 80008e4:	f001 fa37 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	2140      	movs	r1, #64	; 0x40
 80008ec:	4893      	ldr	r0, [pc, #588]	; (8000b3c <display7SEG1+0x318>)
 80008ee:	f001 fa32 	bl	8001d56 <HAL_GPIO_WritePin>

		break;
 80008f2:	e11f      	b.n	8000b34 <display7SEG1+0x310>
	case 2:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //0
 80008f4:	2200      	movs	r2, #0
 80008f6:	2101      	movs	r1, #1
 80008f8:	4890      	ldr	r0, [pc, #576]	; (8000b3c <display7SEG1+0x318>)
 80008fa:	f001 fa2c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //1
 80008fe:	2200      	movs	r2, #0
 8000900:	2102      	movs	r1, #2
 8000902:	488e      	ldr	r0, [pc, #568]	; (8000b3c <display7SEG1+0x318>)
 8000904:	f001 fa27 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET); //2
 8000908:	2201      	movs	r2, #1
 800090a:	2104      	movs	r1, #4
 800090c:	488b      	ldr	r0, [pc, #556]	; (8000b3c <display7SEG1+0x318>)
 800090e:	f001 fa22 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //3
 8000912:	2200      	movs	r2, #0
 8000914:	2108      	movs	r1, #8
 8000916:	4889      	ldr	r0, [pc, #548]	; (8000b3c <display7SEG1+0x318>)
 8000918:	f001 fa1d 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET); //4
 800091c:	2200      	movs	r2, #0
 800091e:	2110      	movs	r1, #16
 8000920:	4886      	ldr	r0, [pc, #536]	; (8000b3c <display7SEG1+0x318>)
 8000922:	f001 fa18 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET); //5
 8000926:	2201      	movs	r2, #1
 8000928:	2120      	movs	r1, #32
 800092a:	4884      	ldr	r0, [pc, #528]	; (8000b3c <display7SEG1+0x318>)
 800092c:	f001 fa13 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //6
 8000930:	2200      	movs	r2, #0
 8000932:	2140      	movs	r1, #64	; 0x40
 8000934:	4881      	ldr	r0, [pc, #516]	; (8000b3c <display7SEG1+0x318>)
 8000936:	f001 fa0e 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 800093a:	e0fb      	b.n	8000b34 <display7SEG1+0x310>
	case 3:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //0
 800093c:	2200      	movs	r2, #0
 800093e:	2101      	movs	r1, #1
 8000940:	487e      	ldr	r0, [pc, #504]	; (8000b3c <display7SEG1+0x318>)
 8000942:	f001 fa08 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //1
 8000946:	2200      	movs	r2, #0
 8000948:	2102      	movs	r1, #2
 800094a:	487c      	ldr	r0, [pc, #496]	; (8000b3c <display7SEG1+0x318>)
 800094c:	f001 fa03 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //2
 8000950:	2200      	movs	r2, #0
 8000952:	2104      	movs	r1, #4
 8000954:	4879      	ldr	r0, [pc, #484]	; (8000b3c <display7SEG1+0x318>)
 8000956:	f001 f9fe 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //3
 800095a:	2200      	movs	r2, #0
 800095c:	2108      	movs	r1, #8
 800095e:	4877      	ldr	r0, [pc, #476]	; (8000b3c <display7SEG1+0x318>)
 8000960:	f001 f9f9 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //4
 8000964:	2201      	movs	r2, #1
 8000966:	2110      	movs	r1, #16
 8000968:	4874      	ldr	r0, [pc, #464]	; (8000b3c <display7SEG1+0x318>)
 800096a:	f001 f9f4 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET); //5
 800096e:	2201      	movs	r2, #1
 8000970:	2120      	movs	r1, #32
 8000972:	4872      	ldr	r0, [pc, #456]	; (8000b3c <display7SEG1+0x318>)
 8000974:	f001 f9ef 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //6
 8000978:	2200      	movs	r2, #0
 800097a:	2140      	movs	r1, #64	; 0x40
 800097c:	486f      	ldr	r0, [pc, #444]	; (8000b3c <display7SEG1+0x318>)
 800097e:	f001 f9ea 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000982:	e0d7      	b.n	8000b34 <display7SEG1+0x310>
	case 4:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET); //0
 8000984:	2201      	movs	r2, #1
 8000986:	2101      	movs	r1, #1
 8000988:	486c      	ldr	r0, [pc, #432]	; (8000b3c <display7SEG1+0x318>)
 800098a:	f001 f9e4 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //1
 800098e:	2200      	movs	r2, #0
 8000990:	2102      	movs	r1, #2
 8000992:	486a      	ldr	r0, [pc, #424]	; (8000b3c <display7SEG1+0x318>)
 8000994:	f001 f9df 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //2
 8000998:	2200      	movs	r2, #0
 800099a:	2104      	movs	r1, #4
 800099c:	4867      	ldr	r0, [pc, #412]	; (8000b3c <display7SEG1+0x318>)
 800099e:	f001 f9da 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET); //3
 80009a2:	2201      	movs	r2, #1
 80009a4:	2108      	movs	r1, #8
 80009a6:	4865      	ldr	r0, [pc, #404]	; (8000b3c <display7SEG1+0x318>)
 80009a8:	f001 f9d5 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //4
 80009ac:	2201      	movs	r2, #1
 80009ae:	2110      	movs	r1, #16
 80009b0:	4862      	ldr	r0, [pc, #392]	; (8000b3c <display7SEG1+0x318>)
 80009b2:	f001 f9d0 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //5
 80009b6:	2200      	movs	r2, #0
 80009b8:	2120      	movs	r1, #32
 80009ba:	4860      	ldr	r0, [pc, #384]	; (8000b3c <display7SEG1+0x318>)
 80009bc:	f001 f9cb 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //6
 80009c0:	2200      	movs	r2, #0
 80009c2:	2140      	movs	r1, #64	; 0x40
 80009c4:	485d      	ldr	r0, [pc, #372]	; (8000b3c <display7SEG1+0x318>)
 80009c6:	f001 f9c6 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 80009ca:	e0b3      	b.n	8000b34 <display7SEG1+0x310>
	case 5:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //0
 80009cc:	2200      	movs	r2, #0
 80009ce:	2101      	movs	r1, #1
 80009d0:	485a      	ldr	r0, [pc, #360]	; (8000b3c <display7SEG1+0x318>)
 80009d2:	f001 f9c0 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET); //1
 80009d6:	2201      	movs	r2, #1
 80009d8:	2102      	movs	r1, #2
 80009da:	4858      	ldr	r0, [pc, #352]	; (8000b3c <display7SEG1+0x318>)
 80009dc:	f001 f9bb 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //2
 80009e0:	2200      	movs	r2, #0
 80009e2:	2104      	movs	r1, #4
 80009e4:	4855      	ldr	r0, [pc, #340]	; (8000b3c <display7SEG1+0x318>)
 80009e6:	f001 f9b6 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //3
 80009ea:	2200      	movs	r2, #0
 80009ec:	2108      	movs	r1, #8
 80009ee:	4853      	ldr	r0, [pc, #332]	; (8000b3c <display7SEG1+0x318>)
 80009f0:	f001 f9b1 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //4
 80009f4:	2201      	movs	r2, #1
 80009f6:	2110      	movs	r1, #16
 80009f8:	4850      	ldr	r0, [pc, #320]	; (8000b3c <display7SEG1+0x318>)
 80009fa:	f001 f9ac 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //5
 80009fe:	2200      	movs	r2, #0
 8000a00:	2120      	movs	r1, #32
 8000a02:	484e      	ldr	r0, [pc, #312]	; (8000b3c <display7SEG1+0x318>)
 8000a04:	f001 f9a7 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //6
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2140      	movs	r1, #64	; 0x40
 8000a0c:	484b      	ldr	r0, [pc, #300]	; (8000b3c <display7SEG1+0x318>)
 8000a0e:	f001 f9a2 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000a12:	e08f      	b.n	8000b34 <display7SEG1+0x310>
	case 6:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //0
 8000a14:	2200      	movs	r2, #0
 8000a16:	2101      	movs	r1, #1
 8000a18:	4848      	ldr	r0, [pc, #288]	; (8000b3c <display7SEG1+0x318>)
 8000a1a:	f001 f99c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET); //1
 8000a1e:	2201      	movs	r2, #1
 8000a20:	2102      	movs	r1, #2
 8000a22:	4846      	ldr	r0, [pc, #280]	; (8000b3c <display7SEG1+0x318>)
 8000a24:	f001 f997 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //2
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2104      	movs	r1, #4
 8000a2c:	4843      	ldr	r0, [pc, #268]	; (8000b3c <display7SEG1+0x318>)
 8000a2e:	f001 f992 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //3
 8000a32:	2200      	movs	r2, #0
 8000a34:	2108      	movs	r1, #8
 8000a36:	4841      	ldr	r0, [pc, #260]	; (8000b3c <display7SEG1+0x318>)
 8000a38:	f001 f98d 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET); //4
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2110      	movs	r1, #16
 8000a40:	483e      	ldr	r0, [pc, #248]	; (8000b3c <display7SEG1+0x318>)
 8000a42:	f001 f988 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //5
 8000a46:	2200      	movs	r2, #0
 8000a48:	2120      	movs	r1, #32
 8000a4a:	483c      	ldr	r0, [pc, #240]	; (8000b3c <display7SEG1+0x318>)
 8000a4c:	f001 f983 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //6
 8000a50:	2200      	movs	r2, #0
 8000a52:	2140      	movs	r1, #64	; 0x40
 8000a54:	4839      	ldr	r0, [pc, #228]	; (8000b3c <display7SEG1+0x318>)
 8000a56:	f001 f97e 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000a5a:	e06b      	b.n	8000b34 <display7SEG1+0x310>
	case 7:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //0
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2101      	movs	r1, #1
 8000a60:	4836      	ldr	r0, [pc, #216]	; (8000b3c <display7SEG1+0x318>)
 8000a62:	f001 f978 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //1
 8000a66:	2200      	movs	r2, #0
 8000a68:	2102      	movs	r1, #2
 8000a6a:	4834      	ldr	r0, [pc, #208]	; (8000b3c <display7SEG1+0x318>)
 8000a6c:	f001 f973 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //2
 8000a70:	2200      	movs	r2, #0
 8000a72:	2104      	movs	r1, #4
 8000a74:	4831      	ldr	r0, [pc, #196]	; (8000b3c <display7SEG1+0x318>)
 8000a76:	f001 f96e 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET); //3
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	2108      	movs	r1, #8
 8000a7e:	482f      	ldr	r0, [pc, #188]	; (8000b3c <display7SEG1+0x318>)
 8000a80:	f001 f969 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //4
 8000a84:	2201      	movs	r2, #1
 8000a86:	2110      	movs	r1, #16
 8000a88:	482c      	ldr	r0, [pc, #176]	; (8000b3c <display7SEG1+0x318>)
 8000a8a:	f001 f964 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET); //5
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2120      	movs	r1, #32
 8000a92:	482a      	ldr	r0, [pc, #168]	; (8000b3c <display7SEG1+0x318>)
 8000a94:	f001 f95f 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET); //6
 8000a98:	2201      	movs	r2, #1
 8000a9a:	2140      	movs	r1, #64	; 0x40
 8000a9c:	4827      	ldr	r0, [pc, #156]	; (8000b3c <display7SEG1+0x318>)
 8000a9e:	f001 f95a 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000aa2:	e047      	b.n	8000b34 <display7SEG1+0x310>
	case 8:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //0
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4824      	ldr	r0, [pc, #144]	; (8000b3c <display7SEG1+0x318>)
 8000aaa:	f001 f954 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //1
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2102      	movs	r1, #2
 8000ab2:	4822      	ldr	r0, [pc, #136]	; (8000b3c <display7SEG1+0x318>)
 8000ab4:	f001 f94f 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //2
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2104      	movs	r1, #4
 8000abc:	481f      	ldr	r0, [pc, #124]	; (8000b3c <display7SEG1+0x318>)
 8000abe:	f001 f94a 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //3
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2108      	movs	r1, #8
 8000ac6:	481d      	ldr	r0, [pc, #116]	; (8000b3c <display7SEG1+0x318>)
 8000ac8:	f001 f945 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET); //4
 8000acc:	2200      	movs	r2, #0
 8000ace:	2110      	movs	r1, #16
 8000ad0:	481a      	ldr	r0, [pc, #104]	; (8000b3c <display7SEG1+0x318>)
 8000ad2:	f001 f940 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //5
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2120      	movs	r1, #32
 8000ada:	4818      	ldr	r0, [pc, #96]	; (8000b3c <display7SEG1+0x318>)
 8000adc:	f001 f93b 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //6
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2140      	movs	r1, #64	; 0x40
 8000ae4:	4815      	ldr	r0, [pc, #84]	; (8000b3c <display7SEG1+0x318>)
 8000ae6:	f001 f936 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000aea:	e023      	b.n	8000b34 <display7SEG1+0x310>
	case 9:
		HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET); //0
 8000aec:	2200      	movs	r2, #0
 8000aee:	2101      	movs	r1, #1
 8000af0:	4812      	ldr	r0, [pc, #72]	; (8000b3c <display7SEG1+0x318>)
 8000af2:	f001 f930 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET); //1
 8000af6:	2200      	movs	r2, #0
 8000af8:	2102      	movs	r1, #2
 8000afa:	4810      	ldr	r0, [pc, #64]	; (8000b3c <display7SEG1+0x318>)
 8000afc:	f001 f92b 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET); //2
 8000b00:	2200      	movs	r2, #0
 8000b02:	2104      	movs	r1, #4
 8000b04:	480d      	ldr	r0, [pc, #52]	; (8000b3c <display7SEG1+0x318>)
 8000b06:	f001 f926 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET); //3
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2108      	movs	r1, #8
 8000b0e:	480b      	ldr	r0, [pc, #44]	; (8000b3c <display7SEG1+0x318>)
 8000b10:	f001 f921 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET); //4
 8000b14:	2201      	movs	r2, #1
 8000b16:	2110      	movs	r1, #16
 8000b18:	4808      	ldr	r0, [pc, #32]	; (8000b3c <display7SEG1+0x318>)
 8000b1a:	f001 f91c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET); //5
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2120      	movs	r1, #32
 8000b22:	4806      	ldr	r0, [pc, #24]	; (8000b3c <display7SEG1+0x318>)
 8000b24:	f001 f917 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET); //6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2140      	movs	r1, #64	; 0x40
 8000b2c:	4803      	ldr	r0, [pc, #12]	; (8000b3c <display7SEG1+0x318>)
 8000b2e:	f001 f912 	bl	8001d56 <HAL_GPIO_WritePin>

		break;
 8000b32:	bf00      	nop
	}
}
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40010c00 	.word	0x40010c00

08000b40 <display7SEG2>:

void display7SEG2(int num) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2b09      	cmp	r3, #9
 8000b4c:	f200 81bc 	bhi.w	8000ec8 <display7SEG2+0x388>
 8000b50:	a201      	add	r2, pc, #4	; (adr r2, 8000b58 <display7SEG2+0x18>)
 8000b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b56:	bf00      	nop
 8000b58:	08000b81 	.word	0x08000b81
 8000b5c:	08000bd5 	.word	0x08000bd5
 8000b60:	08000c29 	.word	0x08000c29
 8000b64:	08000c7d 	.word	0x08000c7d
 8000b68:	08000cd1 	.word	0x08000cd1
 8000b6c:	08000d25 	.word	0x08000d25
 8000b70:	08000d79 	.word	0x08000d79
 8000b74:	08000dcd 	.word	0x08000dcd
 8000b78:	08000e21 	.word	0x08000e21
 8000b7c:	08000e75 	.word	0x08000e75
	switch (num) {
	case 0:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2180      	movs	r1, #128	; 0x80
 8000b84:	48d2      	ldr	r0, [pc, #840]	; (8000ed0 <display7SEG2+0x390>)
 8000b86:	f001 f8e6 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b90:	48cf      	ldr	r0, [pc, #828]	; (8000ed0 <display7SEG2+0x390>)
 8000b92:	f001 f8e0 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b9c:	48cc      	ldr	r0, [pc, #816]	; (8000ed0 <display7SEG2+0x390>)
 8000b9e:	f001 f8da 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ba8:	48c9      	ldr	r0, [pc, #804]	; (8000ed0 <display7SEG2+0x390>)
 8000baa:	f001 f8d4 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, RESET);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bb4:	48c6      	ldr	r0, [pc, #792]	; (8000ed0 <display7SEG2+0x390>)
 8000bb6:	f001 f8ce 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc0:	48c3      	ldr	r0, [pc, #780]	; (8000ed0 <display7SEG2+0x390>)
 8000bc2:	f001 f8c8 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, SET);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bcc:	48c0      	ldr	r0, [pc, #768]	; (8000ed0 <display7SEG2+0x390>)
 8000bce:	f001 f8c2 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000bd2:	e179      	b.n	8000ec8 <display7SEG2+0x388>
	case 1:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, SET);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	2180      	movs	r1, #128	; 0x80
 8000bd8:	48bd      	ldr	r0, [pc, #756]	; (8000ed0 <display7SEG2+0x390>)
 8000bda:	f001 f8bc 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET);
 8000bde:	2200      	movs	r2, #0
 8000be0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000be4:	48ba      	ldr	r0, [pc, #744]	; (8000ed0 <display7SEG2+0x390>)
 8000be6:	f001 f8b6 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET);
 8000bea:	2200      	movs	r2, #0
 8000bec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bf0:	48b7      	ldr	r0, [pc, #732]	; (8000ed0 <display7SEG2+0x390>)
 8000bf2:	f001 f8b0 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, SET);
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bfc:	48b4      	ldr	r0, [pc, #720]	; (8000ed0 <display7SEG2+0x390>)
 8000bfe:	f001 f8aa 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, SET);
 8000c02:	2201      	movs	r2, #1
 8000c04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c08:	48b1      	ldr	r0, [pc, #708]	; (8000ed0 <display7SEG2+0x390>)
 8000c0a:	f001 f8a4 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, SET);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c14:	48ae      	ldr	r0, [pc, #696]	; (8000ed0 <display7SEG2+0x390>)
 8000c16:	f001 f89e 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, SET);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c20:	48ab      	ldr	r0, [pc, #684]	; (8000ed0 <display7SEG2+0x390>)
 8000c22:	f001 f898 	bl	8001d56 <HAL_GPIO_WritePin>

		break;
 8000c26:	e14f      	b.n	8000ec8 <display7SEG2+0x388>
	case 2:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET); //0
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2180      	movs	r1, #128	; 0x80
 8000c2c:	48a8      	ldr	r0, [pc, #672]	; (8000ed0 <display7SEG2+0x390>)
 8000c2e:	f001 f892 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET); //1
 8000c32:	2200      	movs	r2, #0
 8000c34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c38:	48a5      	ldr	r0, [pc, #660]	; (8000ed0 <display7SEG2+0x390>)
 8000c3a:	f001 f88c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, SET); //2
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c44:	48a2      	ldr	r0, [pc, #648]	; (8000ed0 <display7SEG2+0x390>)
 8000c46:	f001 f886 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, RESET); //3
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c50:	489f      	ldr	r0, [pc, #636]	; (8000ed0 <display7SEG2+0x390>)
 8000c52:	f001 f880 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, RESET); //4
 8000c56:	2200      	movs	r2, #0
 8000c58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c5c:	489c      	ldr	r0, [pc, #624]	; (8000ed0 <display7SEG2+0x390>)
 8000c5e:	f001 f87a 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, SET); //5
 8000c62:	2201      	movs	r2, #1
 8000c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c68:	4899      	ldr	r0, [pc, #612]	; (8000ed0 <display7SEG2+0x390>)
 8000c6a:	f001 f874 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, RESET); //6
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c74:	4896      	ldr	r0, [pc, #600]	; (8000ed0 <display7SEG2+0x390>)
 8000c76:	f001 f86e 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000c7a:	e125      	b.n	8000ec8 <display7SEG2+0x388>
	case 3:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET); //0
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2180      	movs	r1, #128	; 0x80
 8000c80:	4893      	ldr	r0, [pc, #588]	; (8000ed0 <display7SEG2+0x390>)
 8000c82:	f001 f868 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET); //1
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c8c:	4890      	ldr	r0, [pc, #576]	; (8000ed0 <display7SEG2+0x390>)
 8000c8e:	f001 f862 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET); //2
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c98:	488d      	ldr	r0, [pc, #564]	; (8000ed0 <display7SEG2+0x390>)
 8000c9a:	f001 f85c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, RESET); //3
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ca4:	488a      	ldr	r0, [pc, #552]	; (8000ed0 <display7SEG2+0x390>)
 8000ca6:	f001 f856 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, SET); //4
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb0:	4887      	ldr	r0, [pc, #540]	; (8000ed0 <display7SEG2+0x390>)
 8000cb2:	f001 f850 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, SET); //5
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cbc:	4884      	ldr	r0, [pc, #528]	; (8000ed0 <display7SEG2+0x390>)
 8000cbe:	f001 f84a 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, RESET); //6
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc8:	4881      	ldr	r0, [pc, #516]	; (8000ed0 <display7SEG2+0x390>)
 8000cca:	f001 f844 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000cce:	e0fb      	b.n	8000ec8 <display7SEG2+0x388>
	case 4:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, SET); //0
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	2180      	movs	r1, #128	; 0x80
 8000cd4:	487e      	ldr	r0, [pc, #504]	; (8000ed0 <display7SEG2+0x390>)
 8000cd6:	f001 f83e 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET); //1
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce0:	487b      	ldr	r0, [pc, #492]	; (8000ed0 <display7SEG2+0x390>)
 8000ce2:	f001 f838 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET); //2
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cec:	4878      	ldr	r0, [pc, #480]	; (8000ed0 <display7SEG2+0x390>)
 8000cee:	f001 f832 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, SET); //3
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cf8:	4875      	ldr	r0, [pc, #468]	; (8000ed0 <display7SEG2+0x390>)
 8000cfa:	f001 f82c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, SET); //4
 8000cfe:	2201      	movs	r2, #1
 8000d00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d04:	4872      	ldr	r0, [pc, #456]	; (8000ed0 <display7SEG2+0x390>)
 8000d06:	f001 f826 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, RESET); //5
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d10:	486f      	ldr	r0, [pc, #444]	; (8000ed0 <display7SEG2+0x390>)
 8000d12:	f001 f820 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, RESET); //6
 8000d16:	2200      	movs	r2, #0
 8000d18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d1c:	486c      	ldr	r0, [pc, #432]	; (8000ed0 <display7SEG2+0x390>)
 8000d1e:	f001 f81a 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000d22:	e0d1      	b.n	8000ec8 <display7SEG2+0x388>
	case 5:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET); //0
 8000d24:	2200      	movs	r2, #0
 8000d26:	2180      	movs	r1, #128	; 0x80
 8000d28:	4869      	ldr	r0, [pc, #420]	; (8000ed0 <display7SEG2+0x390>)
 8000d2a:	f001 f814 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, SET);   //1
 8000d2e:	2201      	movs	r2, #1
 8000d30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d34:	4866      	ldr	r0, [pc, #408]	; (8000ed0 <display7SEG2+0x390>)
 8000d36:	f001 f80e 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET); //2
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d40:	4863      	ldr	r0, [pc, #396]	; (8000ed0 <display7SEG2+0x390>)
 8000d42:	f001 f808 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, RESET); //3
 8000d46:	2200      	movs	r2, #0
 8000d48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d4c:	4860      	ldr	r0, [pc, #384]	; (8000ed0 <display7SEG2+0x390>)
 8000d4e:	f001 f802 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, SET);   //4
 8000d52:	2201      	movs	r2, #1
 8000d54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d58:	485d      	ldr	r0, [pc, #372]	; (8000ed0 <display7SEG2+0x390>)
 8000d5a:	f000 fffc 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, RESET); //5
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d64:	485a      	ldr	r0, [pc, #360]	; (8000ed0 <display7SEG2+0x390>)
 8000d66:	f000 fff6 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, RESET); //6
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d70:	4857      	ldr	r0, [pc, #348]	; (8000ed0 <display7SEG2+0x390>)
 8000d72:	f000 fff0 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000d76:	e0a7      	b.n	8000ec8 <display7SEG2+0x388>
	case 6:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET); //0
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2180      	movs	r1, #128	; 0x80
 8000d7c:	4854      	ldr	r0, [pc, #336]	; (8000ed0 <display7SEG2+0x390>)
 8000d7e:	f000 ffea 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, SET);   //1
 8000d82:	2201      	movs	r2, #1
 8000d84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d88:	4851      	ldr	r0, [pc, #324]	; (8000ed0 <display7SEG2+0x390>)
 8000d8a:	f000 ffe4 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET); //2
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d94:	484e      	ldr	r0, [pc, #312]	; (8000ed0 <display7SEG2+0x390>)
 8000d96:	f000 ffde 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, RESET); //3
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000da0:	484b      	ldr	r0, [pc, #300]	; (8000ed0 <display7SEG2+0x390>)
 8000da2:	f000 ffd8 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, RESET); //4
 8000da6:	2200      	movs	r2, #0
 8000da8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dac:	4848      	ldr	r0, [pc, #288]	; (8000ed0 <display7SEG2+0x390>)
 8000dae:	f000 ffd2 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, RESET); //5
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db8:	4845      	ldr	r0, [pc, #276]	; (8000ed0 <display7SEG2+0x390>)
 8000dba:	f000 ffcc 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, RESET); //6
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc4:	4842      	ldr	r0, [pc, #264]	; (8000ed0 <display7SEG2+0x390>)
 8000dc6:	f000 ffc6 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000dca:	e07d      	b.n	8000ec8 <display7SEG2+0x388>
	case 7:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET); //0
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2180      	movs	r1, #128	; 0x80
 8000dd0:	483f      	ldr	r0, [pc, #252]	; (8000ed0 <display7SEG2+0x390>)
 8000dd2:	f000 ffc0 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET); //1
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ddc:	483c      	ldr	r0, [pc, #240]	; (8000ed0 <display7SEG2+0x390>)
 8000dde:	f000 ffba 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET); //2
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de8:	4839      	ldr	r0, [pc, #228]	; (8000ed0 <display7SEG2+0x390>)
 8000dea:	f000 ffb4 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, SET);   //3
 8000dee:	2201      	movs	r2, #1
 8000df0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000df4:	4836      	ldr	r0, [pc, #216]	; (8000ed0 <display7SEG2+0x390>)
 8000df6:	f000 ffae 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, SET);   //4
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e00:	4833      	ldr	r0, [pc, #204]	; (8000ed0 <display7SEG2+0x390>)
 8000e02:	f000 ffa8 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, SET);   //5
 8000e06:	2201      	movs	r2, #1
 8000e08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e0c:	4830      	ldr	r0, [pc, #192]	; (8000ed0 <display7SEG2+0x390>)
 8000e0e:	f000 ffa2 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, SET);   //6
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e18:	482d      	ldr	r0, [pc, #180]	; (8000ed0 <display7SEG2+0x390>)
 8000e1a:	f000 ff9c 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000e1e:	e053      	b.n	8000ec8 <display7SEG2+0x388>
	case 8:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET); //0
 8000e20:	2200      	movs	r2, #0
 8000e22:	2180      	movs	r1, #128	; 0x80
 8000e24:	482a      	ldr	r0, [pc, #168]	; (8000ed0 <display7SEG2+0x390>)
 8000e26:	f000 ff96 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET); //1
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e30:	4827      	ldr	r0, [pc, #156]	; (8000ed0 <display7SEG2+0x390>)
 8000e32:	f000 ff90 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET); //2
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e3c:	4824      	ldr	r0, [pc, #144]	; (8000ed0 <display7SEG2+0x390>)
 8000e3e:	f000 ff8a 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, RESET); //3
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e48:	4821      	ldr	r0, [pc, #132]	; (8000ed0 <display7SEG2+0x390>)
 8000e4a:	f000 ff84 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, RESET); //4
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e54:	481e      	ldr	r0, [pc, #120]	; (8000ed0 <display7SEG2+0x390>)
 8000e56:	f000 ff7e 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, RESET); //5
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e60:	481b      	ldr	r0, [pc, #108]	; (8000ed0 <display7SEG2+0x390>)
 8000e62:	f000 ff78 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, RESET); //6
 8000e66:	2200      	movs	r2, #0
 8000e68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6c:	4818      	ldr	r0, [pc, #96]	; (8000ed0 <display7SEG2+0x390>)
 8000e6e:	f000 ff72 	bl	8001d56 <HAL_GPIO_WritePin>
		break;
 8000e72:	e029      	b.n	8000ec8 <display7SEG2+0x388>
	case 9:
		HAL_GPIO_WritePin(SEG0_R_GPIO_Port, SEG0_R_Pin, RESET); //0
 8000e74:	2200      	movs	r2, #0
 8000e76:	2180      	movs	r1, #128	; 0x80
 8000e78:	4815      	ldr	r0, [pc, #84]	; (8000ed0 <display7SEG2+0x390>)
 8000e7a:	f000 ff6c 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_R_GPIO_Port, SEG1_R_Pin, RESET); //1
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e84:	4812      	ldr	r0, [pc, #72]	; (8000ed0 <display7SEG2+0x390>)
 8000e86:	f000 ff66 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_R_GPIO_Port, SEG2_R_Pin, RESET); //2
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e90:	480f      	ldr	r0, [pc, #60]	; (8000ed0 <display7SEG2+0x390>)
 8000e92:	f000 ff60 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_R_GPIO_Port, SEG3_R_Pin, RESET); //3
 8000e96:	2200      	movs	r2, #0
 8000e98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e9c:	480c      	ldr	r0, [pc, #48]	; (8000ed0 <display7SEG2+0x390>)
 8000e9e:	f000 ff5a 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_R_GPIO_Port, SEG4_R_Pin, SET); //4
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ea8:	4809      	ldr	r0, [pc, #36]	; (8000ed0 <display7SEG2+0x390>)
 8000eaa:	f000 ff54 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_R_GPIO_Port, SEG5_R_Pin, RESET); //5
 8000eae:	2200      	movs	r2, #0
 8000eb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eb4:	4806      	ldr	r0, [pc, #24]	; (8000ed0 <display7SEG2+0x390>)
 8000eb6:	f000 ff4e 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_R_GPIO_Port, SEG6_R_Pin, RESET); //6
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec0:	4803      	ldr	r0, [pc, #12]	; (8000ed0 <display7SEG2+0x390>)
 8000ec2:	f000 ff48 	bl	8001d56 <HAL_GPIO_WritePin>

		break;
 8000ec6:	bf00      	nop
	}
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40010c00 	.word	0x40010c00

08000ed4 <display7SEGEN>:

void display7SEGEN(int num) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	switch (EN) {
 8000edc:	4b27      	ldr	r3, [pc, #156]	; (8000f7c <display7SEGEN+0xa8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d002      	beq.n	8000eea <display7SEGEN+0x16>
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d011      	beq.n	8000f0c <display7SEGEN+0x38>
		display7SEG1(num / 10);
		display7SEG2(num % 10);
		break;
	}

}
 8000ee8:	e043      	b.n	8000f72 <display7SEGEN+0x9e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2140      	movs	r1, #64	; 0x40
 8000eee:	4824      	ldr	r0, [pc, #144]	; (8000f80 <display7SEGEN+0xac>)
 8000ef0:	f000 ff31 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2180      	movs	r1, #128	; 0x80
 8000ef8:	4821      	ldr	r0, [pc, #132]	; (8000f80 <display7SEGEN+0xac>)
 8000efa:	f000 ff2c 	bl	8001d56 <HAL_GPIO_WritePin>
		display7SEG1(0);
 8000efe:	2000      	movs	r0, #0
 8000f00:	f7ff fc90 	bl	8000824 <display7SEG1>
		display7SEG2(num);
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f7ff fe1b 	bl	8000b40 <display7SEG2>
		break;
 8000f0a:	e032      	b.n	8000f72 <display7SEGEN+0x9e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	2140      	movs	r1, #64	; 0x40
 8000f10:	481b      	ldr	r0, [pc, #108]	; (8000f80 <display7SEGEN+0xac>)
 8000f12:	f000 ff20 	bl	8001d56 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	4819      	ldr	r0, [pc, #100]	; (8000f80 <display7SEGEN+0xac>)
 8000f1c:	f000 ff1b 	bl	8001d56 <HAL_GPIO_WritePin>
		if (num >= 100) {
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b63      	cmp	r3, #99	; 0x63
 8000f24:	dd0b      	ble.n	8000f3e <display7SEGEN+0x6a>
			num = num % 100;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a16      	ldr	r2, [pc, #88]	; (8000f84 <display7SEGEN+0xb0>)
 8000f2a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f2e:	1151      	asrs	r1, r2, #5
 8000f30:	17da      	asrs	r2, r3, #31
 8000f32:	1a8a      	subs	r2, r1, r2
 8000f34:	2164      	movs	r1, #100	; 0x64
 8000f36:	fb01 f202 	mul.w	r2, r1, r2
 8000f3a:	1a9b      	subs	r3, r3, r2
 8000f3c:	607b      	str	r3, [r7, #4]
		display7SEG1(num / 10);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a11      	ldr	r2, [pc, #68]	; (8000f88 <display7SEGEN+0xb4>)
 8000f42:	fb82 1203 	smull	r1, r2, r2, r3
 8000f46:	1092      	asrs	r2, r2, #2
 8000f48:	17db      	asrs	r3, r3, #31
 8000f4a:	1ad3      	subs	r3, r2, r3
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fc69 	bl	8000824 <display7SEG1>
		display7SEG2(num % 10);
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	4b0c      	ldr	r3, [pc, #48]	; (8000f88 <display7SEGEN+0xb4>)
 8000f56:	fb83 1302 	smull	r1, r3, r3, r2
 8000f5a:	1099      	asrs	r1, r3, #2
 8000f5c:	17d3      	asrs	r3, r2, #31
 8000f5e:	1ac9      	subs	r1, r1, r3
 8000f60:	460b      	mov	r3, r1
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	440b      	add	r3, r1
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	1ad1      	subs	r1, r2, r3
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	f7ff fde8 	bl	8000b40 <display7SEG2>
		break;
 8000f70:	bf00      	nop
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000084 	.word	0x20000084
 8000f80:	40010800 	.word	0x40010800
 8000f84:	51eb851f 	.word	0x51eb851f
 8000f88:	66666667 	.word	0x66666667

08000f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f90:	f000 fbe0 	bl	8001754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f94:	f000 f822 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f98:	f000 f8a8 	bl	80010ec <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f9c:	f000 f85a 	bl	8001054 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8000fa0:	480b      	ldr	r0, [pc, #44]	; (8000fd0 <main+0x44>)
 8000fa2:	f001 fb35 	bl	8002610 <HAL_TIM_Base_Start_IT>
	status = INIT;
 8000fa6:	4b0b      	ldr	r3, [pc, #44]	; (8000fd4 <main+0x48>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	601a      	str	r2, [r3, #0]

	EN=0;
 8000fac:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <main+0x4c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
	//SETUP
	setTimer1(1);
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f000 f91c 	bl	80011f0 <setTimer1>
	setTimer2(1);
 8000fb8:	2001      	movs	r0, #1
 8000fba:	f000 f92d 	bl	8001218 <setTimer2>
	setTimer3(1);
 8000fbe:	2001      	movs	r0, #1
 8000fc0:	f000 f93e 	bl	8001240 <setTimer3>
//		if (button_flag[0] == 1 || button_flag[1]== 1
//				|| button_flag[0] == 1) {
//			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
//		}

		fsm_automatic_run();
 8000fc4:	f7ff f97a 	bl	80002bc <fsm_automatic_run>
		fsm_manual_run();
 8000fc8:	f7ff fafe 	bl	80005c8 <fsm_manual_run>
		fsm_automatic_run();
 8000fcc:	e7fa      	b.n	8000fc4 <main+0x38>
 8000fce:	bf00      	nop
 8000fd0:	200000a4 	.word	0x200000a4
 8000fd4:	20000080 	.word	0x20000080
 8000fd8:	20000084 	.word	0x20000084

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b090      	sub	sp, #64	; 0x40
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0318 	add.w	r3, r7, #24
 8000fe6:	2228      	movs	r2, #40	; 0x28
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 fec0 	bl	8002d70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
 8000ffc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001002:	2301      	movs	r3, #1
 8001004:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001006:	2310      	movs	r3, #16
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800100a:	2300      	movs	r3, #0
 800100c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100e:	f107 0318 	add.w	r3, r7, #24
 8001012:	4618      	mov	r0, r3
 8001014:	f000 fed0 	bl	8001db8 <HAL_RCC_OscConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800101e:	f000 f8e1 	bl	80011e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001022:	230f      	movs	r3, #15
 8001024:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001026:	2300      	movs	r3, #0
 8001028:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f001 f93c 	bl	80022b8 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001046:	f000 f8cd 	bl	80011e4 <Error_Handler>
  }
}
 800104a:	bf00      	nop
 800104c:	3740      	adds	r7, #64	; 0x40
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	463b      	mov	r3, r7
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001070:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001072:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001076:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001078:	4b1b      	ldr	r3, [pc, #108]	; (80010e8 <MX_TIM2_Init+0x94>)
 800107a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800107e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001080:	4b19      	ldr	r3, [pc, #100]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001086:	4b18      	ldr	r3, [pc, #96]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001088:	2209      	movs	r2, #9
 800108a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <MX_TIM2_Init+0x94>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <MX_TIM2_Init+0x94>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001098:	4813      	ldr	r0, [pc, #76]	; (80010e8 <MX_TIM2_Init+0x94>)
 800109a:	f001 fa69 	bl	8002570 <HAL_TIM_Base_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010a4:	f000 f89e 	bl	80011e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	4619      	mov	r1, r3
 80010b4:	480c      	ldr	r0, [pc, #48]	; (80010e8 <MX_TIM2_Init+0x94>)
 80010b6:	f001 fbe7 	bl	8002888 <HAL_TIM_ConfigClockSource>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010c0:	f000 f890 	bl	80011e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010cc:	463b      	mov	r3, r7
 80010ce:	4619      	mov	r1, r3
 80010d0:	4805      	ldr	r0, [pc, #20]	; (80010e8 <MX_TIM2_Init+0x94>)
 80010d2:	f001 fdbf 	bl	8002c54 <HAL_TIMEx_MasterConfigSynchronization>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010dc:	f000 f882 	bl	80011e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010e0:	bf00      	nop
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	200000a4 	.word	0x200000a4

080010ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001100:	4b2f      	ldr	r3, [pc, #188]	; (80011c0 <MX_GPIO_Init+0xd4>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	4a2e      	ldr	r2, [pc, #184]	; (80011c0 <MX_GPIO_Init+0xd4>)
 8001106:	f043 0304 	orr.w	r3, r3, #4
 800110a:	6193      	str	r3, [r2, #24]
 800110c:	4b2c      	ldr	r3, [pc, #176]	; (80011c0 <MX_GPIO_Init+0xd4>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	f003 0304 	and.w	r3, r3, #4
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001118:	4b29      	ldr	r3, [pc, #164]	; (80011c0 <MX_GPIO_Init+0xd4>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	4a28      	ldr	r2, [pc, #160]	; (80011c0 <MX_GPIO_Init+0xd4>)
 800111e:	f043 0308 	orr.w	r3, r3, #8
 8001122:	6193      	str	r3, [r2, #24]
 8001124:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <MX_GPIO_Init+0xd4>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	603b      	str	r3, [r7, #0]
 800112e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin|EN0_Pin|EN1_Pin
 8001130:	2200      	movs	r2, #0
 8001132:	f643 71e2 	movw	r1, #16354	; 0x3fe2
 8001136:	4823      	ldr	r0, [pc, #140]	; (80011c4 <MX_GPIO_Init+0xd8>)
 8001138:	f000 fe0d 	bl	8001d56 <HAL_GPIO_WritePin>
                          |R1_Pin|Y1_Pin|G1_Pin|R2_Pin
                          |Y2_Pin|G2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_R_Pin
 800113c:	2200      	movs	r2, #0
 800113e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001142:	4821      	ldr	r0, [pc, #132]	; (80011c8 <MX_GPIO_Init+0xdc>)
 8001144:	f000 fe07 	bl	8001d56 <HAL_GPIO_WritePin>
                          |SEG1_R_Pin|SEG2_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_Pin EN0_Pin EN1_Pin R1_Pin
                           Y1_Pin G1_Pin R2_Pin Y2_Pin
                           G2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|EN0_Pin|EN1_Pin|R1_Pin
 8001148:	f643 73c2 	movw	r3, #16322	; 0x3fc2
 800114c:	60bb      	str	r3, [r7, #8]
                          |Y1_Pin|G1_Pin|R2_Pin|Y2_Pin
                          |G2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114e:	2301      	movs	r3, #1
 8001150:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001156:	2302      	movs	r3, #2
 8001158:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115a:	f107 0308 	add.w	r3, r7, #8
 800115e:	4619      	mov	r1, r3
 8001160:	4818      	ldr	r0, [pc, #96]	; (80011c4 <MX_GPIO_Init+0xd8>)
 8001162:	f000 fc67 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin|BTN3_Pin;
 8001166:	231c      	movs	r3, #28
 8001168:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800116e:	2301      	movs	r3, #1
 8001170:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001172:	f107 0308 	add.w	r3, r7, #8
 8001176:	4619      	mov	r1, r3
 8001178:	4812      	ldr	r0, [pc, #72]	; (80011c4 <MX_GPIO_Init+0xd8>)
 800117a:	f000 fc5b 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800117e:	2320      	movs	r3, #32
 8001180:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001182:	2301      	movs	r3, #1
 8001184:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001186:	2301      	movs	r3, #1
 8001188:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800118a:	2302      	movs	r3, #2
 800118c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800118e:	f107 0308 	add.w	r3, r7, #8
 8001192:	4619      	mov	r1, r3
 8001194:	480b      	ldr	r0, [pc, #44]	; (80011c4 <MX_GPIO_Init+0xd8>)
 8001196:	f000 fc4d 	bl	8001a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_R_Pin
                           SEG4_R_Pin SEG5_R_Pin SEG6_R_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin SEG0_R_Pin
                           SEG1_R_Pin SEG2_R_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_R_Pin
 800119a:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800119e:	60bb      	str	r3, [r7, #8]
                          |SEG4_R_Pin|SEG5_R_Pin|SEG6_R_Pin|SEG3_Pin
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|SEG0_R_Pin
                          |SEG1_R_Pin|SEG2_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a0:	2301      	movs	r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a8:	2302      	movs	r3, #2
 80011aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ac:	f107 0308 	add.w	r3, r7, #8
 80011b0:	4619      	mov	r1, r3
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_GPIO_Init+0xdc>)
 80011b4:	f000 fc3e 	bl	8001a34 <HAL_GPIO_Init>

}
 80011b8:	bf00      	nop
 80011ba:	3718      	adds	r7, #24
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40010800 	.word	0x40010800
 80011c8:	40010c00 	.word	0x40010c00

080011cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	timerRun();
 80011d4:	f000 f848 	bl	8001268 <timerRun>
	getKeyInput();
 80011d8:	f7fe ffd2 	bl	8000180 <getKeyInput>
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e8:	b672      	cpsid	i
}
 80011ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80011ec:	e7fe      	b.n	80011ec <Error_Handler+0x8>
	...

080011f0 <setTimer1>:
int timer2_counter=0;
int timer2_flag=0;
int timer3_counter=0;
int timer3_flag=0;

void setTimer1(int duration) {
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 80011f8:	4a05      	ldr	r2, [pc, #20]	; (8001210 <setTimer1+0x20>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80011fe:	4b05      	ldr	r3, [pc, #20]	; (8001214 <setTimer1+0x24>)
 8001200:	2200      	movs	r2, #0
 8001202:	601a      	str	r2, [r3, #0]
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000088 	.word	0x20000088
 8001214:	2000008c 	.word	0x2000008c

08001218 <setTimer2>:
void setTimer2(int duration) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8001220:	4a05      	ldr	r2, [pc, #20]	; (8001238 <setTimer2+0x20>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001226:	4b05      	ldr	r3, [pc, #20]	; (800123c <setTimer2+0x24>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	bc80      	pop	{r7}
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	20000090 	.word	0x20000090
 800123c:	20000094 	.word	0x20000094

08001240 <setTimer3>:
void setTimer3(int duration){
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	timer3_counter=duration;
 8001248:	4a05      	ldr	r2, [pc, #20]	; (8001260 <setTimer3+0x20>)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 800124e:	4b05      	ldr	r3, [pc, #20]	; (8001264 <setTimer3+0x24>)
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000098 	.word	0x20000098
 8001264:	2000009c 	.word	0x2000009c

08001268 <timerRun>:

void timerRun() {
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 800126c:	4b19      	ldr	r3, [pc, #100]	; (80012d4 <timerRun+0x6c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	dd0b      	ble.n	800128c <timerRun+0x24>
		timer1_counter--;
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <timerRun+0x6c>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3b01      	subs	r3, #1
 800127a:	4a16      	ldr	r2, [pc, #88]	; (80012d4 <timerRun+0x6c>)
 800127c:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <timerRun+0x6c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	dc02      	bgt.n	800128c <timerRun+0x24>
			timer1_flag = 1;
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <timerRun+0x70>)
 8001288:	2201      	movs	r2, #1
 800128a:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0) {
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <timerRun+0x74>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	dd0b      	ble.n	80012ac <timerRun+0x44>
		timer2_counter--;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <timerRun+0x74>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	3b01      	subs	r3, #1
 800129a:	4a10      	ldr	r2, [pc, #64]	; (80012dc <timerRun+0x74>)
 800129c:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 800129e:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <timerRun+0x74>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	dc02      	bgt.n	80012ac <timerRun+0x44>
			timer2_flag = 1;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <timerRun+0x78>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	601a      	str	r2, [r3, #0]
		}
	}
		if (timer3_counter > 0) {
 80012ac:	4b0d      	ldr	r3, [pc, #52]	; (80012e4 <timerRun+0x7c>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	dd0b      	ble.n	80012cc <timerRun+0x64>
			timer3_counter--;
 80012b4:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <timerRun+0x7c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	3b01      	subs	r3, #1
 80012ba:	4a0a      	ldr	r2, [pc, #40]	; (80012e4 <timerRun+0x7c>)
 80012bc:	6013      	str	r3, [r2, #0]
			if (timer3_counter <= 0) {
 80012be:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <timerRun+0x7c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	dc02      	bgt.n	80012cc <timerRun+0x64>
				timer3_flag = 1;
 80012c6:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <timerRun+0x80>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]
			}
		}
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	20000088 	.word	0x20000088
 80012d8:	2000008c 	.word	0x2000008c
 80012dc:	20000090 	.word	0x20000090
 80012e0:	20000094 	.word	0x20000094
 80012e4:	20000098 	.word	0x20000098
 80012e8:	2000009c 	.word	0x2000009c

080012ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <HAL_MspInit+0x5c>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	4a14      	ldr	r2, [pc, #80]	; (8001348 <HAL_MspInit+0x5c>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6193      	str	r3, [r2, #24]
 80012fe:	4b12      	ldr	r3, [pc, #72]	; (8001348 <HAL_MspInit+0x5c>)
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800130a:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <HAL_MspInit+0x5c>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	4a0e      	ldr	r2, [pc, #56]	; (8001348 <HAL_MspInit+0x5c>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001314:	61d3      	str	r3, [r2, #28]
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <HAL_MspInit+0x5c>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001322:	4b0a      	ldr	r3, [pc, #40]	; (800134c <HAL_MspInit+0x60>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	4a04      	ldr	r2, [pc, #16]	; (800134c <HAL_MspInit+0x60>)
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800133e:	bf00      	nop
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	40021000 	.word	0x40021000
 800134c:	40010000 	.word	0x40010000

08001350 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001360:	d113      	bne.n	800138a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001362:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <HAL_TIM_Base_MspInit+0x44>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	4a0b      	ldr	r2, [pc, #44]	; (8001394 <HAL_TIM_Base_MspInit+0x44>)
 8001368:	f043 0301 	orr.w	r3, r3, #1
 800136c:	61d3      	str	r3, [r2, #28]
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <HAL_TIM_Base_MspInit+0x44>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800137a:	2200      	movs	r2, #0
 800137c:	2100      	movs	r1, #0
 800137e:	201c      	movs	r0, #28
 8001380:	f000 fb21 	bl	80019c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001384:	201c      	movs	r0, #28
 8001386:	f000 fb3a 	bl	80019fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000

08001398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800139c:	e7fe      	b.n	800139c <NMI_Handler+0x4>

0800139e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800139e:	b480      	push	{r7}
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a2:	e7fe      	b.n	80013a2 <HardFault_Handler+0x4>

080013a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <MemManage_Handler+0x4>

080013aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ae:	e7fe      	b.n	80013ae <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	e7fe      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr

080013c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr

080013ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr

080013da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013de:	f000 f9ff 	bl	80017e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80013ec:	4802      	ldr	r0, [pc, #8]	; (80013f8 <TIM2_IRQHandler+0x10>)
 80013ee:	f001 f95b 	bl	80026a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200000a4 	.word	0x200000a4

080013fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr

08001408 <led_red_and_green>:

#include "traffic_light.h"
#include "software_timer.h"
#include "main.h"
int tmp = 0;
void led_red_and_green() {
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
	//On 2
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 800140c:	2201      	movs	r2, #1
 800140e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001412:	4811      	ldr	r0, [pc, #68]	; (8001458 <led_red_and_green+0x50>)
 8001414:	f000 fc9f 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, SET);
 8001418:	2201      	movs	r2, #1
 800141a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800141e:	480e      	ldr	r0, [pc, #56]	; (8001458 <led_red_and_green+0x50>)
 8001420:	f000 fc99 	bl	8001d56 <HAL_GPIO_WritePin>

	//Off 4
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800142a:	480b      	ldr	r0, [pc, #44]	; (8001458 <led_red_and_green+0x50>)
 800142c:	f000 fc93 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <led_red_and_green+0x50>)
 8001438:	f000 fc8d 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <led_red_and_green+0x50>)
 8001444:	f000 fc87 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800144e:	4802      	ldr	r0, [pc, #8]	; (8001458 <led_red_and_green+0x50>)
 8001450:	f000 fc81 	bl	8001d56 <HAL_GPIO_WritePin>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40010800 	.word	0x40010800

0800145c <led_red_and_yellow>:

void led_red_and_yellow() {
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	//ON 2
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
 8001460:	2201      	movs	r2, #1
 8001462:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001466:	4811      	ldr	r0, [pc, #68]	; (80014ac <led_red_and_yellow+0x50>)
 8001468:	f000 fc75 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, SET);
 800146c:	2201      	movs	r2, #1
 800146e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001472:	480e      	ldr	r0, [pc, #56]	; (80014ac <led_red_and_yellow+0x50>)
 8001474:	f000 fc6f 	bl	8001d56 <HAL_GPIO_WritePin>

	//0FF 4
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 8001478:	2200      	movs	r2, #0
 800147a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800147e:	480b      	ldr	r0, [pc, #44]	; (80014ac <led_red_and_yellow+0x50>)
 8001480:	f000 fc69 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 8001484:	2200      	movs	r2, #0
 8001486:	f44f 7100 	mov.w	r1, #512	; 0x200
 800148a:	4808      	ldr	r0, [pc, #32]	; (80014ac <led_red_and_yellow+0x50>)
 800148c:	f000 fc63 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001496:	4805      	ldr	r0, [pc, #20]	; (80014ac <led_red_and_yellow+0x50>)
 8001498:	f000 fc5d 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, RESET);
 800149c:	2200      	movs	r2, #0
 800149e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014a2:	4802      	ldr	r0, [pc, #8]	; (80014ac <led_red_and_yellow+0x50>)
 80014a4:	f000 fc57 	bl	8001d56 <HAL_GPIO_WritePin>

}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40010800 	.word	0x40010800

080014b0 <led_green_and_red>:

void led_green_and_red() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	//ON 2
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
 80014b4:	2201      	movs	r2, #1
 80014b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ba:	4811      	ldr	r0, [pc, #68]	; (8001500 <led_green_and_red+0x50>)
 80014bc:	f000 fc4b 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, SET);
 80014c0:	2201      	movs	r2, #1
 80014c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014c6:	480e      	ldr	r0, [pc, #56]	; (8001500 <led_green_and_red+0x50>)
 80014c8:	f000 fc45 	bl	8001d56 <HAL_GPIO_WritePin>

	//0FF 4
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014d2:	480b      	ldr	r0, [pc, #44]	; (8001500 <led_green_and_red+0x50>)
 80014d4:	f000 fc3f 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014de:	4808      	ldr	r0, [pc, #32]	; (8001500 <led_green_and_red+0x50>)
 80014e0:	f000 fc39 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ea:	4805      	ldr	r0, [pc, #20]	; (8001500 <led_green_and_red+0x50>)
 80014ec:	f000 fc33 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, RESET);
 80014f0:	2200      	movs	r2, #0
 80014f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014f6:	4802      	ldr	r0, [pc, #8]	; (8001500 <led_green_and_red+0x50>)
 80014f8:	f000 fc2d 	bl	8001d56 <HAL_GPIO_WritePin>

}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40010800 	.word	0x40010800

08001504 <led_yellow_and_red>:

void led_yellow_and_red() {
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	//ON 2
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
 8001508:	2201      	movs	r2, #1
 800150a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800150e:	4811      	ldr	r0, [pc, #68]	; (8001554 <led_yellow_and_red+0x50>)
 8001510:	f000 fc21 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, SET);
 8001514:	2201      	movs	r2, #1
 8001516:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800151a:	480e      	ldr	r0, [pc, #56]	; (8001554 <led_yellow_and_red+0x50>)
 800151c:	f000 fc1b 	bl	8001d56 <HAL_GPIO_WritePin>

	//0FF 4
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 8001520:	2200      	movs	r2, #0
 8001522:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001526:	480b      	ldr	r0, [pc, #44]	; (8001554 <led_yellow_and_red+0x50>)
 8001528:	f000 fc15 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001532:	4808      	ldr	r0, [pc, #32]	; (8001554 <led_yellow_and_red+0x50>)
 8001534:	f000 fc0f 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800153e:	4805      	ldr	r0, [pc, #20]	; (8001554 <led_yellow_and_red+0x50>)
 8001540:	f000 fc09 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, RESET);
 8001544:	2200      	movs	r2, #0
 8001546:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800154a:	4802      	ldr	r0, [pc, #8]	; (8001554 <led_yellow_and_red+0x50>)
 800154c:	f000 fc03 	bl	8001d56 <HAL_GPIO_WritePin>

}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40010800 	.word	0x40010800

08001558 <led_init>:

void led_init() {
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 800155c:	2200      	movs	r2, #0
 800155e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001562:	4811      	ldr	r0, [pc, #68]	; (80015a8 <led_init+0x50>)
 8001564:	f000 fbf7 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800156e:	480e      	ldr	r0, [pc, #56]	; (80015a8 <led_init+0x50>)
 8001570:	f000 fbf1 	bl	8001d56 <HAL_GPIO_WritePin>

	//0FF 4
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 8001574:	2200      	movs	r2, #0
 8001576:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800157a:	480b      	ldr	r0, [pc, #44]	; (80015a8 <led_init+0x50>)
 800157c:	f000 fbeb 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 8001580:	2200      	movs	r2, #0
 8001582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001586:	4808      	ldr	r0, [pc, #32]	; (80015a8 <led_init+0x50>)
 8001588:	f000 fbe5 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, RESET);
 800158c:	2200      	movs	r2, #0
 800158e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <led_init+0x50>)
 8001594:	f000 fbdf 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, RESET);
 8001598:	2200      	movs	r2, #0
 800159a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800159e:	4802      	ldr	r0, [pc, #8]	; (80015a8 <led_init+0x50>)
 80015a0:	f000 fbd9 	bl	8001d56 <HAL_GPIO_WritePin>
}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40010800 	.word	0x40010800

080015ac <led_green>:
void led_green() {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	//ON 2
	if (timer2_flag == 1) {
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <led_green+0x5c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d10c      	bne.n	80015d2 <led_green+0x26>
		setTimer2(50);
 80015b8:	2032      	movs	r0, #50	; 0x32
 80015ba:	f7ff fe2d 	bl	8001218 <setTimer2>
//		HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
//		HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, SET);
		HAL_GPIO_TogglePin(G1_GPIO_Port, G1_Pin);
 80015be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c2:	4812      	ldr	r0, [pc, #72]	; (800160c <led_green+0x60>)
 80015c4:	f000 fbdf 	bl	8001d86 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(G2_GPIO_Port, G2_Pin);
 80015c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015cc:	480f      	ldr	r0, [pc, #60]	; (800160c <led_green+0x60>)
 80015ce:	f000 fbda 	bl	8001d86 <HAL_GPIO_TogglePin>
	}
//			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, SET);
//			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, SET);
	//0FF 4
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 80015d2:	2200      	movs	r2, #0
 80015d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015d8:	480c      	ldr	r0, [pc, #48]	; (800160c <led_green+0x60>)
 80015da:	f000 fbbc 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e4:	4809      	ldr	r0, [pc, #36]	; (800160c <led_green+0x60>)
 80015e6:	f000 fbb6 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015f0:	4806      	ldr	r0, [pc, #24]	; (800160c <led_green+0x60>)
 80015f2:	f000 fbb0 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 80015f6:	2200      	movs	r2, #0
 80015f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015fc:	4803      	ldr	r0, [pc, #12]	; (800160c <led_green+0x60>)
 80015fe:	f000 fbaa 	bl	8001d56 <HAL_GPIO_WritePin>
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20000094 	.word	0x20000094
 800160c:	40010800 	.word	0x40010800

08001610 <led_red>:

void led_red() {
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	//ON 2

	if (timer2_flag == 1) {
 8001614:	4b20      	ldr	r3, [pc, #128]	; (8001698 <led_red+0x88>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d122      	bne.n	8001662 <led_red+0x52>
		setTimer2(50);
 800161c:	2032      	movs	r0, #50	; 0x32
 800161e:	f7ff fdfb 	bl	8001218 <setTimer2>
		if (tmp == 0) {
 8001622:	4b1e      	ldr	r3, [pc, #120]	; (800169c <led_red+0x8c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d111      	bne.n	800164e <led_red+0x3e>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 800162a:	2200      	movs	r2, #0
 800162c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001630:	481b      	ldr	r0, [pc, #108]	; (80016a0 <led_red+0x90>)
 8001632:	f000 fb90 	bl	8001d56 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 8001636:	2200      	movs	r2, #0
 8001638:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800163c:	4818      	ldr	r0, [pc, #96]	; (80016a0 <led_red+0x90>)
 800163e:	f000 fb8a 	bl	8001d56 <HAL_GPIO_WritePin>
			tmp = 1 - tmp;
 8001642:	4b16      	ldr	r3, [pc, #88]	; (800169c <led_red+0x8c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f1c3 0301 	rsb	r3, r3, #1
 800164a:	4a14      	ldr	r2, [pc, #80]	; (800169c <led_red+0x8c>)
 800164c:	6013      	str	r3, [r2, #0]

		}
		HAL_GPIO_TogglePin(R1_GPIO_Port, R1_Pin);
 800164e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001652:	4813      	ldr	r0, [pc, #76]	; (80016a0 <led_red+0x90>)
 8001654:	f000 fb97 	bl	8001d86 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(R2_GPIO_Port, R2_Pin);
 8001658:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800165c:	4810      	ldr	r0, [pc, #64]	; (80016a0 <led_red+0x90>)
 800165e:	f000 fb92 	bl	8001d86 <HAL_GPIO_TogglePin>
	}
//				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, SET);
//				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, SET);

	//0FF 4
	HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001668:	480d      	ldr	r0, [pc, #52]	; (80016a0 <led_red+0x90>)
 800166a:	f000 fb74 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 800166e:	2200      	movs	r2, #0
 8001670:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001674:	480a      	ldr	r0, [pc, #40]	; (80016a0 <led_red+0x90>)
 8001676:	f000 fb6e 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001680:	4807      	ldr	r0, [pc, #28]	; (80016a0 <led_red+0x90>)
 8001682:	f000 fb68 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800168c:	4804      	ldr	r0, [pc, #16]	; (80016a0 <led_red+0x90>)
 800168e:	f000 fb62 	bl	8001d56 <HAL_GPIO_WritePin>
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20000094 	.word	0x20000094
 800169c:	200000a0 	.word	0x200000a0
 80016a0:	40010800 	.word	0x40010800

080016a4 <led_yellow>:

void led_yellow() {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	//ON 2
	if (timer2_flag == 1) {
 80016a8:	4b15      	ldr	r3, [pc, #84]	; (8001700 <led_yellow+0x5c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d10c      	bne.n	80016ca <led_yellow+0x26>
		setTimer2(50);
 80016b0:	2032      	movs	r0, #50	; 0x32
 80016b2:	f7ff fdb1 	bl	8001218 <setTimer2>
//		HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
//		HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, SET);
		HAL_GPIO_TogglePin(Y1_GPIO_Port, Y1_Pin);
 80016b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ba:	4812      	ldr	r0, [pc, #72]	; (8001704 <led_yellow+0x60>)
 80016bc:	f000 fb63 	bl	8001d86 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(Y2_GPIO_Port, Y2_Pin);
 80016c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c4:	480f      	ldr	r0, [pc, #60]	; (8001704 <led_yellow+0x60>)
 80016c6:	f000 fb5e 	bl	8001d86 <HAL_GPIO_TogglePin>
	}

//			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, SET);
//			HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, SET);
	//0FF 4
	HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, RESET);
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016d0:	480c      	ldr	r0, [pc, #48]	; (8001704 <led_yellow+0x60>)
 80016d2:	f000 fb40 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016dc:	4809      	ldr	r0, [pc, #36]	; (8001704 <led_yellow+0x60>)
 80016de:	f000 fb3a 	bl	8001d56 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, RESET);
 80016e2:	2200      	movs	r2, #0
 80016e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016e8:	4806      	ldr	r0, [pc, #24]	; (8001704 <led_yellow+0x60>)
 80016ea:	f000 fb34 	bl	8001d56 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, RESET);
 80016ee:	2200      	movs	r2, #0
 80016f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016f4:	4803      	ldr	r0, [pc, #12]	; (8001704 <led_yellow+0x60>)
 80016f6:	f000 fb2e 	bl	8001d56 <HAL_GPIO_WritePin>
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000094 	.word	0x20000094
 8001704:	40010800 	.word	0x40010800

08001708 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001708:	f7ff fe78 	bl	80013fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800170c:	480b      	ldr	r0, [pc, #44]	; (800173c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800170e:	490c      	ldr	r1, [pc, #48]	; (8001740 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001710:	4a0c      	ldr	r2, [pc, #48]	; (8001744 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001714:	e002      	b.n	800171c <LoopCopyDataInit>

08001716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800171a:	3304      	adds	r3, #4

0800171c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800171c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001720:	d3f9      	bcc.n	8001716 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001722:	4a09      	ldr	r2, [pc, #36]	; (8001748 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001724:	4c09      	ldr	r4, [pc, #36]	; (800174c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001728:	e001      	b.n	800172e <LoopFillZerobss>

0800172a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800172a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800172c:	3204      	adds	r2, #4

0800172e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001730:	d3fb      	bcc.n	800172a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001732:	f001 faf9 	bl	8002d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001736:	f7ff fc29 	bl	8000f8c <main>
  bx lr
 800173a:	4770      	bx	lr
  ldr r0, =_sdata
 800173c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001740:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001744:	08002dc4 	.word	0x08002dc4
  ldr r2, =_sbss
 8001748:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 800174c:	200000f0 	.word	0x200000f0

08001750 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001750:	e7fe      	b.n	8001750 <ADC1_2_IRQHandler>
	...

08001754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <HAL_Init+0x28>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a07      	ldr	r2, [pc, #28]	; (800177c <HAL_Init+0x28>)
 800175e:	f043 0310 	orr.w	r3, r3, #16
 8001762:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001764:	2003      	movs	r0, #3
 8001766:	f000 f923 	bl	80019b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800176a:	200f      	movs	r0, #15
 800176c:	f000 f808 	bl	8001780 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001770:	f7ff fdbc 	bl	80012ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40022000 	.word	0x40022000

08001780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <HAL_InitTick+0x54>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_InitTick+0x58>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001796:	fbb3 f3f1 	udiv	r3, r3, r1
 800179a:	fbb2 f3f3 	udiv	r3, r2, r3
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 f93b 	bl	8001a1a <HAL_SYSTICK_Config>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e00e      	b.n	80017cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2b0f      	cmp	r3, #15
 80017b2:	d80a      	bhi.n	80017ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017b4:	2200      	movs	r2, #0
 80017b6:	6879      	ldr	r1, [r7, #4]
 80017b8:	f04f 30ff 	mov.w	r0, #4294967295
 80017bc:	f000 f903 	bl	80019c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017c0:	4a06      	ldr	r2, [pc, #24]	; (80017dc <HAL_InitTick+0x5c>)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	2000004c 	.word	0x2000004c
 80017d8:	20000054 	.word	0x20000054
 80017dc:	20000050 	.word	0x20000050

080017e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017e4:	4b05      	ldr	r3, [pc, #20]	; (80017fc <HAL_IncTick+0x1c>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	4b05      	ldr	r3, [pc, #20]	; (8001800 <HAL_IncTick+0x20>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4413      	add	r3, r2
 80017f0:	4a03      	ldr	r2, [pc, #12]	; (8001800 <HAL_IncTick+0x20>)
 80017f2:	6013      	str	r3, [r2, #0]
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	20000054 	.word	0x20000054
 8001800:	200000ec 	.word	0x200000ec

08001804 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return uwTick;
 8001808:	4b02      	ldr	r3, [pc, #8]	; (8001814 <HAL_GetTick+0x10>)
 800180a:	681b      	ldr	r3, [r3, #0]
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	200000ec 	.word	0x200000ec

08001818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001828:	4b0c      	ldr	r3, [pc, #48]	; (800185c <__NVIC_SetPriorityGrouping+0x44>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001834:	4013      	ands	r3, r2
 8001836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001840:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800184a:	4a04      	ldr	r2, [pc, #16]	; (800185c <__NVIC_SetPriorityGrouping+0x44>)
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	60d3      	str	r3, [r2, #12]
}
 8001850:	bf00      	nop
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	e000ed00 	.word	0xe000ed00

08001860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001864:	4b04      	ldr	r3, [pc, #16]	; (8001878 <__NVIC_GetPriorityGrouping+0x18>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	0a1b      	lsrs	r3, r3, #8
 800186a:	f003 0307 	and.w	r3, r3, #7
}
 800186e:	4618      	mov	r0, r3
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188a:	2b00      	cmp	r3, #0
 800188c:	db0b      	blt.n	80018a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	f003 021f 	and.w	r2, r3, #31
 8001894:	4906      	ldr	r1, [pc, #24]	; (80018b0 <__NVIC_EnableIRQ+0x34>)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	095b      	lsrs	r3, r3, #5
 800189c:	2001      	movs	r0, #1
 800189e:	fa00 f202 	lsl.w	r2, r0, r2
 80018a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	e000e100 	.word	0xe000e100

080018b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	6039      	str	r1, [r7, #0]
 80018be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	db0a      	blt.n	80018de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	490c      	ldr	r1, [pc, #48]	; (8001900 <__NVIC_SetPriority+0x4c>)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	0112      	lsls	r2, r2, #4
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	440b      	add	r3, r1
 80018d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018dc:	e00a      	b.n	80018f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4908      	ldr	r1, [pc, #32]	; (8001904 <__NVIC_SetPriority+0x50>)
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	f003 030f 	and.w	r3, r3, #15
 80018ea:	3b04      	subs	r3, #4
 80018ec:	0112      	lsls	r2, r2, #4
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	440b      	add	r3, r1
 80018f2:	761a      	strb	r2, [r3, #24]
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000e100 	.word	0xe000e100
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	; 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f1c3 0307 	rsb	r3, r3, #7
 8001922:	2b04      	cmp	r3, #4
 8001924:	bf28      	it	cs
 8001926:	2304      	movcs	r3, #4
 8001928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3304      	adds	r3, #4
 800192e:	2b06      	cmp	r3, #6
 8001930:	d902      	bls.n	8001938 <NVIC_EncodePriority+0x30>
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3b03      	subs	r3, #3
 8001936:	e000      	b.n	800193a <NVIC_EncodePriority+0x32>
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800193c:	f04f 32ff 	mov.w	r2, #4294967295
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43da      	mvns	r2, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	401a      	ands	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001950:	f04f 31ff 	mov.w	r1, #4294967295
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	fa01 f303 	lsl.w	r3, r1, r3
 800195a:	43d9      	mvns	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001960:	4313      	orrs	r3, r2
         );
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	; 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr

0800196c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3b01      	subs	r3, #1
 8001978:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800197c:	d301      	bcc.n	8001982 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800197e:	2301      	movs	r3, #1
 8001980:	e00f      	b.n	80019a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001982:	4a0a      	ldr	r2, [pc, #40]	; (80019ac <SysTick_Config+0x40>)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3b01      	subs	r3, #1
 8001988:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198a:	210f      	movs	r1, #15
 800198c:	f04f 30ff 	mov.w	r0, #4294967295
 8001990:	f7ff ff90 	bl	80018b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001994:	4b05      	ldr	r3, [pc, #20]	; (80019ac <SysTick_Config+0x40>)
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199a:	4b04      	ldr	r3, [pc, #16]	; (80019ac <SysTick_Config+0x40>)
 800199c:	2207      	movs	r2, #7
 800199e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	e000e010 	.word	0xe000e010

080019b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff ff2d 	bl	8001818 <__NVIC_SetPriorityGrouping>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b086      	sub	sp, #24
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	4603      	mov	r3, r0
 80019ce:	60b9      	str	r1, [r7, #8]
 80019d0:	607a      	str	r2, [r7, #4]
 80019d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d8:	f7ff ff42 	bl	8001860 <__NVIC_GetPriorityGrouping>
 80019dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	68b9      	ldr	r1, [r7, #8]
 80019e2:	6978      	ldr	r0, [r7, #20]
 80019e4:	f7ff ff90 	bl	8001908 <NVIC_EncodePriority>
 80019e8:	4602      	mov	r2, r0
 80019ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff ff5f 	bl	80018b4 <__NVIC_SetPriority>
}
 80019f6:	bf00      	nop
 80019f8:	3718      	adds	r7, #24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	4603      	mov	r3, r0
 8001a06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff ff35 	bl	800187c <__NVIC_EnableIRQ>
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b082      	sub	sp, #8
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff ffa2 	bl	800196c <SysTick_Config>
 8001a28:	4603      	mov	r3, r0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
	...

08001a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b08b      	sub	sp, #44	; 0x2c
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a42:	2300      	movs	r3, #0
 8001a44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a46:	e148      	b.n	8001cda <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	69fa      	ldr	r2, [r7, #28]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	f040 8137 	bne.w	8001cd4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4aa3      	ldr	r2, [pc, #652]	; (8001cf8 <HAL_GPIO_Init+0x2c4>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d05e      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a70:	4aa1      	ldr	r2, [pc, #644]	; (8001cf8 <HAL_GPIO_Init+0x2c4>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d875      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a76:	4aa1      	ldr	r2, [pc, #644]	; (8001cfc <HAL_GPIO_Init+0x2c8>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d058      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a7c:	4a9f      	ldr	r2, [pc, #636]	; (8001cfc <HAL_GPIO_Init+0x2c8>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d86f      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a82:	4a9f      	ldr	r2, [pc, #636]	; (8001d00 <HAL_GPIO_Init+0x2cc>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d052      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a88:	4a9d      	ldr	r2, [pc, #628]	; (8001d00 <HAL_GPIO_Init+0x2cc>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d869      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a8e:	4a9d      	ldr	r2, [pc, #628]	; (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d04c      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a94:	4a9b      	ldr	r2, [pc, #620]	; (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d863      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a9a:	4a9b      	ldr	r2, [pc, #620]	; (8001d08 <HAL_GPIO_Init+0x2d4>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d046      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001aa0:	4a99      	ldr	r2, [pc, #612]	; (8001d08 <HAL_GPIO_Init+0x2d4>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d85d      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001aa6:	2b12      	cmp	r3, #18
 8001aa8:	d82a      	bhi.n	8001b00 <HAL_GPIO_Init+0xcc>
 8001aaa:	2b12      	cmp	r3, #18
 8001aac:	d859      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001aae:	a201      	add	r2, pc, #4	; (adr r2, 8001ab4 <HAL_GPIO_Init+0x80>)
 8001ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab4:	08001b2f 	.word	0x08001b2f
 8001ab8:	08001b09 	.word	0x08001b09
 8001abc:	08001b1b 	.word	0x08001b1b
 8001ac0:	08001b5d 	.word	0x08001b5d
 8001ac4:	08001b63 	.word	0x08001b63
 8001ac8:	08001b63 	.word	0x08001b63
 8001acc:	08001b63 	.word	0x08001b63
 8001ad0:	08001b63 	.word	0x08001b63
 8001ad4:	08001b63 	.word	0x08001b63
 8001ad8:	08001b63 	.word	0x08001b63
 8001adc:	08001b63 	.word	0x08001b63
 8001ae0:	08001b63 	.word	0x08001b63
 8001ae4:	08001b63 	.word	0x08001b63
 8001ae8:	08001b63 	.word	0x08001b63
 8001aec:	08001b63 	.word	0x08001b63
 8001af0:	08001b63 	.word	0x08001b63
 8001af4:	08001b63 	.word	0x08001b63
 8001af8:	08001b11 	.word	0x08001b11
 8001afc:	08001b25 	.word	0x08001b25
 8001b00:	4a82      	ldr	r2, [pc, #520]	; (8001d0c <HAL_GPIO_Init+0x2d8>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d013      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b06:	e02c      	b.n	8001b62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	623b      	str	r3, [r7, #32]
          break;
 8001b0e:	e029      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	3304      	adds	r3, #4
 8001b16:	623b      	str	r3, [r7, #32]
          break;
 8001b18:	e024      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	3308      	adds	r3, #8
 8001b20:	623b      	str	r3, [r7, #32]
          break;
 8001b22:	e01f      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	330c      	adds	r3, #12
 8001b2a:	623b      	str	r3, [r7, #32]
          break;
 8001b2c:	e01a      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b36:	2304      	movs	r3, #4
 8001b38:	623b      	str	r3, [r7, #32]
          break;
 8001b3a:	e013      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d105      	bne.n	8001b50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b44:	2308      	movs	r3, #8
 8001b46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69fa      	ldr	r2, [r7, #28]
 8001b4c:	611a      	str	r2, [r3, #16]
          break;
 8001b4e:	e009      	b.n	8001b64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b50:	2308      	movs	r3, #8
 8001b52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69fa      	ldr	r2, [r7, #28]
 8001b58:	615a      	str	r2, [r3, #20]
          break;
 8001b5a:	e003      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
          break;
 8001b60:	e000      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          break;
 8001b62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	2bff      	cmp	r3, #255	; 0xff
 8001b68:	d801      	bhi.n	8001b6e <HAL_GPIO_Init+0x13a>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	e001      	b.n	8001b72 <HAL_GPIO_Init+0x13e>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	3304      	adds	r3, #4
 8001b72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	2bff      	cmp	r3, #255	; 0xff
 8001b78:	d802      	bhi.n	8001b80 <HAL_GPIO_Init+0x14c>
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	e002      	b.n	8001b86 <HAL_GPIO_Init+0x152>
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	3b08      	subs	r3, #8
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	210f      	movs	r1, #15
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	fa01 f303 	lsl.w	r3, r1, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	401a      	ands	r2, r3
 8001b98:	6a39      	ldr	r1, [r7, #32]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba0:	431a      	orrs	r2, r3
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f000 8090 	beq.w	8001cd4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bb4:	4b56      	ldr	r3, [pc, #344]	; (8001d10 <HAL_GPIO_Init+0x2dc>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a55      	ldr	r2, [pc, #340]	; (8001d10 <HAL_GPIO_Init+0x2dc>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b53      	ldr	r3, [pc, #332]	; (8001d10 <HAL_GPIO_Init+0x2dc>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bcc:	4a51      	ldr	r2, [pc, #324]	; (8001d14 <HAL_GPIO_Init+0x2e0>)
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	089b      	lsrs	r3, r3, #2
 8001bd2:	3302      	adds	r3, #2
 8001bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bdc:	f003 0303 	and.w	r3, r3, #3
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	220f      	movs	r2, #15
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	4013      	ands	r3, r2
 8001bee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a49      	ldr	r2, [pc, #292]	; (8001d18 <HAL_GPIO_Init+0x2e4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d00d      	beq.n	8001c14 <HAL_GPIO_Init+0x1e0>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a48      	ldr	r2, [pc, #288]	; (8001d1c <HAL_GPIO_Init+0x2e8>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d007      	beq.n	8001c10 <HAL_GPIO_Init+0x1dc>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a47      	ldr	r2, [pc, #284]	; (8001d20 <HAL_GPIO_Init+0x2ec>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d101      	bne.n	8001c0c <HAL_GPIO_Init+0x1d8>
 8001c08:	2302      	movs	r3, #2
 8001c0a:	e004      	b.n	8001c16 <HAL_GPIO_Init+0x1e2>
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e002      	b.n	8001c16 <HAL_GPIO_Init+0x1e2>
 8001c10:	2301      	movs	r3, #1
 8001c12:	e000      	b.n	8001c16 <HAL_GPIO_Init+0x1e2>
 8001c14:	2300      	movs	r3, #0
 8001c16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c18:	f002 0203 	and.w	r2, r2, #3
 8001c1c:	0092      	lsls	r2, r2, #2
 8001c1e:	4093      	lsls	r3, r2
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c26:	493b      	ldr	r1, [pc, #236]	; (8001d14 <HAL_GPIO_Init+0x2e0>)
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	089b      	lsrs	r3, r3, #2
 8001c2c:	3302      	adds	r3, #2
 8001c2e:	68fa      	ldr	r2, [r7, #12]
 8001c30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d006      	beq.n	8001c4e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c40:	4b38      	ldr	r3, [pc, #224]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	4937      	ldr	r1, [pc, #220]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	608b      	str	r3, [r1, #8]
 8001c4c:	e006      	b.n	8001c5c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c4e:	4b35      	ldr	r3, [pc, #212]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c50:	689a      	ldr	r2, [r3, #8]
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	43db      	mvns	r3, r3
 8001c56:	4933      	ldr	r1, [pc, #204]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c58:	4013      	ands	r3, r2
 8001c5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d006      	beq.n	8001c76 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c68:	4b2e      	ldr	r3, [pc, #184]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	492d      	ldr	r1, [pc, #180]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	60cb      	str	r3, [r1, #12]
 8001c74:	e006      	b.n	8001c84 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c76:	4b2b      	ldr	r3, [pc, #172]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c78:	68da      	ldr	r2, [r3, #12]
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	4929      	ldr	r1, [pc, #164]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d006      	beq.n	8001c9e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c90:	4b24      	ldr	r3, [pc, #144]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c92:	685a      	ldr	r2, [r3, #4]
 8001c94:	4923      	ldr	r1, [pc, #140]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]
 8001c9c:	e006      	b.n	8001cac <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c9e:	4b21      	ldr	r3, [pc, #132]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001ca0:	685a      	ldr	r2, [r3, #4]
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	491f      	ldr	r1, [pc, #124]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001ca8:	4013      	ands	r3, r2
 8001caa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d006      	beq.n	8001cc6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cb8:	4b1a      	ldr	r3, [pc, #104]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4919      	ldr	r1, [pc, #100]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cc6:	4b17      	ldr	r3, [pc, #92]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	4915      	ldr	r1, [pc, #84]	; (8001d24 <HAL_GPIO_Init+0x2f0>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f47f aeaf 	bne.w	8001a48 <HAL_GPIO_Init+0x14>
  }
}
 8001cea:	bf00      	nop
 8001cec:	bf00      	nop
 8001cee:	372c      	adds	r7, #44	; 0x2c
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	10320000 	.word	0x10320000
 8001cfc:	10310000 	.word	0x10310000
 8001d00:	10220000 	.word	0x10220000
 8001d04:	10210000 	.word	0x10210000
 8001d08:	10120000 	.word	0x10120000
 8001d0c:	10110000 	.word	0x10110000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010000 	.word	0x40010000
 8001d18:	40010800 	.word	0x40010800
 8001d1c:	40010c00 	.word	0x40010c00
 8001d20:	40011000 	.word	0x40011000
 8001d24:	40010400 	.word	0x40010400

08001d28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	887b      	ldrh	r3, [r7, #2]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d002      	beq.n	8001d46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d40:	2301      	movs	r3, #1
 8001d42:	73fb      	strb	r3, [r7, #15]
 8001d44:	e001      	b.n	8001d4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr

08001d56 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
 8001d5e:	460b      	mov	r3, r1
 8001d60:	807b      	strh	r3, [r7, #2]
 8001d62:	4613      	mov	r3, r2
 8001d64:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d66:	787b      	ldrb	r3, [r7, #1]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d003      	beq.n	8001d74 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d6c:	887a      	ldrh	r2, [r7, #2]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d72:	e003      	b.n	8001d7c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d74:	887b      	ldrh	r3, [r7, #2]
 8001d76:	041a      	lsls	r2, r3, #16
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	611a      	str	r2, [r3, #16]
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr

08001d86 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b085      	sub	sp, #20
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d98:	887a      	ldrh	r2, [r7, #2]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	041a      	lsls	r2, r3, #16
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	43d9      	mvns	r1, r3
 8001da4:	887b      	ldrh	r3, [r7, #2]
 8001da6:	400b      	ands	r3, r1
 8001da8:	431a      	orrs	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	611a      	str	r2, [r3, #16]
}
 8001dae:	bf00      	nop
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr

08001db8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e26c      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f000 8087 	beq.w	8001ee6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dd8:	4b92      	ldr	r3, [pc, #584]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f003 030c 	and.w	r3, r3, #12
 8001de0:	2b04      	cmp	r3, #4
 8001de2:	d00c      	beq.n	8001dfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001de4:	4b8f      	ldr	r3, [pc, #572]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 030c 	and.w	r3, r3, #12
 8001dec:	2b08      	cmp	r3, #8
 8001dee:	d112      	bne.n	8001e16 <HAL_RCC_OscConfig+0x5e>
 8001df0:	4b8c      	ldr	r3, [pc, #560]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001df8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dfc:	d10b      	bne.n	8001e16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfe:	4b89      	ldr	r3, [pc, #548]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d06c      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x12c>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d168      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e246      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e1e:	d106      	bne.n	8001e2e <HAL_RCC_OscConfig+0x76>
 8001e20:	4b80      	ldr	r3, [pc, #512]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a7f      	ldr	r2, [pc, #508]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e2a:	6013      	str	r3, [r2, #0]
 8001e2c:	e02e      	b.n	8001e8c <HAL_RCC_OscConfig+0xd4>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d10c      	bne.n	8001e50 <HAL_RCC_OscConfig+0x98>
 8001e36:	4b7b      	ldr	r3, [pc, #492]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a7a      	ldr	r2, [pc, #488]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e40:	6013      	str	r3, [r2, #0]
 8001e42:	4b78      	ldr	r3, [pc, #480]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a77      	ldr	r2, [pc, #476]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	e01d      	b.n	8001e8c <HAL_RCC_OscConfig+0xd4>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e58:	d10c      	bne.n	8001e74 <HAL_RCC_OscConfig+0xbc>
 8001e5a:	4b72      	ldr	r3, [pc, #456]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a71      	ldr	r2, [pc, #452]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e64:	6013      	str	r3, [r2, #0]
 8001e66:	4b6f      	ldr	r3, [pc, #444]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a6e      	ldr	r2, [pc, #440]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e70:	6013      	str	r3, [r2, #0]
 8001e72:	e00b      	b.n	8001e8c <HAL_RCC_OscConfig+0xd4>
 8001e74:	4b6b      	ldr	r3, [pc, #428]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a6a      	ldr	r2, [pc, #424]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e7e:	6013      	str	r3, [r2, #0]
 8001e80:	4b68      	ldr	r3, [pc, #416]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a67      	ldr	r2, [pc, #412]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d013      	beq.n	8001ebc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e94:	f7ff fcb6 	bl	8001804 <HAL_GetTick>
 8001e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e9c:	f7ff fcb2 	bl	8001804 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b64      	cmp	r3, #100	; 0x64
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e1fa      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eae:	4b5d      	ldr	r3, [pc, #372]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f0      	beq.n	8001e9c <HAL_RCC_OscConfig+0xe4>
 8001eba:	e014      	b.n	8001ee6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebc:	f7ff fca2 	bl	8001804 <HAL_GetTick>
 8001ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ec2:	e008      	b.n	8001ed6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ec4:	f7ff fc9e 	bl	8001804 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	2b64      	cmp	r3, #100	; 0x64
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e1e6      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ed6:	4b53      	ldr	r3, [pc, #332]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1f0      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x10c>
 8001ee2:	e000      	b.n	8001ee6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ee4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d063      	beq.n	8001fba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ef2:	4b4c      	ldr	r3, [pc, #304]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00b      	beq.n	8001f16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001efe:	4b49      	ldr	r3, [pc, #292]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d11c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x18c>
 8001f0a:	4b46      	ldr	r3, [pc, #280]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d116      	bne.n	8001f44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f16:	4b43      	ldr	r3, [pc, #268]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d005      	beq.n	8001f2e <HAL_RCC_OscConfig+0x176>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d001      	beq.n	8001f2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e1ba      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f2e:	4b3d      	ldr	r3, [pc, #244]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4939      	ldr	r1, [pc, #228]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f42:	e03a      	b.n	8001fba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	691b      	ldr	r3, [r3, #16]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d020      	beq.n	8001f8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f4c:	4b36      	ldr	r3, [pc, #216]	; (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f52:	f7ff fc57 	bl	8001804 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f5a:	f7ff fc53 	bl	8001804 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e19b      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	4b2d      	ldr	r3, [pc, #180]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d0f0      	beq.n	8001f5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f78:	4b2a      	ldr	r3, [pc, #168]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	695b      	ldr	r3, [r3, #20]
 8001f84:	00db      	lsls	r3, r3, #3
 8001f86:	4927      	ldr	r1, [pc, #156]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	600b      	str	r3, [r1, #0]
 8001f8c:	e015      	b.n	8001fba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f8e:	4b26      	ldr	r3, [pc, #152]	; (8002028 <HAL_RCC_OscConfig+0x270>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f94:	f7ff fc36 	bl	8001804 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f9c:	f7ff fc32 	bl	8001804 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e17a      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fae:	4b1d      	ldr	r3, [pc, #116]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1f0      	bne.n	8001f9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0308 	and.w	r3, r3, #8
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d03a      	beq.n	800203c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d019      	beq.n	8002002 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fce:	4b17      	ldr	r3, [pc, #92]	; (800202c <HAL_RCC_OscConfig+0x274>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd4:	f7ff fc16 	bl	8001804 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fdc:	f7ff fc12 	bl	8001804 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e15a      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0f0      	beq.n	8001fdc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ffa:	2001      	movs	r0, #1
 8001ffc:	f000 fa9a 	bl	8002534 <RCC_Delay>
 8002000:	e01c      	b.n	800203c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002002:	4b0a      	ldr	r3, [pc, #40]	; (800202c <HAL_RCC_OscConfig+0x274>)
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002008:	f7ff fbfc 	bl	8001804 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800200e:	e00f      	b.n	8002030 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002010:	f7ff fbf8 	bl	8001804 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d908      	bls.n	8002030 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e140      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
 8002022:	bf00      	nop
 8002024:	40021000 	.word	0x40021000
 8002028:	42420000 	.word	0x42420000
 800202c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002030:	4b9e      	ldr	r3, [pc, #632]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1e9      	bne.n	8002010 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 80a6 	beq.w	8002196 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800204a:	2300      	movs	r3, #0
 800204c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800204e:	4b97      	ldr	r3, [pc, #604]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10d      	bne.n	8002076 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800205a:	4b94      	ldr	r3, [pc, #592]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	4a93      	ldr	r2, [pc, #588]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002064:	61d3      	str	r3, [r2, #28]
 8002066:	4b91      	ldr	r3, [pc, #580]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002072:	2301      	movs	r3, #1
 8002074:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002076:	4b8e      	ldr	r3, [pc, #568]	; (80022b0 <HAL_RCC_OscConfig+0x4f8>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207e:	2b00      	cmp	r3, #0
 8002080:	d118      	bne.n	80020b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002082:	4b8b      	ldr	r3, [pc, #556]	; (80022b0 <HAL_RCC_OscConfig+0x4f8>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a8a      	ldr	r2, [pc, #552]	; (80022b0 <HAL_RCC_OscConfig+0x4f8>)
 8002088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800208c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800208e:	f7ff fbb9 	bl	8001804 <HAL_GetTick>
 8002092:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002094:	e008      	b.n	80020a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002096:	f7ff fbb5 	bl	8001804 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b64      	cmp	r3, #100	; 0x64
 80020a2:	d901      	bls.n	80020a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e0fd      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a8:	4b81      	ldr	r3, [pc, #516]	; (80022b0 <HAL_RCC_OscConfig+0x4f8>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d0f0      	beq.n	8002096 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d106      	bne.n	80020ca <HAL_RCC_OscConfig+0x312>
 80020bc:	4b7b      	ldr	r3, [pc, #492]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020be:	6a1b      	ldr	r3, [r3, #32]
 80020c0:	4a7a      	ldr	r2, [pc, #488]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020c2:	f043 0301 	orr.w	r3, r3, #1
 80020c6:	6213      	str	r3, [r2, #32]
 80020c8:	e02d      	b.n	8002126 <HAL_RCC_OscConfig+0x36e>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d10c      	bne.n	80020ec <HAL_RCC_OscConfig+0x334>
 80020d2:	4b76      	ldr	r3, [pc, #472]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	4a75      	ldr	r2, [pc, #468]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020d8:	f023 0301 	bic.w	r3, r3, #1
 80020dc:	6213      	str	r3, [r2, #32]
 80020de:	4b73      	ldr	r3, [pc, #460]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	6a1b      	ldr	r3, [r3, #32]
 80020e2:	4a72      	ldr	r2, [pc, #456]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020e4:	f023 0304 	bic.w	r3, r3, #4
 80020e8:	6213      	str	r3, [r2, #32]
 80020ea:	e01c      	b.n	8002126 <HAL_RCC_OscConfig+0x36e>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	2b05      	cmp	r3, #5
 80020f2:	d10c      	bne.n	800210e <HAL_RCC_OscConfig+0x356>
 80020f4:	4b6d      	ldr	r3, [pc, #436]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	4a6c      	ldr	r2, [pc, #432]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80020fa:	f043 0304 	orr.w	r3, r3, #4
 80020fe:	6213      	str	r3, [r2, #32]
 8002100:	4b6a      	ldr	r3, [pc, #424]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	4a69      	ldr	r2, [pc, #420]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	6213      	str	r3, [r2, #32]
 800210c:	e00b      	b.n	8002126 <HAL_RCC_OscConfig+0x36e>
 800210e:	4b67      	ldr	r3, [pc, #412]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	4a66      	ldr	r2, [pc, #408]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002114:	f023 0301 	bic.w	r3, r3, #1
 8002118:	6213      	str	r3, [r2, #32]
 800211a:	4b64      	ldr	r3, [pc, #400]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 800211c:	6a1b      	ldr	r3, [r3, #32]
 800211e:	4a63      	ldr	r2, [pc, #396]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002120:	f023 0304 	bic.w	r3, r3, #4
 8002124:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d015      	beq.n	800215a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800212e:	f7ff fb69 	bl	8001804 <HAL_GetTick>
 8002132:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002134:	e00a      	b.n	800214c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002136:	f7ff fb65 	bl	8001804 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	f241 3288 	movw	r2, #5000	; 0x1388
 8002144:	4293      	cmp	r3, r2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e0ab      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800214c:	4b57      	ldr	r3, [pc, #348]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0ee      	beq.n	8002136 <HAL_RCC_OscConfig+0x37e>
 8002158:	e014      	b.n	8002184 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215a:	f7ff fb53 	bl	8001804 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002160:	e00a      	b.n	8002178 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002162:	f7ff fb4f 	bl	8001804 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002170:	4293      	cmp	r3, r2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e095      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002178:	4b4c      	ldr	r3, [pc, #304]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1ee      	bne.n	8002162 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002184:	7dfb      	ldrb	r3, [r7, #23]
 8002186:	2b01      	cmp	r3, #1
 8002188:	d105      	bne.n	8002196 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800218a:	4b48      	ldr	r3, [pc, #288]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	4a47      	ldr	r2, [pc, #284]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002190:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002194:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 8081 	beq.w	80022a2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021a0:	4b42      	ldr	r3, [pc, #264]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 030c 	and.w	r3, r3, #12
 80021a8:	2b08      	cmp	r3, #8
 80021aa:	d061      	beq.n	8002270 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d146      	bne.n	8002242 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021b4:	4b3f      	ldr	r3, [pc, #252]	; (80022b4 <HAL_RCC_OscConfig+0x4fc>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ba:	f7ff fb23 	bl	8001804 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021c2:	f7ff fb1f 	bl	8001804 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e067      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021d4:	4b35      	ldr	r3, [pc, #212]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1f0      	bne.n	80021c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021e8:	d108      	bne.n	80021fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021ea:	4b30      	ldr	r3, [pc, #192]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	492d      	ldr	r1, [pc, #180]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021fc:	4b2b      	ldr	r3, [pc, #172]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a19      	ldr	r1, [r3, #32]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220c:	430b      	orrs	r3, r1
 800220e:	4927      	ldr	r1, [pc, #156]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002210:	4313      	orrs	r3, r2
 8002212:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002214:	4b27      	ldr	r3, [pc, #156]	; (80022b4 <HAL_RCC_OscConfig+0x4fc>)
 8002216:	2201      	movs	r2, #1
 8002218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221a:	f7ff faf3 	bl	8001804 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002222:	f7ff faef 	bl	8001804 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e037      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002234:	4b1d      	ldr	r3, [pc, #116]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d0f0      	beq.n	8002222 <HAL_RCC_OscConfig+0x46a>
 8002240:	e02f      	b.n	80022a2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002242:	4b1c      	ldr	r3, [pc, #112]	; (80022b4 <HAL_RCC_OscConfig+0x4fc>)
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002248:	f7ff fadc 	bl	8001804 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002250:	f7ff fad8 	bl	8001804 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e020      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002262:	4b12      	ldr	r3, [pc, #72]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d1f0      	bne.n	8002250 <HAL_RCC_OscConfig+0x498>
 800226e:	e018      	b.n	80022a2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	69db      	ldr	r3, [r3, #28]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e013      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800227c:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <HAL_RCC_OscConfig+0x4f4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a1b      	ldr	r3, [r3, #32]
 800228c:	429a      	cmp	r2, r3
 800228e:	d106      	bne.n	800229e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229a:	429a      	cmp	r2, r3
 800229c:	d001      	beq.n	80022a2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e000      	b.n	80022a4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40007000 	.word	0x40007000
 80022b4:	42420060 	.word	0x42420060

080022b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0d0      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022cc:	4b6a      	ldr	r3, [pc, #424]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d910      	bls.n	80022fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b67      	ldr	r3, [pc, #412]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 0207 	bic.w	r2, r3, #7
 80022e2:	4965      	ldr	r1, [pc, #404]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b63      	ldr	r3, [pc, #396]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e0b8      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d020      	beq.n	800234a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	2b00      	cmp	r3, #0
 8002312:	d005      	beq.n	8002320 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002314:	4b59      	ldr	r3, [pc, #356]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	4a58      	ldr	r2, [pc, #352]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800231a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800231e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0308 	and.w	r3, r3, #8
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800232c:	4b53      	ldr	r3, [pc, #332]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4a52      	ldr	r2, [pc, #328]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002332:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002336:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002338:	4b50      	ldr	r3, [pc, #320]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	494d      	ldr	r1, [pc, #308]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	4313      	orrs	r3, r2
 8002348:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d040      	beq.n	80023d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d107      	bne.n	800236e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235e:	4b47      	ldr	r3, [pc, #284]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d115      	bne.n	8002396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e07f      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	2b02      	cmp	r3, #2
 8002374:	d107      	bne.n	8002386 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002376:	4b41      	ldr	r3, [pc, #260]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d109      	bne.n	8002396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e073      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002386:	4b3d      	ldr	r3, [pc, #244]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e06b      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002396:	4b39      	ldr	r3, [pc, #228]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f023 0203 	bic.w	r2, r3, #3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	4936      	ldr	r1, [pc, #216]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 80023a4:	4313      	orrs	r3, r2
 80023a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023a8:	f7ff fa2c 	bl	8001804 <HAL_GetTick>
 80023ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023b0:	f7ff fa28 	bl	8001804 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e053      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023c6:	4b2d      	ldr	r3, [pc, #180]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f003 020c 	and.w	r2, r3, #12
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d1eb      	bne.n	80023b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023d8:	4b27      	ldr	r3, [pc, #156]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d210      	bcs.n	8002408 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023e6:	4b24      	ldr	r3, [pc, #144]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 0207 	bic.w	r2, r3, #7
 80023ee:	4922      	ldr	r1, [pc, #136]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b20      	ldr	r3, [pc, #128]	; (8002478 <HAL_RCC_ClockConfig+0x1c0>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e032      	b.n	800246e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d008      	beq.n	8002426 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002414:	4b19      	ldr	r3, [pc, #100]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	4916      	ldr	r1, [pc, #88]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002422:	4313      	orrs	r3, r2
 8002424:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	2b00      	cmp	r3, #0
 8002430:	d009      	beq.n	8002446 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002432:	4b12      	ldr	r3, [pc, #72]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	490e      	ldr	r1, [pc, #56]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 8002442:	4313      	orrs	r3, r2
 8002444:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002446:	f000 f821 	bl	800248c <HAL_RCC_GetSysClockFreq>
 800244a:	4602      	mov	r2, r0
 800244c:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_RCC_ClockConfig+0x1c4>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	091b      	lsrs	r3, r3, #4
 8002452:	f003 030f 	and.w	r3, r3, #15
 8002456:	490a      	ldr	r1, [pc, #40]	; (8002480 <HAL_RCC_ClockConfig+0x1c8>)
 8002458:	5ccb      	ldrb	r3, [r1, r3]
 800245a:	fa22 f303 	lsr.w	r3, r2, r3
 800245e:	4a09      	ldr	r2, [pc, #36]	; (8002484 <HAL_RCC_ClockConfig+0x1cc>)
 8002460:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002462:	4b09      	ldr	r3, [pc, #36]	; (8002488 <HAL_RCC_ClockConfig+0x1d0>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff f98a 	bl	8001780 <HAL_InitTick>

  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40022000 	.word	0x40022000
 800247c:	40021000 	.word	0x40021000
 8002480:	08002d98 	.word	0x08002d98
 8002484:	2000004c 	.word	0x2000004c
 8002488:	20000050 	.word	0x20000050

0800248c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	2300      	movs	r3, #0
 8002498:	60bb      	str	r3, [r7, #8]
 800249a:	2300      	movs	r3, #0
 800249c:	617b      	str	r3, [r7, #20]
 800249e:	2300      	movs	r3, #0
 80024a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024a6:	4b1e      	ldr	r3, [pc, #120]	; (8002520 <HAL_RCC_GetSysClockFreq+0x94>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	f003 030c 	and.w	r3, r3, #12
 80024b2:	2b04      	cmp	r3, #4
 80024b4:	d002      	beq.n	80024bc <HAL_RCC_GetSysClockFreq+0x30>
 80024b6:	2b08      	cmp	r3, #8
 80024b8:	d003      	beq.n	80024c2 <HAL_RCC_GetSysClockFreq+0x36>
 80024ba:	e027      	b.n	800250c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024bc:	4b19      	ldr	r3, [pc, #100]	; (8002524 <HAL_RCC_GetSysClockFreq+0x98>)
 80024be:	613b      	str	r3, [r7, #16]
      break;
 80024c0:	e027      	b.n	8002512 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	0c9b      	lsrs	r3, r3, #18
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	4a17      	ldr	r2, [pc, #92]	; (8002528 <HAL_RCC_GetSysClockFreq+0x9c>)
 80024cc:	5cd3      	ldrb	r3, [r2, r3]
 80024ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d010      	beq.n	80024fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024da:	4b11      	ldr	r3, [pc, #68]	; (8002520 <HAL_RCC_GetSysClockFreq+0x94>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	0c5b      	lsrs	r3, r3, #17
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	4a11      	ldr	r2, [pc, #68]	; (800252c <HAL_RCC_GetSysClockFreq+0xa0>)
 80024e6:	5cd3      	ldrb	r3, [r2, r3]
 80024e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a0d      	ldr	r2, [pc, #52]	; (8002524 <HAL_RCC_GetSysClockFreq+0x98>)
 80024ee:	fb02 f203 	mul.w	r2, r2, r3
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f8:	617b      	str	r3, [r7, #20]
 80024fa:	e004      	b.n	8002506 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a0c      	ldr	r2, [pc, #48]	; (8002530 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002500:	fb02 f303 	mul.w	r3, r2, r3
 8002504:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	613b      	str	r3, [r7, #16]
      break;
 800250a:	e002      	b.n	8002512 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800250c:	4b05      	ldr	r3, [pc, #20]	; (8002524 <HAL_RCC_GetSysClockFreq+0x98>)
 800250e:	613b      	str	r3, [r7, #16]
      break;
 8002510:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002512:	693b      	ldr	r3, [r7, #16]
}
 8002514:	4618      	mov	r0, r3
 8002516:	371c      	adds	r7, #28
 8002518:	46bd      	mov	sp, r7
 800251a:	bc80      	pop	{r7}
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	40021000 	.word	0x40021000
 8002524:	007a1200 	.word	0x007a1200
 8002528:	08002da8 	.word	0x08002da8
 800252c:	08002db8 	.word	0x08002db8
 8002530:	003d0900 	.word	0x003d0900

08002534 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800253c:	4b0a      	ldr	r3, [pc, #40]	; (8002568 <RCC_Delay+0x34>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0a      	ldr	r2, [pc, #40]	; (800256c <RCC_Delay+0x38>)
 8002542:	fba2 2303 	umull	r2, r3, r2, r3
 8002546:	0a5b      	lsrs	r3, r3, #9
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	fb02 f303 	mul.w	r3, r2, r3
 800254e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002550:	bf00      	nop
  }
  while (Delay --);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	1e5a      	subs	r2, r3, #1
 8002556:	60fa      	str	r2, [r7, #12]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1f9      	bne.n	8002550 <RCC_Delay+0x1c>
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3714      	adds	r7, #20
 8002562:	46bd      	mov	sp, r7
 8002564:	bc80      	pop	{r7}
 8002566:	4770      	bx	lr
 8002568:	2000004c 	.word	0x2000004c
 800256c:	10624dd3 	.word	0x10624dd3

08002570 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e041      	b.n	8002606 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d106      	bne.n	800259c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7fe feda 	bl	8001350 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2202      	movs	r2, #2
 80025a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3304      	adds	r3, #4
 80025ac:	4619      	mov	r1, r3
 80025ae:	4610      	mov	r0, r2
 80025b0:	f000 fa56 	bl	8002a60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800261e:	b2db      	uxtb	r3, r3
 8002620:	2b01      	cmp	r3, #1
 8002622:	d001      	beq.n	8002628 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e035      	b.n	8002694 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2202      	movs	r2, #2
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 0201 	orr.w	r2, r2, #1
 800263e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a16      	ldr	r2, [pc, #88]	; (80026a0 <HAL_TIM_Base_Start_IT+0x90>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d009      	beq.n	800265e <HAL_TIM_Base_Start_IT+0x4e>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002652:	d004      	beq.n	800265e <HAL_TIM_Base_Start_IT+0x4e>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a12      	ldr	r2, [pc, #72]	; (80026a4 <HAL_TIM_Base_Start_IT+0x94>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d111      	bne.n	8002682 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2b06      	cmp	r3, #6
 800266e:	d010      	beq.n	8002692 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0201 	orr.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002680:	e007      	b.n	8002692 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f042 0201 	orr.w	r2, r2, #1
 8002690:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40012c00 	.word	0x40012c00
 80026a4:	40000400 	.word	0x40000400

080026a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d020      	beq.n	800270c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d01b      	beq.n	800270c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0202 	mvn.w	r2, #2
 80026dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	f003 0303 	and.w	r3, r3, #3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 f998 	bl	8002a28 <HAL_TIM_IC_CaptureCallback>
 80026f8:	e005      	b.n	8002706 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f98b 	bl	8002a16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f99a 	bl	8002a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	f003 0304 	and.w	r3, r3, #4
 8002712:	2b00      	cmp	r3, #0
 8002714:	d020      	beq.n	8002758 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f003 0304 	and.w	r3, r3, #4
 800271c:	2b00      	cmp	r3, #0
 800271e:	d01b      	beq.n	8002758 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f06f 0204 	mvn.w	r2, #4
 8002728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2202      	movs	r2, #2
 800272e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 f972 	bl	8002a28 <HAL_TIM_IC_CaptureCallback>
 8002744:	e005      	b.n	8002752 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f965 	bl	8002a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 f974 	bl	8002a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	2b00      	cmp	r3, #0
 8002760:	d020      	beq.n	80027a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	2b00      	cmp	r3, #0
 800276a:	d01b      	beq.n	80027a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0208 	mvn.w	r2, #8
 8002774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2204      	movs	r2, #4
 800277a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f94c 	bl	8002a28 <HAL_TIM_IC_CaptureCallback>
 8002790:	e005      	b.n	800279e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f93f 	bl	8002a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f94e 	bl	8002a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f003 0310 	and.w	r3, r3, #16
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d020      	beq.n	80027f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f003 0310 	and.w	r3, r3, #16
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d01b      	beq.n	80027f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f06f 0210 	mvn.w	r2, #16
 80027c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2208      	movs	r2, #8
 80027c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f926 	bl	8002a28 <HAL_TIM_IC_CaptureCallback>
 80027dc:	e005      	b.n	80027ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f919 	bl	8002a16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f928 	bl	8002a3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00c      	beq.n	8002814 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b00      	cmp	r3, #0
 8002802:	d007      	beq.n	8002814 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0201 	mvn.w	r2, #1
 800280c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7fe fcdc 	bl	80011cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800281a:	2b00      	cmp	r3, #0
 800281c:	d00c      	beq.n	8002838 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002824:	2b00      	cmp	r3, #0
 8002826:	d007      	beq.n	8002838 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 fa6f 	bl	8002d16 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800283e:	2b00      	cmp	r3, #0
 8002840:	d00c      	beq.n	800285c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002848:	2b00      	cmp	r3, #0
 800284a:	d007      	beq.n	800285c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f8f8 	bl	8002a4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	f003 0320 	and.w	r3, r3, #32
 8002862:	2b00      	cmp	r3, #0
 8002864:	d00c      	beq.n	8002880 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f003 0320 	and.w	r3, r3, #32
 800286c:	2b00      	cmp	r3, #0
 800286e:	d007      	beq.n	8002880 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f06f 0220 	mvn.w	r2, #32
 8002878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 fa42 	bl	8002d04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002880:	bf00      	nop
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002892:	2300      	movs	r3, #0
 8002894:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800289c:	2b01      	cmp	r3, #1
 800289e:	d101      	bne.n	80028a4 <HAL_TIM_ConfigClockSource+0x1c>
 80028a0:	2302      	movs	r3, #2
 80028a2:	e0b4      	b.n	8002a0e <HAL_TIM_ConfigClockSource+0x186>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80028c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68ba      	ldr	r2, [r7, #8]
 80028d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028dc:	d03e      	beq.n	800295c <HAL_TIM_ConfigClockSource+0xd4>
 80028de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028e2:	f200 8087 	bhi.w	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 80028e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028ea:	f000 8086 	beq.w	80029fa <HAL_TIM_ConfigClockSource+0x172>
 80028ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028f2:	d87f      	bhi.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 80028f4:	2b70      	cmp	r3, #112	; 0x70
 80028f6:	d01a      	beq.n	800292e <HAL_TIM_ConfigClockSource+0xa6>
 80028f8:	2b70      	cmp	r3, #112	; 0x70
 80028fa:	d87b      	bhi.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 80028fc:	2b60      	cmp	r3, #96	; 0x60
 80028fe:	d050      	beq.n	80029a2 <HAL_TIM_ConfigClockSource+0x11a>
 8002900:	2b60      	cmp	r3, #96	; 0x60
 8002902:	d877      	bhi.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002904:	2b50      	cmp	r3, #80	; 0x50
 8002906:	d03c      	beq.n	8002982 <HAL_TIM_ConfigClockSource+0xfa>
 8002908:	2b50      	cmp	r3, #80	; 0x50
 800290a:	d873      	bhi.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 800290c:	2b40      	cmp	r3, #64	; 0x40
 800290e:	d058      	beq.n	80029c2 <HAL_TIM_ConfigClockSource+0x13a>
 8002910:	2b40      	cmp	r3, #64	; 0x40
 8002912:	d86f      	bhi.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002914:	2b30      	cmp	r3, #48	; 0x30
 8002916:	d064      	beq.n	80029e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002918:	2b30      	cmp	r3, #48	; 0x30
 800291a:	d86b      	bhi.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 800291c:	2b20      	cmp	r3, #32
 800291e:	d060      	beq.n	80029e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002920:	2b20      	cmp	r3, #32
 8002922:	d867      	bhi.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002924:	2b00      	cmp	r3, #0
 8002926:	d05c      	beq.n	80029e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002928:	2b10      	cmp	r3, #16
 800292a:	d05a      	beq.n	80029e2 <HAL_TIM_ConfigClockSource+0x15a>
 800292c:	e062      	b.n	80029f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	6899      	ldr	r1, [r3, #8]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	f000 f96a 	bl	8002c16 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002950:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	609a      	str	r2, [r3, #8]
      break;
 800295a:	e04f      	b.n	80029fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	6899      	ldr	r1, [r3, #8]
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	f000 f953 	bl	8002c16 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800297e:	609a      	str	r2, [r3, #8]
      break;
 8002980:	e03c      	b.n	80029fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6818      	ldr	r0, [r3, #0]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	6859      	ldr	r1, [r3, #4]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	461a      	mov	r2, r3
 8002990:	f000 f8ca 	bl	8002b28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2150      	movs	r1, #80	; 0x50
 800299a:	4618      	mov	r0, r3
 800299c:	f000 f921 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 80029a0:	e02c      	b.n	80029fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6818      	ldr	r0, [r3, #0]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	6859      	ldr	r1, [r3, #4]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	68db      	ldr	r3, [r3, #12]
 80029ae:	461a      	mov	r2, r3
 80029b0:	f000 f8e8 	bl	8002b84 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2160      	movs	r1, #96	; 0x60
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 f911 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 80029c0:	e01c      	b.n	80029fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6818      	ldr	r0, [r3, #0]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	6859      	ldr	r1, [r3, #4]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	461a      	mov	r2, r3
 80029d0:	f000 f8aa 	bl	8002b28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2140      	movs	r1, #64	; 0x40
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 f901 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 80029e0:	e00c      	b.n	80029fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4619      	mov	r1, r3
 80029ec:	4610      	mov	r0, r2
 80029ee:	f000 f8f8 	bl	8002be2 <TIM_ITRx_SetConfig>
      break;
 80029f2:	e003      	b.n	80029fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	73fb      	strb	r3, [r7, #15]
      break;
 80029f8:	e000      	b.n	80029fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80029fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a16:	b480      	push	{r7}
 8002a18:	b083      	sub	sp, #12
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bc80      	pop	{r7}
 8002a26:	4770      	bx	lr

08002a28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bc80      	pop	{r7}
 8002a38:	4770      	bx	lr

08002a3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b083      	sub	sp, #12
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bc80      	pop	{r7}
 8002a4a:	4770      	bx	lr

08002a4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr
	...

08002a60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a2b      	ldr	r2, [pc, #172]	; (8002b20 <TIM_Base_SetConfig+0xc0>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d007      	beq.n	8002a88 <TIM_Base_SetConfig+0x28>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a7e:	d003      	beq.n	8002a88 <TIM_Base_SetConfig+0x28>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a28      	ldr	r2, [pc, #160]	; (8002b24 <TIM_Base_SetConfig+0xc4>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d108      	bne.n	8002a9a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a20      	ldr	r2, [pc, #128]	; (8002b20 <TIM_Base_SetConfig+0xc0>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d007      	beq.n	8002ab2 <TIM_Base_SetConfig+0x52>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aa8:	d003      	beq.n	8002ab2 <TIM_Base_SetConfig+0x52>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a1d      	ldr	r2, [pc, #116]	; (8002b24 <TIM_Base_SetConfig+0xc4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d108      	bne.n	8002ac4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	68fa      	ldr	r2, [r7, #12]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	4a0d      	ldr	r2, [pc, #52]	; (8002b20 <TIM_Base_SetConfig+0xc0>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d103      	bne.n	8002af8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	691a      	ldr	r2, [r3, #16]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d005      	beq.n	8002b16 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	691b      	ldr	r3, [r3, #16]
 8002b0e:	f023 0201 	bic.w	r2, r3, #1
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	611a      	str	r2, [r3, #16]
  }
}
 8002b16:	bf00      	nop
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr
 8002b20:	40012c00 	.word	0x40012c00
 8002b24:	40000400 	.word	0x40000400

08002b28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6a1b      	ldr	r3, [r3, #32]
 8002b3e:	f023 0201 	bic.w	r2, r3, #1
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f023 030a 	bic.w	r3, r3, #10
 8002b64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	621a      	str	r2, [r3, #32]
}
 8002b7a:	bf00      	nop
 8002b7c:	371c      	adds	r7, #28
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	f023 0210 	bic.w	r2, r3, #16
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002bae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	031b      	lsls	r3, r3, #12
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002bc0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	621a      	str	r2, [r3, #32]
}
 8002bd8:	bf00      	nop
 8002bda:	371c      	adds	r7, #28
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr

08002be2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b085      	sub	sp, #20
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bf8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002bfa:	683a      	ldr	r2, [r7, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	f043 0307 	orr.w	r3, r3, #7
 8002c04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	609a      	str	r2, [r3, #8]
}
 8002c0c:	bf00      	nop
 8002c0e:	3714      	adds	r7, #20
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bc80      	pop	{r7}
 8002c14:	4770      	bx	lr

08002c16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b087      	sub	sp, #28
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
 8002c22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	021a      	lsls	r2, r3, #8
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	609a      	str	r2, [r3, #8]
}
 8002c4a:	bf00      	nop
 8002c4c:	371c      	adds	r7, #28
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr

08002c54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d101      	bne.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	e041      	b.n	8002cf0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a14      	ldr	r2, [pc, #80]	; (8002cfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d009      	beq.n	8002cc4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb8:	d004      	beq.n	8002cc4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a10      	ldr	r2, [pc, #64]	; (8002d00 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d10c      	bne.n	8002cde <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	40012c00 	.word	0x40012c00
 8002d00:	40000400 	.word	0x40000400

08002d04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr

08002d16 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <__libc_init_array>:
 8002d28:	b570      	push	{r4, r5, r6, lr}
 8002d2a:	2600      	movs	r6, #0
 8002d2c:	4d0c      	ldr	r5, [pc, #48]	; (8002d60 <__libc_init_array+0x38>)
 8002d2e:	4c0d      	ldr	r4, [pc, #52]	; (8002d64 <__libc_init_array+0x3c>)
 8002d30:	1b64      	subs	r4, r4, r5
 8002d32:	10a4      	asrs	r4, r4, #2
 8002d34:	42a6      	cmp	r6, r4
 8002d36:	d109      	bne.n	8002d4c <__libc_init_array+0x24>
 8002d38:	f000 f822 	bl	8002d80 <_init>
 8002d3c:	2600      	movs	r6, #0
 8002d3e:	4d0a      	ldr	r5, [pc, #40]	; (8002d68 <__libc_init_array+0x40>)
 8002d40:	4c0a      	ldr	r4, [pc, #40]	; (8002d6c <__libc_init_array+0x44>)
 8002d42:	1b64      	subs	r4, r4, r5
 8002d44:	10a4      	asrs	r4, r4, #2
 8002d46:	42a6      	cmp	r6, r4
 8002d48:	d105      	bne.n	8002d56 <__libc_init_array+0x2e>
 8002d4a:	bd70      	pop	{r4, r5, r6, pc}
 8002d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d50:	4798      	blx	r3
 8002d52:	3601      	adds	r6, #1
 8002d54:	e7ee      	b.n	8002d34 <__libc_init_array+0xc>
 8002d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d5a:	4798      	blx	r3
 8002d5c:	3601      	adds	r6, #1
 8002d5e:	e7f2      	b.n	8002d46 <__libc_init_array+0x1e>
 8002d60:	08002dbc 	.word	0x08002dbc
 8002d64:	08002dbc 	.word	0x08002dbc
 8002d68:	08002dbc 	.word	0x08002dbc
 8002d6c:	08002dc0 	.word	0x08002dc0

08002d70 <memset>:
 8002d70:	4603      	mov	r3, r0
 8002d72:	4402      	add	r2, r0
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d100      	bne.n	8002d7a <memset+0xa>
 8002d78:	4770      	bx	lr
 8002d7a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d7e:	e7f9      	b.n	8002d74 <memset+0x4>

08002d80 <_init>:
 8002d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d82:	bf00      	nop
 8002d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d86:	bc08      	pop	{r3}
 8002d88:	469e      	mov	lr, r3
 8002d8a:	4770      	bx	lr

08002d8c <_fini>:
 8002d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8e:	bf00      	nop
 8002d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d92:	bc08      	pop	{r3}
 8002d94:	469e      	mov	lr, r3
 8002d96:	4770      	bx	lr
