-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Fri Jul 08 10:28:45 2016
-- Host        : TELOPS212 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim D:/Telops/FIR-00251-Output/IP/blk_mem_gen_0/blk_mem_gen_0_funcsim.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k70tfbg676-1
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0bindec is
  port (
    ram_ena : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end blk_mem_gen_0bindec;

architecture STRUCTURE of blk_mem_gen_0bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ram_ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end blk_mem_gen_0blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0blk_mem_gen_mux is
  signal \<const0>\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(10),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(1),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(11),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(12),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(3),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(13),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(4),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(14),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(5),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(15),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(6),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(16),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(7),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(17),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => DOPADOP(0),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(18),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(0),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(19),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(1),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(20),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(2),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(21),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(3),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(22),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(4),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(23),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(5),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(24),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(6),
      O => douta(24)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(25),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I2(7),
      O => douta(25)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(26),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I3(0),
      O => douta(26)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(27),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I4(0),
      O => douta(27)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(28),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I4(1),
      O => douta(28)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(29),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I4(2),
      O => douta(29)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => p_0_out(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(9),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(2),
      I4 => I1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => \<const0>\
    );
\no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => \<const0>\
    );
\no_softecc_norm_sel2.has_mem_regs.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => \<const0>\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => \<const0>\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => \<const0>\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0blk_mem_gen_prim_wrapper_init is
  port (
    p_0_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end blk_mem_gen_0blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0blk_mem_gen_prim_wrapper_init is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_0A => X"00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000",
      INITP_0B => X"000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INITP_0C => X"FFFFFFFFF0000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"00000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"282725242221201F1D1C1B1A181716151312110F0E0D0B0A0908060504030100",
      INIT_41 => X"51504E4D4C4A49484645444341403F3E3C3B3A383736343332312F2E2D2C2A29",
      INIT_42 => X"7A797776757472716F6E6D6C6A69686765646362605F5E5C5B5A585756555352",
      INIT_43 => X"A3A2A09F9E9D9B9A99979695939291908E8D8C8B89888785848381807F7E7C7B",
      INIT_44 => X"A6A8A9ABACAEB0B2B3B5B7B8BABBBAB9B7B6B5B4B2B1B0AFADACABA9A8A7A5A4",
      INIT_45 => X"7072737577797A7C7D7F8183848687898B8D8E9092939596989A9C9E9FA1A2A4",
      INIT_46 => X"3A3C3D3F4143444648494B4D4E5052535556585A5C5D5F6162646668696B6D6E",
      INIT_47 => X"0406080A0B0C0E1012131517181A1C1D1F2123242628292B2D2F303233353739",
      INIT_48 => X"CED0D2D3D5D7D9DADCDDDFE1E3E4E6E8E9EBEDEFF0F2F3F5F7F9FAFCFEFF0103",
      INIT_49 => X"7F8284878A8C8F9294979A9C9FA2A4A7AAACAFB2B4B7BABCBFC2C4C6C8C9CBCD",
      INIT_4A => X"292C2F313437393C3F414447494C4E515457595C5F6164676A6C6F7274777A7C",
      INIT_4B => X"D4D7DADCDFE2E4E7EAECEFF1F4F7F9FCFE010407090C0F111417191C1F212426",
      INIT_4C => X"7F818487898C8F919497999C9FA2A4A7AAACAFB2B4B7BABCBFC2C4C7CACCCFD2",
      INIT_4D => X"494847464544434241414447494C4F515457595C5F616467696C6F717477797C",
      INIT_4E => X"696867666564636261605F5E5D5C5B5A595857565554535251504F4E4D4C4B4A",
      INIT_4F => X"8A898887858584828280807F7D7D7B7A7A787876757573727170706E6D6D6B6A",
      INIT_50 => X"AAA9A8A7A6A5A4A3A2A1A09F9E9D9C9B9A999897969594939291908F8E8D8C8A",
      INIT_51 => X"CBC9C8C7C6C6C4C3C2C1C0BFBEBDBCBBBAB9B8B7B6B5B4B3B2B1B0AFAEADACAB",
      INIT_52 => X"0D0A08050300FEFBF8F6F3F1EEECE9E7E4E1DFDCDAD7D5D3D3D1D0D0CECECCCB",
      INIT_53 => X"5F5C5A5754524F4D4A474542403D3B383633312E2C292724211F1C1A1714120F",
      INIT_54 => X"B1AEACA9A7A4A19F9C9A9794928F8D8A888582807D7B787573706E6B69666461",
      INIT_55 => X"0200FDFAF8F5F3F0EEEBE9E6E4E1DFDCDAD7D4D2CFCDCAC7C5C2C0BDBBB8B6B3",
      INIT_56 => X"514F4D4B49474542403D3A383533302D2B282623211E1C191714120F0D0A0705",
      INIT_57 => X"908E8C8A88868482807E7C7A78767472706F6C6A69666563605F5D5B59575553",
      INIT_58 => X"CECCCAC8C6C4C2C0BEBDBBB8B7B5B3B1AFADABA9A7A5A3A19F9D9B9997969391",
      INIT_59 => X"0D0B0907050301FFFDFBF9F7F6F3F2F0EDECEAE8E6E4E2E0DEDCDAD8D6D4D2D0",
      INIT_5A => X"4B4A47464442403E3C3A38363432302E2C2A29262423201F1D1A19171513110F",
      INIT_5B => X"3A3D3F414446494B4E505255585A5D5F6164666563615F5D5B5957555351504D",
      INIT_5C => X"ECEEF0F3F6F8FAFDFF020407090C0E101315181A1D1F212427292C2E30333538",
      INIT_5D => X"9D9FA2A4A6A9ACAEB0B3B6B8BBBDBFC2C4C7C9CCCED0D3D6D8DBDDDFE2E4E7E9",
      INIT_5E => X"4E515356585B5D5F626467696C6E717375787B7D7F828487898C8E919395989A",
      INIT_5F => X"000205070A0C0E111316191B1D202225272A2C2E313336383B3D3F4244474A4C",
      INIT_60 => X"242322201F1E1D1C1B1918171615141212100F0E0D0B0A090807060404020100",
      INIT_61 => X"4A48474645434241403F3E3C3C3A3938373535333231302E2D2C2B2A29272625",
      INIT_62 => X"6F6D6D6B6A69686665646362615F5E5D5C5B5A58585655545351504F4E4D4C4A",
      INIT_63 => X"94939291908E8D8C8B8A88878685848281807F7E7D7B7B797877767474727170",
      INIT_64 => X"B9B8B7B6B5B4B3B1B0AFAEADACAAA9A8A7A6A4A3A2A1A09F9D9C9B9A99989795",
      INIT_65 => X"DFDEDDDBDAD9D8D7D6D4D3D2D1D0CFCDCCCBCAC9C7C6C5C4C3C2C0BFBEBDBCBB",
      INIT_66 => X"04030201FFFEFDFCFBFAF9F7F6F5F4F3F2F0EFEEEDECEBE9E8E7E6E5E4E2E1E0",
      INIT_67 => X"2A28272625242321201F1E1D1C1A1918171614131211100F0D0C0B0A09080605",
      INIT_68 => X"4F4E4C4B4A4948474544434241403E3D3C3B3A39373635343332312F2E2D2C2B",
      INIT_69 => X"747372716F6F6D6C6B6A69686665646362615F5E5D5C5B5A5857565554525150",
      INIT_6A => X"9999979695949292908F8E8D8B8B8988878684848281807F7D7D7B7A79787676",
      INIT_6B => X"BFBEBDBCBAB9B8B7B6B5B3B2B1B0AFAEACABAAA9A8A7A5A4A3A2A1A09E9D9C9B",
      INIT_6C => X"A2A3A3A4A6A6A7A9A9AAABACADAEAFB0B1B2B3B4B5B6B7B8B9BABBBCBDBEBFC0",
      INIT_6D => X"82838485868788898A8B8C8D8E8F90919293949596979899999B9C9C9E9F9FA0",
      INIT_6E => X"636465666768696A6B6C6D6E6F707171737474767777787A7A7B7C7D7E7F8081",
      INIT_6F => X"4444454747484A4A4B4C4D4E4F505152535455565758595A5B5C5D5E5F606162",
      INIT_70 => X"2425262728292A2B2C2D2E2F303132333435363738393A3B3C3D3E3F40414143",
      INIT_71 => X"05060708090A0B0C0D0E0F10111213141516171819191B1C1C1E1F1F20222223",
      INIT_72 => X"E6E7E8E9E9EBECECEDEFEFF0F2F2F3F4F5F6F7F8F9FAFBFCFDFEFF0001020304",
      INIT_73 => X"C6C7C8C9CACBCCCDCECFD0D1D2D3D4D5D6D7D8D9DADBDCDDDEDFE0E1E2E3E4E5",
      INIT_74 => X"A7A8A9AAABACADAEAFB0B1B2B3B4B5B6B7B8B9BABBBCBDBEBFC0C0C1C3C3C4C6",
      INIT_75 => X"88898A8B8C8D8E8F909192939495959798989A9B9B9C9E9E9FA0A1A2A3A4A5A6",
      INIT_76 => X"68696B6B6C6E6E6F707172737475767778797A7B7C7D7E7F8081828384858687",
      INIT_77 => X"494A4B4C4D4E4F505152535455565758595A5B5C5D5E5F606162636465656768",
      INIT_78 => X"4040404141414242424243434344444444454545464646464747474848484849",
      INIT_79 => X"373737383838383939393A3A3A3A3B3B3B3C3C3C3C3D3D3D3E3E3E3E3F3F3F40",
      INIT_7A => X"2E2E2E2E2F2F2F30303030313131323232323333333434343435353536363636",
      INIT_7B => X"2425252526262626272727282828282929292A2A2A2A2B2B2B2C2C2C2C2D2D2D",
      INIT_7C => X"1B1C1C1C1D1D1D1D1E1E1E1F1F1F1F2020202021212122222222232323242424",
      INIT_7D => X"12131313131414141515151516161617171717181818191919191A1A1A1B1B1B",
      INIT_7E => X"09090A0A0A0B0B0B0B0C0C0C0D0D0D0D0E0E0E0F0F0F0F101010111111111212",
      INIT_7F => X"0000010101010202020303030304040405050505060606070707070808080909",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const0>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13) => \<const0>\,
      ADDRBWRADDR(12) => \<const0>\,
      ADDRBWRADDR(11) => \<const0>\,
      ADDRBWRADDR(10) => \<const0>\,
      ADDRBWRADDR(9) => \<const0>\,
      ADDRBWRADDR(8) => \<const0>\,
      ADDRBWRADDR(7) => \<const0>\,
      ADDRBWRADDR(6) => \<const0>\,
      ADDRBWRADDR(5) => \<const0>\,
      ADDRBWRADDR(4) => \<const0>\,
      ADDRBWRADDR(3) => \<const0>\,
      ADDRBWRADDR(2) => \<const0>\,
      ADDRBWRADDR(1) => \<const0>\,
      ADDRBWRADDR(0) => \<const0>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4) => \<const0>\,
      DIADI(3) => \<const0>\,
      DIADI(2) => \<const0>\,
      DIADI(1) => \<const0>\,
      DIADI(0) => \<const0>\,
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => p_0_out(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => p_0_out(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => \<const0>\,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_68_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_69_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_70_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5494604654B4604554B4604454B4604354B4604254D45C4254D45C4154D45C40",
      INIT_01 => X"5454644C5474644B5474644A5474644A54746449549464485494644754946046",
      INIT_02 => X"541468535434685254346851543468505434684F5434684E5454684E5454644D",
      INIT_03 => X"53D4705953F46C5853F46C5753F46C5753F46C5653F46C5554146C5454146C53",
      INIT_04 => X"5394745F53B4745F53B4705E53B4705D53B4705C53D4705B53D4705B53D4705A",
      INIT_05 => X"5354786653747865537478645374746353747463539474625394746153947460",
      INIT_06 => X"53347C6C53347C6B53347C6B53347C6953347869535478685354786753547867",
      INIT_07 => X"52F5007352F5007252F5007152F5007053147C6F53147C6F53147C6E53147C6D",
      INIT_08 => X"52B5047952B5047852B5047852B5047752D5047652D5007552D5007452D50074",
      INIT_09 => X"527508805275087F5275087E5275087D5295087C5295087C5295047B5295047A",
      INIT_0A => X"52350C8652350C8552350C8452350C8452550C8352550C8252550C8152550880",
      INIT_0B => X"51F5148C51F5108C51F5108B51F5108A52151089521510885215108852151087",
      INIT_0C => X"51B5189351B5189251B5149151B5149051D5149051D5148F51D5148E51D5148D",
      INIT_0D => X"51751C9951751C9951751C985175189751951896519518955195189551951893",
      INIT_0E => X"513520A05135209F5135209E5135209D51551C9D51551C9C51551C9B51551C9A",
      INIT_0F => X"50F524A650F524A550F524A550F524A4511524A3511520A2511520A1511520A1",
      INIT_10 => X"50B528AD50B528AC50B528AB50D528AA50D528A950D528A950D524A850F524A7",
      INIT_11 => X"50752CB350752CB250752CB150952CB150952CB050952CAF50952CAE50B528AD",
      INIT_12 => X"503534BA503530B9503530B8505530B7505530B6505530B5505530B5505530B3",
      INIT_13 => X"4FF538C04FF538BF4FF534BE501534BE501534BD501534BC501534BB503534BA",
      INIT_14 => X"4FB53CC64FB53CC64FB53CC54FD538C44FD538C34FD538C24FD538C24FF538C1",
      INIT_15 => X"4F7540CD4F7540CC4F7540CB4F9540CA4F953CCA4F953CC94F953CC84FB53CC7",
      INIT_16 => X"4F1544D44F3544D34F3544D24F3544D14F3544D04F5544D04F5544CF4F5540CE",
      INIT_17 => X"4ED54CDA4EF548D94EF548D84EF548D84EF548D74F1548D64F1548D54F1548D4",
      INIT_18 => X"4EB54CE04EB54CDF4EB54CDF4ED54CDE4ED54CDD4ED54CDC4ED54CDB4EF548DB",
      INIT_19 => X"4E7554E74E7550E64E9550E54E9550E44E9550E34E9550E34E9550E24EB550E1",
      INIT_1A => X"4E3558ED4E3558EC4E5554EB4E5554EB4E5554EA4E5554E94E7554E84E7554E7",
      INIT_1B => X"4DF55CF34DF55CF34E155CF24E1558F14E1558F04E1558EF4E3558EF4E3558EE",
      INIT_1C => X"4DB560FA4DB560F94DD560F84DD560F74DD55CF74DD55CF64DF55CF54DF55CF4",
      INIT_1D => X"4D7565004D7565004D9564FF4D9564FE4D9564FD4D9560FC4DB560FC4DB560FB",
      INIT_1E => X"4D3569074D3569064D5569054D5569044D5569044D5569034D7565024D756501",
      INIT_1F => X"4CF56D0D4CF56D0C4D156D0C4D156D0B4D156D0A4D156D094D356D084D356908",
      INIT_20 => X"4CB575144CB571134CD571124CD571114CD571104CD571104CF5710F4CF5710E",
      INIT_21 => X"4C75791A4C7579194C9575184C9575184C9575174C9575164CB575154CB57514",
      INIT_22 => X"4C357D214C557D204C557D1F4C55791E4C55791D4C55791C4C75791C4C75791B",
      INIT_23 => X"4BF601274C1601264C1601254C1601254C157D244C357D234C357D224C357D21",
      INIT_24 => X"4BB6052D4BD6052D4BD6052C4BD6052B4BD6052A4BF601294BF601294BF60127",
      INIT_25 => X"4B7609344B9609334B9609324B9609314B9609314BB609304BB6052F4BB6052E",
      INIT_26 => X"4B360D3A4B560D394B560D394B560D384B560D374B760D364B760D354B760935",
      INIT_27 => X"4AF615414B1611404B16113F4B16113E4B16113D4B36113D4B36113C4B36113B",
      INIT_28 => X"4AB619474AD619464AD615464AD615454AD615444AF615434AF615424AF61542",
      INIT_29 => X"4A761D4E4A961D4D4A961D4C4A96194B4A96194A4AB6194A4AB619494AB61948",
      INIT_2A => X"4A3621544A5621534A5621524A5621524A561D514A761D504A761D4F4A761D4E",
      INIT_2B => X"49F6255A4A16255A4A1625594A1625584A1625574A3621564A3621564A362155",
      INIT_2C => X"49D6296149D6296049D6295F49D6295E49F6295E49F6295D49F6255C49F6255B",
      INIT_2D => X"49962D6749962D6749962D6649962D6549B62D6449B62D6349B62D6249B62962",
      INIT_2E => X"4956356E4956316D4956316C4956316B4976316B4976316A4976316949763168",
      INIT_2F => X"4916397449163573491635734916357249363571493635704936356F4936356F",
      INIT_30 => X"48D63D7B48D63D7A48D6397948D6397848F6397748F6397748F6397648F63975",
      INIT_31 => X"48964181489641804896417F48963D7F48B63D7E48B63D7D48B63D7C48B63D7B",
      INIT_32 => X"4856458848564587485645864856458548764184487641834876418348764182",
      INIT_33 => X"4816498E4816498D4816498C4816498C4836498B4836458A4836458948364588",
      INIT_34 => X"47B6519547B64D9447D64D9347D64D9247D64D9247D64D9147F64D9047F6498E",
      INIT_35 => X"4776559B4796559A4796519A47965199479651984796519747B6519647B65196",
      INIT_36 => X"473659A2475659A1475659A04756559F4756559E4776559E4776559D4776559C",
      INIT_37 => X"46F65DA847165DA747165DA647165DA6471659A5473659A4473659A3473659A2",
      INIT_38 => X"46D661AE46D661AD46D661AD46F65DAC46F65DAB46F65DAA46F65DA947165DA8",
      INIT_39 => X"469665B5469665B4469665B346B665B246B661B146B661B146B661B046D661AF",
      INIT_3A => X"465669BB465669BA465669B9467669B9467669B8467665B7467665B6469665B5",
      INIT_3B => X"46166DC146166DC146166DC046366DBF46366DBE46366DBD463669BD465669BC",
      INIT_3C => X"45D671C845D671C745D671C645F671C545F671C545F671C445F671C346166DC2",
      INIT_3D => X"459679CE459675CE459675CD45B675CC45B675CB45B675CA45B675C945D675C9",
      INIT_3E => X"45567DD545567DD4455679D3457679D2457679D2457679D1457679D0459679CF",
      INIT_3F => X"451701DB451701DA453701DA45367DD945367DD845367DD745567DD645567DD6",
      INIT_40 => X"44D705E244D705E144F705E044F705DF44F701DE44F701DE451701DD451701DC",
      INIT_41 => X"449709E8449709E744B709E644B709E644B709E544B705E444D705E344D705E2",
      INIT_42 => X"44570DEE44570DEE44770DED44770DEC44770DEB44770DEA449709EA449709E9",
      INIT_43 => X"441711F5441711F4443711F3443711F3443711F2443711F1445711F044570DEF",
      INIT_44 => X"43D719FB43D715FB43F715FA43F715F943F715F843F715F7441715F7441715F6",
      INIT_45 => X"43971E0243971E0143B71A0043B719FF43B719FF43B719FE43D719FD43D719FC",
      INIT_46 => X"43572208435722074377220743771E0643771E0543771E0443971E0343971E03",
      INIT_47 => X"4317260F4317260E4337260D4337260C4337220B4337220B4357220A43572209",
      INIT_48 => X"42D72A1542D72A1542D72A1442F72A1342F72A1242F72A1142F72A114317260F",
      INIT_49 => X"4297321C42972E1B42972E1A42B72E1942B72E1942B72E1842B72E1742D72E16",
      INIT_4A => X"425736224257362242573221427732204277321F4277321E4277321E4297321D",
      INIT_4B => X"42173A2942173A2842173A274237362642373626423736254237362442573623",
      INIT_4C => X"41D73E2F41F73E2E41F73A2D41F73A2C41F73A2C42173A2B42173A2A42173A29",
      INIT_4D => X"4197423541B7423441B7423441B73E3341B73E3241D73E3141D73E3041D73E30",
      INIT_4E => X"4157463C4177463B4177463A4177463941774239419742384197423741974236",
      INIT_4F => X"41174A4241374A4141374A4141374A4041374A3F4157463E4157463D4157463D",
      INIT_50 => X"40D74E4940F74E4840F74E4740F74E4640F74E4541174E4541174A4441174A43",
      INIT_51 => X"40B7524F40B7524E40B7524D40B7524D40B7524C40D7524B40D7524A40D74E49",
      INIT_52 => X"40775A5540775655407756544077565340975652409756514097565140975650",
      INIT_53 => X"40375E5C40375E5B40375A5A40375A5A40575A5940575A5840575A5740575A56",
      INIT_54 => X"3FF762623FF762623FF762613FF75E6040175E5F40175E5E40175E5E40175E5D",
      INIT_55 => X"3FB766693FB766683FB766673FB766663FD762663FD762653FD762643FD76263",
      INIT_56 => X"3F776A6F3F776A6E3F776A6E3F776A6D3F976A6C3F97666B3F97666A3F97666A",
      INIT_57 => X"3F376E763F376E753F376E743F376E733F576E723F576A723F576A713F576A70",
      INIT_58 => X"3ED7767C3ED7727C3EF7727B3EF7727A3EF772793EF772783F1772783F177277",
      INIT_59 => X"3E977A833E977A823EB776813EB776803EB776803EB7767F3ED7767E3ED7767D",
      INIT_5A => X"3E577E893E577E893E777E883E777A873E777A863E777A853E977A853E977A84",
      INIT_5B => X"3E1802903E38028F3E38028E3E38028D3E377E8D3E577E8C3E577E8B3E577E8A",
      INIT_5C => X"3DF806963DF806953DF806943E1802933E1802933E1802923E1802913E380290",
      INIT_5D => X"3DB80A9C3DB80A9B3DB80A9B3DD80A9A3DD806993DD806983DD806973DF80697",
      INIT_5E => X"3D780EA33D780EA23D780EA13D980EA03D980EA03D980A9F3D980A9E3DB80A9D",
      INIT_5F => X"3D3812A93D3812A83D3812A83D5812A73D5812A63D5812A53D580EA43D780EA4",
      INIT_60 => X"3CF816B03CF816AF3CF816AE3D1816AD3D1816AC3D1816AC3D1816AB3D3812AA",
      INIT_61 => X"3CB81EB63CB81AB53CB81AB43CD81AB43CD81AB33CD81AB23CD81AB13CF81AB0",
      INIT_62 => X"3C7822BC3C7822BC3C781EBB3C981EBA3C981EB93C981EB83C981EB83CB81EB7",
      INIT_63 => X"3C3826C33C3826C23C3826C13C5822C03C5822C03C5822BF3C5822BE3C7822BD",
      INIT_64 => X"3BF82AC93BF82AC93C182AC83C182AC73C1826C63C1826C53C1826C53C3826C4",
      INIT_65 => X"3BB82ED03BB82ECF3BD82ECE3BD82ECD3BD82ECD3BD82ACC3BF82ACB3BF82ACA",
      INIT_66 => X"3B7832D63B7832D53B9832D53B9832D43B9832D33B9832D23BB82ED13BB82ED1",
      INIT_67 => X"3B3836DD3B3836DC3B5836DB3B5836DA3B5836D93B5836D93B7836D83B7832D7",
      INIT_68 => X"3AF83EE33AF83EE33AF83EE23AF83AE13B183AE03B183ADF3B183ADF3B383ADD",
      INIT_69 => X"3AB842EA3AB842E93AB842E83AB842E73AD83EE73AD83EE63AD83EE53AD83EE4",
      INIT_6A => X"3A7846F03A7846F03A7846EF3A7846EE3A9846ED3A9842EC3A9842EC3A9842EB",
      INIT_6B => X"3A384AF73A384AF63A384AF53A384AF43A584AF43A584AF33A5846F23A5846F1",
      INIT_6C => X"39F84EFD39F84EFC39F84EFC39F84EFB3A184EFA3A184EF93A184EF83A184AF8",
      INIT_6D => X"39B8570439B8530339B8530239B8530139D8530039D8530039D852FF39D852FE",
      INIT_6E => X"3978570A3998570939985708399857073998570639B8570639B8570539B85304",
      INIT_6F => X"39385F1039585B0F39585B0F39585B0E39585B0D39785B0C39785B0B39785B0B",
      INIT_70 => X"38F863173918631639185F1539185F1439185F1339385F1339385F1239385F11",
      INIT_71 => X"38B8671D38D8671C38D8671B38D8631B38D8631A38F8631938F8631838F86317",
      INIT_72 => X"38786B2338986B2338986B2238986B213898672038B8671F38B8671F38B8671E",
      INIT_73 => X"38386F2A38586F2938586F2838586F2738586F2738786B2638786B2538786B24",
      INIT_74 => X"37F87330381873303818732F3818732E3818732D3838732C38386F2C38386F2B",
      INIT_75 => X"37B8773737D8773637D8773537D8773437D8773437F8773337F8773237F87331",
      INIT_76 => X"37787F3D37987B3C37987B3C37987B3B37987B3A37B87B3937B87B3837B87B38",
      INIT_77 => X"375903443759034337587F4237587F4137787F4037787F4037787F3F37787F3E",
      INIT_78 => X"36F9074A36F9074A371907493719074837190747371903463739034637390345",
      INIT_79 => X"36B90B5136B90B5036D90B4F36D90B4E36D90B4E36D90B4D36F9074C36F9074B",
      INIT_7A => X"36790F5736790F5736990F5636990F5536990F5436990F5336B90F5236B90B52",
      INIT_7B => X"3639175E3639135D3659135C3659135B3659135B3659135A3679135936791358",
      INIT_7C => X"35F91B6435F91B63361917633619176236191761361917603639175F3639175F",
      INIT_7D => X"35B91F6B35B91F6A35D91F6935D91B6835D91B6735D91B6735F91B6635F91B65",
      INIT_7E => X"35792371357923703599236F3599236F35991F6E35991F6D35B91F6C35B91F6B",
      INIT_7F => X"3559277735392777355927763559277535592774355923733579237335792372",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4) => \<const1>\,
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const0>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13) => \<const0>\,
      ADDRBWRADDR(12) => \<const0>\,
      ADDRBWRADDR(11) => \<const0>\,
      ADDRBWRADDR(10) => \<const0>\,
      ADDRBWRADDR(9) => \<const0>\,
      ADDRBWRADDR(8) => \<const0>\,
      ADDRBWRADDR(7) => \<const0>\,
      ADDRBWRADDR(6) => \<const0>\,
      ADDRBWRADDR(5) => \<const0>\,
      ADDRBWRADDR(4) => \<const0>\,
      ADDRBWRADDR(3) => \<const0>\,
      ADDRBWRADDR(2) => \<const0>\,
      ADDRBWRADDR(1) => \<const0>\,
      ADDRBWRADDR(0) => \<const0>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4) => \<const0>\,
      DIADI(3) => \<const0>\,
      DIADI(2) => \<const0>\,
      DIADI(1) => \<const0>\,
      DIADI(0) => \<const0>\,
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(30 downto 16) => DOADO(29 downto 15),
      DOADO(15) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(14 downto 0) => DOADO(14 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => \n_68_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPADOP(2) => \n_69_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPADOP(1) => \n_70_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => \<const0>\,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000001FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000",
      INITP_09 => X"FFFF000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000000000000",
      INITP_0A => X"FF0000000000000000007FFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFF",
      INITP_0B => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_0D => X"00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF",
      INITP_0E => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INITP_0F => X"7FFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFF000000000",
      INIT_00 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_01 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_02 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_03 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_04 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_05 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_06 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_07 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_08 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_09 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_10 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_11 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_12 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_13 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_14 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_15 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_16 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_17 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_18 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_19 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_20 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_21 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_22 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_23 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_24 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_25 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_26 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_27 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_28 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_29 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_2F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_30 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_31 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_32 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_33 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_34 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_35 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_36 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_37 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_38 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_39 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_40 => X"3F3D3B39373533312F2D2B29272523211F1D1B19171513110F0D0B0907050301",
      INIT_41 => X"817F7D7B79777573716F6D6B69676563615F5D5B595753534F4F4B4B47474341",
      INIT_42 => X"C1BFBDBBB9B7B5B3B1AFADABA9A7A5A3A19F9D9B99979593918F8D8B89878583",
      INIT_43 => X"0301FFFDFBF9F7F5F3F1EFEDEBE9E7E5E3E1DFDDDBD9D5D5D1D1CDCDC9C9C5C3",
      INIT_44 => X"4F4B494543413D393735312F2D29272523211F1D1B19171513110F0D0B090705",
      INIT_45 => X"ABA7A5A19F9D999793918D8B8785837F7D797773716F6B696563615D59575551",
      INIT_46 => X"070301FDFBF7F5F3EFEDE9E7E3E1DFDBD9D5D3D1CDC9C7C5C1BFBBB9B7B3AFAD",
      INIT_47 => X"635F5D595755514F4B4945433F3D393735312F2B2927231F1D1B1715130F0D09",
      INIT_48 => X"BEBAB8B6B2AEACAAA6A4A09E9C989492908C8A8684827E7C787672706C6A6965",
      INIT_49 => X"8084888A8C909296989A9EA0A4A6AAACAEB2B4B8BABCC0C2C6C8CACCC8C6C4C0",
      INIT_4A => X"26282C2E3234383A3C404246484A4E505456585C5E6264686A6E7072767A7C7E",
      INIT_4B => X"CCCED2D4D6DADEE0E2E4E8EAECF0F2F6F8FCFE0004060A0C0E1216181A1C2024",
      INIT_4C => X"7072767A7C7E8084888A8C909296989C9EA2A4A6AAACB0B2B4B8BABEC0C2C6C8",
      INIT_4D => X"00060C10161C20262C303234383A3E404246484C4E5054565A5C606264686A6E",
      INIT_4E => X"565C60666C72767C82868C92969CA2A6ACB0B6BCC0C6CCD0D6DCE2E6ECF2F6FC",
      INIT_4F => X"ACB2B8BCC2C8CCD2D8DCE0E6ECF0F6FC00060C10161C20262C30363C40464C50",
      INIT_50 => X"02080C12181E22282E32383C42484C52585C62686C72787C82888C92989CA2A6",
      INIT_51 => X"585C62666C72787C82888C92989CA2A8ACB2B6BCC2C6CCD2D6DCE2E8ECF2F8FC",
      INIT_52 => X"E6E8EAEEF0F4F6F8FCFE0204080A0E101416181C1E2224282C32383C42484C52",
      INIT_53 => X"888C8E9294989A9EA0A2A6A8ACAEB0B4B6BABCC0C2C6C8CACED0D4D6DADCE0E2",
      INIT_54 => X"2C2E3234383A3E404446484C4E5256585A5E6064666A6C6E7274787A7E808286",
      INIT_55 => X"D1D5D6D8DCDEE2E4E6EAECF0F2F6F8FCFE0004060A0C101216181C1E2024262A",
      INIT_56 => X"958F8B87838387898D8F9195979B9D9FA3A5A9ABAFB1B5B7B9BDBFC3C5C9CBCF",
      INIT_57 => X"231F1B15110D0903FFFBF7F3EDE9E5E1DBD7D3CFC9C5C1BDB9B3AFABA7A19D99",
      INIT_58 => X"B3AFA9A5A19D97938F8B85817D79736F6B67635D5955514B47433F3935312D29",
      INIT_59 => X"433D3935312D27231F1B15110D0903FFFBF7F3EDE9E5E1DBD7D3CFC9C5C1BBB7",
      INIT_5A => X"D1CDC9C5BFBBB7B3ADA9A5A19D97938F8B85817D79736F6B67615D59554F4B47",
      INIT_5B => X"2D2B2929272523211F1D1D1B1917151513110F0D0703FFF9F5F1EDE9E3DFDBD7",
      INIT_5C => X"61615F5D5B5957575553514F4F4D4B4947454543413F3D3B3B3937353331312F",
      INIT_5D => X"97959393918F8D8B8989878583817F7D7D7B7977757573716F6D6B6B69676563",
      INIT_5E => X"CBCBC9C7C5C3C3C1BFBDBBB9B9B7B5B3B1AFAFADABA9A7A5A5A3A19F9D9D9B99",
      INIT_5F => X"01FFFDFDFBF9F7F5F3F3F1EFEDEBE9E9E7E5E3E1DFDFDDDBD9D7D5D5D3D1CFCD",
      INIT_60 => X"E9E9EBEBEDEDEDEFEFEFF1F1F3F3F3F5F5F7F7F7F9F9FBFBFBFDFDFFFFFF0101",
      INIT_61 => X"CFD1D1D1D3D3D5D5D5D7D7D9D9D9DBDBDDDDDDDFDFE1E1E1E3E3E5E5E5E7E7E7",
      INIT_62 => X"B7B7B7B9B9BBBBBBBDBDBFBFBFC1C1C3C3C3C5C5C5C7C7C9C9CBCBCBCDCDCDCF",
      INIT_63 => X"9D9D9F9FA1A1A1A3A3A5A5A5A7A7A9A9A9ABABADADADAFAFB1B1B1B3B3B3B5B5",
      INIT_64 => X"83858587878789898B8B8B8D8D8F8F8F919193939395959797979999999B9B9D",
      INIT_65 => X"6B6B6D6D6D6F6F717171737375757577777979797B7B7B7D7D7F7F7F81818383",
      INIT_66 => X"5153535355555757575959595B5B5D5D5D5F5F61616163636565656767696969",
      INIT_67 => X"3939393B3B3D3D3D3F3F3F4141434343454547474749494B4B4B4D4D4F4F4F51",
      INIT_68 => X"1F1F2121232323252525272729292B2B2B2D2D2D2F2F31313133333535353737",
      INIT_69 => X"0507070909090B0B0B0D0D0F0F0F1111131313151517171719191B1B1B1D1D1F",
      INIT_6A => X"EDEDEFEFEFF1F1F1F3F3F5F5F7F7F7F9F9F9FBFBFDFDFDFFFF01010103030505",
      INIT_6B => X"D3D5D5D5D7D7D7D9D9DBDBDBDDDDDFDFDFE1E1E3E3E3E5E5E7E7E7E9E9E9EBEB",
      INIT_6C => X"A3A5A5A7A9A9ABADAFB1B3B3B5B7B7B9BBBDBFC1C1C3C5C5C7C9CBCDCDCFD1D3",
      INIT_6D => X"717375757779797B7D7F818183858787898B8D8F8F9193959597999B9D9D9FA1",
      INIT_6E => X"3F4143434547494B4B4D4F515153555759595B5D5F5F6163656767696B6D6D6F",
      INIT_6F => X"0D0F1113131517191B1B1D1F212123252727292B2D2F2F3133353537393B3D3D",
      INIT_70 => X"DDDDDFE1E3E5E5E7E9EBEBEDEFF1F3F3F5F7F9F9FBFDFFFF0103050707090B0D",
      INIT_71 => X"ABADAFAFB1B3B3B5B7B9BBBDBDBFC1C1C3C5C7C9C9CBCDCFCFD1D3D5D7D7D9DB",
      INIT_72 => X"797B7D7D7F8183838587898B8B8D8F919193959799999B9D9F9FA1A3A5A5A7A9",
      INIT_73 => X"47494B4D4D4F515355555759595B5D5F616363656767696B6D6F6F7173757577",
      INIT_74 => X"1717191B1D1F1F2123232527292B2D2D2F3131333537393B3B3D3F3F41434547",
      INIT_75 => X"E5E7E7E9EBEDEDEFF1F3F5F5F7F9FBFBFDFF010303050709090B0D0F11111315",
      INIT_76 => X"B3B5B7B7B9BBBDBDBFC1C3C5C5C7C9CBCBCDCFD1D3D3D5D7D7D9DBDDDFE1E1E3",
      INIT_77 => X"8183858787898B8D8D8F9193959597999B9B9D9FA1A1A3A5A7A9A9ABADAFAFB1",
      INIT_78 => X"EFEBE9E5E1DDDBD7D3CFCDC9C5C1BFBBB7B3B1ADA9A5A39F9B9795918D898783",
      INIT_79 => X"5F5B5955514D4B47433F3D3935312F2B2723211D1915130F0B070501FDF9F7F3",
      INIT_7A => X"D1CDC9C5C3BFBBB7B5B1ADA9A7A39F9B9995918D8B87837F7D7975716F6B6763",
      INIT_7B => X"413D3935332F2B2725211D1917130F0B090501FDFBF7F3EFEDE9E5E1DFDBD7D3",
      INIT_7C => X"AFADA9A5A19F9B9793918D8985837F7B7975716D6B67635F5D5955514F4B4743",
      INIT_7D => X"1F1D1915110F0B070301FDF9F5F3EFEBE7E5E1DDD9D7D3CFCBC9C5C1BDBBB7B3",
      INIT_7E => X"918D8987837F7B7975716D6B67635F5D5955514F4B4743413D3935332F2B2725",
      INIT_7F => X"01FDF9F7F3EFEBE9E5E1DDDBD7D3CFCDC9C5C1BFBBB7B3B1ADA9A5A39F9B9795",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const0>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13) => \<const0>\,
      ADDRBWRADDR(12) => \<const0>\,
      ADDRBWRADDR(11) => \<const0>\,
      ADDRBWRADDR(10) => \<const0>\,
      ADDRBWRADDR(9) => \<const0>\,
      ADDRBWRADDR(8) => \<const0>\,
      ADDRBWRADDR(7) => \<const0>\,
      ADDRBWRADDR(6) => \<const0>\,
      ADDRBWRADDR(5) => \<const0>\,
      ADDRBWRADDR(4) => \<const0>\,
      ADDRBWRADDR(3) => \<const0>\,
      ADDRBWRADDR(2) => \<const0>\,
      ADDRBWRADDR(1) => \<const0>\,
      ADDRBWRADDR(0) => \<const0>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4) => \<const0>\,
      DIADI(3) => \<const0>\,
      DIADI(2) => \<const0>\,
      DIADI(1) => \<const0>\,
      DIADI(0) => \<const0>\,
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I1(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I2,
      ENBWREN => \<const0>\,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000FFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFF80000000000",
      INITP_02 => X"FFFFF8000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000007FF",
      INITP_03 => X"0000000000000FFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFF0000000000000",
      INITP_05 => X"FFE0000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000001FFFFF",
      INITP_06 => X"00000000001FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFF00000000",
      INITP_08 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFF8000000000FFFF80003FFFF00003FFFE00007FFFC000000000000",
      INITP_0A => X"3FFFC0001F0000003FFFFFE0000007FFFFFE000000FFFFFFFFFF800000000001",
      INITP_0B => X"003FFF0003FFF0003FFF0003FFF0003FFF000001FFFE0000FFFF00007FFF8000",
      INITP_0C => X"FFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFF8000000000007FFFFFFFFFFFF800000000000000000000001FFFFFF",
      INITP_0E => X"FE000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFF8000000000007FF",
      INITP_0F => X"00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"6E6A66625E565656524E4A46423E3E3A36322A2A26261E1E1A16120E0E0A0602",
      INIT_01 => X"DAD6D2CECECAC6C2BEBAB6B2B2AEAAA6A29E9E9A96928E8A8686827A7A76726E",
      INIT_02 => X"4642423E3A36322E2A2A26221E1A1616120E0A0602FEFEF6F6F2EEEAE6E6E2DE",
      INIT_03 => X"B6B2AEAAA6A2A29E9A96928E8A8A86827E7A7672726E6A62625E5A5A56524E4A",
      INIT_04 => X"221E1A1A16120E0A060202FEFAF6F2EAEAEAE6E2DEDAD6D2D2CECAC6C2BEBABA",
      INIT_05 => X"928E8A86827E7A7A76726E6A6662625E5A56524E4A4A46423E3A3632322E2A26",
      INIT_06 => X"FEFAF6F2F2EEEAE6E2DEDADAD6D2CEC6C6C2C2BEBAB6B2AEAAAAA6A29E9A9692",
      INIT_07 => X"6A6666625E5A56524E4E4A46423E3A3A36322E2A2622221E1A16120E0A0A0602",
      INIT_08 => X"DAD6D2CECAC6C6C2BEBAB6B2AEAEAAA6A29E9A9696928E8A86827E7E7A76726E",
      INIT_09 => X"46423E3E3A36322E2A2626221E1A16120E0E0A0602FEFAF6F6F2EEEAE6E2DEDA",
      INIT_0A => X"B6B2AEAAA6A29E9E9A96928E8A8686827E7A76726E6E6A66625E5A5656524E4A",
      INIT_0B => X"221E1A1616120E0A0602FEFEFAF6F2EEEAE6E6E2DEDAD6D2CECECAC6C2BEBAB6",
      INIT_0C => X"8E8A8A86827E7A7676726E6A66625E5E5A56524E4A4646423E3A36322E2E2A26",
      INIT_0D => X"FEFAF6F2EEEAEAE6E2DEDAD6D2D2CECAC6C2BEBABAB6B2AEAAA6A2A29E9A968E",
      INIT_0E => X"6A6662625E5A56524E4A4A46423E3A3632322E2A26221E1A1A16120E0A060202",
      INIT_0F => X"DAD6D2CECAC6C2C2BEBAB6B2AEAAAAA6A29E9A9692928E8A86827E7A7A76726E",
      INIT_10 => X"46423E3A3A36322E2A2622221E1A16120E0A0A0602FEFAF6F2F2EEEAE6E2DEDA",
      INIT_11 => X"B2AEAEAAA6A29E9A9A96928E8A8682827E7A76726E6A6A66625E5A5652524E4A",
      INIT_12 => X"221E1A16120E0E0A0602FEFAF6F6F2EEEAE6E2DEDEDAD6D2CECAC6C6C2BEBAB2",
      INIT_13 => X"8E8A8686827E7A76726E6E6A66625E5A5656524E4A46423E3E3A36322E2A2626",
      INIT_14 => X"FEFAF6F2EEEAE6E6E2DEDAD6D2CECECAC6C2BEBAB6B6B2AEAAA6A29E9E9A9692",
      INIT_15 => X"6A66625E5E5A56524E4A4646423E3A36322E2E2A26221E1A1616120E0A0602FE",
      INIT_16 => X"D6D6D2CECAC6C2BEBEBAB6B2AEAAA6A6A29E9A96928E8E8A86827E7A7676726E",
      INIT_17 => X"46423E3A3632322E2A26221E1A1A16120E0A060202FEFAF6F2EEEAEAE6E2DEDA",
      INIT_18 => X"B2AEAAAAA6A29E9A9692928E8A86827E7A7A76726E6A6662625E5A56524E4A4A",
      INIT_19 => X"221E1A16120E0A0A0602FEFAF6F2F2EEEAE6E2DEDADAD6D2CECAC6C2C2BEBAB6",
      INIT_1A => X"8E8A8682827E7A76726E6A6A66625E5A5652524E4A46423E3A3A36322E2A2622",
      INIT_1B => X"FAFAF6F2EEEAE6E2E2DEDAD6D2CECACAC6C2BEBAB6B2B2AEAAA6A29E9A9A9692",
      INIT_1C => X"6A66625E5A5656524E4A46423E3E3A36322E2A2626221E1A16120E0E0A0602FE",
      INIT_1D => X"D6D2CECECAC6C2BEBAB6B6B2AEAAA6A29E9E9A96928E8A8686827E7A76726E6E",
      INIT_1E => X"46423E3A36322E2E2A26221E1A1616120E0A0602FEFEFAF6F2EEEAE6E6E2DEDA",
      INIT_1F => X"B2AEAAA6A6A29E9A96928E8E8A86827E7A7676726E6A66625E5E5A56524E4A46",
      INIT_20 => X"464A4E52565A5E5E62666A6E7276767A7E82868A8E8E92969A9EA2A6A6AAAEB2",
      INIT_21 => X"DADEE2E6E6EAEEF2F6FAFEFE02060A0E1216161A1E22262A2E2E32363A3E4246",
      INIT_22 => X"6E6E72767A7E8286868A8E92969A9E9EA2A6AAAEB2B6B6BABEC2C6CACECED2D6",
      INIT_23 => X"FE02060A0E0E12161A1E2226262A2E32363A3E3E42464A4E5256565A5E62666A",
      INIT_24 => X"92969A9A9EA2A6AAAEB2B2B6BABEC2C6CACACED2D6DADEE2E2E6EAEEF2F6FAFA",
      INIT_25 => X"22262A2E32363A3A3E42464A4E5252565A5E62666A6A6E72767A7E8282868A8E",
      INIT_26 => X"B6BABEC2C2C6CACED2D6DADADEE2E6EAEEF2F2F6FAFE02060A0A0E12161A1E22",
      INIT_27 => X"4A4A4E52565A5E6262666A6E72767A7A7E82868A8E9292969A9EA2A6AAAAAEB2",
      INIT_28 => X"DADEE2E6EAEAEEF2F6FAFE0202060A0E12161A1A1E22262A2E3232363A3E4246",
      INIT_29 => X"6E7276767A7E82868A8E8E92969A9EA2A6A6AAAEB2B6BABEBEC2C6CACED2D6D6",
      INIT_2A => X"FE02060A0E1216161A1E22262A2E2E32363A3E4246464A4E52565A5E5E62666A",
      INIT_2B => X"92969A9E9EA2A6AAAEB2B6B6BABEC2C6CACECED2D6DADEE2E6E6EAEEF2F6FAFE",
      INIT_2C => X"26262A2E32363A3E3E42464A4E5256565A5E62666A6E6E72767A7E8286868A8E",
      INIT_2D => X"B2BABEC2C6C6CACED2D6DADEDEE2E6EAEEF2F6F6FAFE02060A0E0E12161A1E22",
      INIT_2E => X"4A4E5252565A5E62666A6A6E72767A7E8282868A8E92969A9A9EA2A6AAAEAEB2",
      INIT_2F => X"DADEE2E6EAEEF2F2F6FAFE02060A0A0E12161A1E2222262A2E32363A3A3E4246",
      INIT_30 => X"6E72767A7A7E82868A8E9292969A9EA2A6AAAAAEB2B6BABEC2C2C6CACED2D6DA",
      INIT_31 => X"0202060A0E12161A1A1E22262A2E3232363A3E42464A4A4E52565A5E6262666A",
      INIT_32 => X"8E969A9EA2A2A6AAAEB2B6BABABEC2C6CACED2D2D6DADEE2E6EAEAEEF2F6FAFE",
      INIT_33 => X"262A2E2E32363A3E4246464A4E52565A5E5E62666A6E7276767A7E82868A8A8E",
      INIT_34 => X"B6BABEC2C6CACECED2D6DADEE2E6E6EAEEF2F6FAFEFE02060A0E1216161A1E22",
      INIT_35 => X"4A4E5256565A5E62666A6E6E72767A7E8286868A8E92969A9E9EA2A6AAAEB2B6",
      INIT_36 => X"DADEE2E6EAEEF2F6F6FAFE02060A0E0E12161A1E2226262A2E32363A3E3E4246",
      INIT_37 => X"6E72767A7E7E82868A8E9296969A9EA2A6AAAEAEB2B6BABEC2C6C6CACED2D6DA",
      INIT_38 => X"02060A0A0E12161A1E2222262A2E32363A3A3E42464A4E4E52565A5E6266666A",
      INIT_39 => X"92969A9EA2A6AAAAAEB2B6BABEC2C2C6C6CED2D6DADADEE2E6EAEEF2F2F6FAFE",
      INIT_3A => X"262A2E3232363A3E42464A4A4E52565A5E6262666A6E72767A7A7E82868A8E92",
      INIT_3B => X"BABABEC2C6CACED2D2D6DADEE2E6EAEAEAF2F6FAFE0202060A0E12161A1A1E22",
      INIT_3C => X"4A4E52565A5A5E62626A6E7272767A7E82868A8A8E92969A9EA2A2A6AAAEB2B6",
      INIT_3D => X"DEE2E6E6EAEEF2F6F6FEFE02060A0E1216161A1E22262A2A2E32363A3E424246",
      INIT_3E => X"6E72767A7A8286868A8E92969A9E9EA2A6AAAEB2B2B6BABEC2C6CACECED2D6DA",
      INIT_3F => X"02060A0E0E12161A1E1E26262A2A32363A3E3E42464A4E525656565E62666A6E",
      INIT_40 => X"9A96928E86827E7A726E6A665E5A56524A46423E36322E2A221E1A16120A0602",
      INIT_41 => X"3A362E2A26221A16120E0602FEFAF2EEEAE6E2DAD6D2CECAC2BEBAB6AEAAA6A2",
      INIT_42 => X"D6D2CECAC2BEBAB6AEAAA6A29E96928E8A867E7A76726A66625E56524E4A423E",
      INIT_43 => X"76726E66625E5A564E4A46423A36322E26221E1A120E0A06FEFAF6F2EAE6E2DE",
      INIT_44 => X"B2B6B6BABEBEC2C6C6CACED2D2D6CECAC6C2BAB6B2AEA6A29E9A928E8A867E7A",
      INIT_45 => X"5A5E5E6262666A6E6E7276767A7E7E82868A8A8E8E9296969A9EA2A6A6AAAAAE",
      INIT_46 => X"0303070A0A0E1216161A1A1E2222262A2E2E3236363A3E4242464A4A4E525256",
      INIT_47 => X"ABABAFB3B3B7BBBBBFC3C3C7CBCBCFD3D7D7DBDFDFE3E7E7EBEFEFF3F7FBFBFF",
      INIT_48 => X"4F5357575B5F5F6367676B6F7377777B7B7F8387878B8F8F9397979B9FA3A3A7",
      INIT_49 => X"C7B7AB9B8B7F6F5F534333271707FBEBDBCFBFB3A3938777675B4B4347474B4F",
      INIT_4A => X"9B8F7F6F63534737271B0BFBEFDFCFC3B3A39787776B574B3B2F1F0F03F3E3D7",
      INIT_4B => X"6E5E524232261606FAEADECEC2B2A29686766A5B4B3F2F1F1303F3E7D7C7BBAB",
      INIT_4C => X"423626160AFAEADECEBEB2A296827666564A3A2A1E0EFEF2E2D6C6B6AA9A8A7E",
      INIT_4D => X"6A6E767A7E868A8E969286766A5A4A3E2E1E1202F2E6D6C6BAAA9A8E7E6E6252",
      INIT_4E => X"BABEC2CACED6DAE2E6EAF2F6FA02060E12161E22262E323A3E424A4E525A5E62",
      INIT_4F => X"050911151D21252D31393D41494D55595E666A72767A82868E92969EA2A6AEB2",
      INIT_50 => X"555961656971757D81858D91959DA1A9ADB1B9BDC1C9CDD5D9DDE5E9EDF5F901",
      INIT_51 => X"A1A9ADB5B9BDC5C9D1D5D9E1E5EDF1F5FD01090D11191D21292D35393D454951",
      INIT_52 => X"4C40382C24181008FCF4E9DDD5C9C1B5ADA5999185797171757D81858D91999D",
      INIT_53 => X"8C80786C645850443C34281C140800F4ECE0D8D0C4B8B0A49C90887C746C6058",
      INIT_54 => X"CCC4B8B0A49890847C70686054483C342820180C04F8F0E4DCD0C4BCB4A8A094",
      INIT_55 => X"0C00F8ECE4D8D0C4BCB0A89C948C80746C60584C443830281C1008FCF4E8E0D4",
      INIT_56 => X"E0ECFC0C1C181004F8F0E8DCD4C8C0B4ACA0948C847870645C50483C34282014",
      INIT_57 => X"ECFC0C1C2C3C4C5C68788898A8B8C8D8E4F404142434445460708090A0B0C0CC",
      INIT_58 => X"FC0C1C2C3C4C5868788898A8B8C8D8E4F404142434445460708090A0B0C0D0DC",
      INIT_59 => X"0D1D2939495969798999A5B5C5D5E5F4041420304050607080909CB0C0D0DCEC",
      INIT_5A => X"1D2D39495969798999A9B5C5D5E5F5051521354151617181919DADBDCDDDEDFD",
      INIT_5B => X"8D7D6D5945352111FDEDD9C5B5A1917D6D59455161718191A1B1BDCDDDEDFD0D",
      INIT_5C => X"D5C5B1A18D7D69554535210DFDE9D9C5B5A18D7D69594535210DFDE9D9C5B5A1",
      INIT_5D => X"2111FDE9D9C5B5A19179695545311D0DF9E9D5C5B19D8D7D69554531210DFDE9",
      INIT_5E => X"69554531210DF9E9D9C5B1A18D7D69594531210DFDE9D9C5B1A18D7D69594531",
      INIT_5F => X"B29D8D79695541311D0DF9E9D5C1B1A18D7969554531210DF9E9D5C5B1A18D79",
      INIT_60 => X"5551514D49494541413D39393531312D292525211D1D191515110D0D09050602",
      INIT_61 => X"ADA9A5A5A19D9D999595918D8D898585817D7D797571716D69696561615D5959",
      INIT_62 => X"0501FDFDF9F5F5F1EDEDE9E5E5E1DDDDD9D5D1D1CDC9C9C5C1C1BDB9B9B5B1B1",
      INIT_63 => X"5D595551514D49494541413D39393531312D29252521211D19191511110D0909",
      INIT_64 => X"B1B1ADA9A9A5A1A19D99999591918D898985817D7D797575716D6D696565615D",
      INIT_65 => X"09090501FDFDF9F5F5F1EDEDE9E5E5E1DDDDD9D5D1D1CDC9C9C5C1C1BDB9B9B5",
      INIT_66 => X"615D5D595555514D4D494545413D3D393535312D29292521211D19191511110D",
      INIT_67 => X"B9B5B5B1ADA9A9A5A1A19D99999591918D898985817D7D797575716D6D696565",
      INIT_68 => X"110D0909050101FDF9F9F5F1F1EDE9E9E5E1E1DDD9D9D5D1CDCDC9C5C5C1BDBD",
      INIT_69 => X"696561615D595955514D4D494545413D3D393535312D2D292525211D1D191511",
      INIT_6A => X"BDBDB9B5B5B1ADADA9A5A5A19D9D999595918D8D898585817D79797571716D69",
      INIT_6B => X"1515110D0D09050501FDF9F9F5F1F1EDE9E9E5E1E1DDD9D9D5D1D1CDC9C9C5C1",
      INIT_6C => X"C1B9B5B1A9A5A199959189858179757169655D59554D49453D39352D29251D19",
      INIT_6D => X"6D65615D55514D45413D35312D25211D15110D0501FDF5F1EDE5E1DDD5D1CDC5",
      INIT_6E => X"19110D0901FDF9F1EDE9E1D9D5D1C9C5C1B9B5B1A9A5A1999591898581797571",
      INIT_6F => X"C1BDB9B1ADA9A19D99918D89817D79716D69615D59514D49413D39312D29211D",
      INIT_70 => X"6C68645C58504C48403C38302C28201C18100C0800FCF8F0EDE9E1DDD9D1CDC9",
      INIT_71 => X"18140C0804FCF8F4ECE8E4DCD8D4CCC8C4BCB8B4ACA8A49C98948C88847C7874",
      INIT_72 => X"C4C0B8B4B0A8A4A098949088848078747068646058545048444038343028241C",
      INIT_73 => X"706C64605C54504C44403C34302C24201C14100C0400FCF4F0ECE4E0DCD4D0C8",
      INIT_74 => X"1C14100C0400FCF4F0ECE4E0DCD4D0CCC4C0BCB4B0ACA4A09C94908C84807C74",
      INIT_75 => X"C8C0BCB8B0ACA8A09C98908C88807C78706C68605C58504C44403C34302C2420",
      INIT_76 => X"746C68645C58544C48443C38342C28241C18140C0804FCF8F4ECE8E4DCD8D4CC",
      INIT_77 => X"20181410080400F8F4F0E8E4E0D8D4D0C8C4BCB8B4ACA8A49C98948C88847C78",
      INIT_78 => X"5050504C4C48484844444440403C3C3C383834343430302C2C2C282824242420",
      INIT_79 => X"848480807C7C7C787874747470706C6C6C68686464646060605C5C5858585454",
      INIT_7A => X"B8B4B4B0B0B0ACACA8A8A8A4A4A0A0A09C9C98989894949490908C8C8C888884",
      INIT_7B => X"E9E9E5E5E1E1E1DDDDD9D9D9D5D5D5D1D1CDCDCCC8C8C4C4C4C0C0BCBCBCB8B8",
      INIT_7C => X"19191915151111110D0D0909090505050101FDFDFDF9F9F9F5F5F1F1F1EDEDE9",
      INIT_7D => X"4D49494945454541413D3D3D393935353531312D2D2D29292925252121211D1D",
      INIT_7E => X"7D7D7D79797975757171716D6D69696965656161615D5D59595955555551514D",
      INIT_7F => X"B2B1ADADA9A9A9A5A5A1A1A19D9D99999995959591918D8D8D89898585858181",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const0>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13) => \<const0>\,
      ADDRBWRADDR(12) => \<const0>\,
      ADDRBWRADDR(11) => \<const0>\,
      ADDRBWRADDR(10) => \<const0>\,
      ADDRBWRADDR(9) => \<const0>\,
      ADDRBWRADDR(8) => \<const0>\,
      ADDRBWRADDR(7) => \<const0>\,
      ADDRBWRADDR(6) => \<const0>\,
      ADDRBWRADDR(5) => \<const0>\,
      ADDRBWRADDR(4) => \<const0>\,
      ADDRBWRADDR(3) => \<const0>\,
      ADDRBWRADDR(2) => \<const0>\,
      ADDRBWRADDR(1) => \<const0>\,
      ADDRBWRADDR(0) => \<const0>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4) => \<const0>\,
      DIADI(3) => \<const0>\,
      DIADI(2) => \<const0>\,
      DIADI(1) => \<const0>\,
      DIADI(0) => \<const0>\,
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => I2(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => I3(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => \<const0>\,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_30_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_31_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_32_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0101010101010101010101010101010101010101010000000000000000000000",
      INIT_03 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_04 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_05 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_06 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_07 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_08 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_09 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_0A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_0B => X"0303030303030303030302020202020202020202020202020202020202020202",
      INIT_0C => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0D => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0E => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_0F => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_10 => X"0404040404040404040404040404040404040404040303030303030303030303",
      INIT_11 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_12 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_13 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_14 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_15 => X"0505050505050505050505050505050505050505050505050505050505050504",
      INIT_16 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_17 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_18 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_19 => X"0606060606060606060605050505050505050505050505050505050505050505",
      INIT_1A => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_1B => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_1C => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_1D => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_1E => X"0707070707070707070707070707070707070707060606060606060606060606",
      INIT_1F => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_20 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_21 => X"0606060606060606060606060707070707070707070707070707070707070707",
      INIT_22 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_23 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_24 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_25 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_26 => X"0505050505050505050505050505050505050505050506060606060606060606",
      INIT_27 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_28 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_29 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_2A => X"0405050505050505050505050505050505050505050505050505050505050505",
      INIT_2B => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_2C => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_2D => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_2E => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_2F => X"0303030303030303030303040404040404040404040404040404040404040404",
      INIT_30 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_31 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_32 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_33 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_34 => X"0202020202020202020202020202020202020202020203030303030303030303",
      INIT_35 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_36 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_37 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_38 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_39 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3D => X"0000000000000000000000010101010101010101010101010101010101010101",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0101010101010101010101010000000000000000000000000000000000000000",
      INIT_42 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_43 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_44 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_45 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_46 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_47 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_48 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_49 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_4A => X"0202020202020202020202020202020202020202020202020202020202010101",
      INIT_4B => X"0303030303030303030303030303030303030303030303030303020202020202",
      INIT_4C => X"0404040404040404040404040404040404040404040403030303030303030303",
      INIT_4D => X"0505050505050505050505050505050505050505040404040404040404040404",
      INIT_4E => X"0404040404040404040404040405050505050505050505050505050505050505",
      INIT_4F => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_50 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_51 => X"0303030303030303030303030303030303040404040404040404040404040404",
      INIT_52 => X"0404040404040404030303030303030303030303030303030303030303030303",
      INIT_53 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_54 => X"0505050505050505050505050505050505050505050404040404040404040404",
      INIT_55 => X"0606050505050505050505050505050505050505050505050505050505050505",
      INIT_56 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_57 => X"0505050505050505050505050505050505050606060606060606060606060606",
      INIT_58 => X"0404040404040404040404040404040404050505050505050505050505050505",
      INIT_59 => X"0303030303030303030303030303030304040404040404040404040404040404",
      INIT_5A => X"0202020202020202020202020202020303030303030303030303030303030303",
      INIT_5B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_5C => X"0303030303030303030303030303030303030303030303030303020202020202",
      INIT_5D => X"0505040404040404040404040404040404040404040404040404040404040303",
      INIT_5E => X"0606060606060505050505050505050505050505050505050505050505050505",
      INIT_5F => X"0707070707070707070706060606060606060606060606060606060606060606",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0101000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_64 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_65 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_66 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_67 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_68 => X"0202020202020201010101010101010101010101010101010101010101010101",
      INIT_69 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_6A => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_6B => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_6C => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_6D => X"0303030303030303030303030303030303030303030202020202020202020202",
      INIT_6E => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_6F => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_70 => X"0404040404040404040404040404040404040404040303030303030303030303",
      INIT_71 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_72 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_73 => X"0505050505050505050505050505050505050505050504040404040404040404",
      INIT_74 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_75 => X"0505050505050505050505050505050505050505050505050505050505050505",
      INIT_76 => X"0606060606060606060606060606060606060606060605050505050505050505",
      INIT_77 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_78 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_79 => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_7A => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_7B => X"0606060606060606060606060606060606060606060606060606060606060606",
      INIT_7C => X"0707070707070707070707070707070707070606060606060606060606060606",
      INIT_7D => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_7E => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_7F => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const0>\,
      ADDRBWRADDR(14) => \<const0>\,
      ADDRBWRADDR(13) => \<const0>\,
      ADDRBWRADDR(12) => \<const0>\,
      ADDRBWRADDR(11) => \<const0>\,
      ADDRBWRADDR(10) => \<const0>\,
      ADDRBWRADDR(9) => \<const0>\,
      ADDRBWRADDR(8) => \<const0>\,
      ADDRBWRADDR(7) => \<const0>\,
      ADDRBWRADDR(6) => \<const0>\,
      ADDRBWRADDR(5) => \<const0>\,
      ADDRBWRADDR(4) => \<const0>\,
      ADDRBWRADDR(3) => \<const0>\,
      ADDRBWRADDR(2) => \<const0>\,
      ADDRBWRADDR(1) => \<const0>\,
      ADDRBWRADDR(0) => \<const0>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13) => \<const0>\,
      DIADI(12) => \<const0>\,
      DIADI(11) => \<const0>\,
      DIADI(10) => \<const0>\,
      DIADI(9) => \<const0>\,
      DIADI(8) => \<const0>\,
      DIADI(7) => \<const0>\,
      DIADI(6) => \<const0>\,
      DIADI(5) => \<const0>\,
      DIADI(4) => \<const0>\,
      DIADI(3) => \<const0>\,
      DIADI(2) => \<const0>\,
      DIADI(1) => \<const0>\,
      DIADI(0) => \<const0>\,
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(6) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(5) => \n_30_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(4) => \n_31_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(3) => \n_32_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(2 downto 0) => I4(2 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \n_71_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => I1,
      ENBWREN => \<const0>\,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => \<const0>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \<const0>\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => \<const0>\,
      WEA(2) => \<const0>\,
      WEA(1) => \<const0>\,
      WEA(0) => \<const0>\,
      WEBWE(7) => \<const0>\,
      WEBWE(6) => \<const0>\,
      WEBWE(5) => \<const0>\,
      WEBWE(4) => \<const0>\,
      WEBWE(3) => \<const0>\,
      WEBWE(2) => \<const0>\,
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0blk_mem_gen_prim_width is
  port (
    p_0_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end blk_mem_gen_0blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0blk_mem_gen_prim_wrapper_init
    port map (
      I1 => I1,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      p_0_out(8 downto 0) => p_0_out(8 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized0\
    port map (
      DOADO(29 downto 0) => DOADO(29 downto 0),
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena => ena,
      ram_ena => ram_ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_width__parameterized1\ is
  port (
    I1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized1\
    port map (
      DOPADOP(0) => DOPADOP(0),
      I1(7 downto 0) => I1(7 downto 0),
      I2 => I2,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_width__parameterized2\ is
  port (
    I2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized2\
    port map (
      I1 => I1,
      I2(7 downto 0) => I2(7 downto 0),
      I3(0) => I3(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_prim_width__parameterized3\ is
  port (
    I4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0blk_mem_gen_prim_wrapper_init__parameterized3\
    port map (
      I1 => I1,
      I4(2 downto 0) => I4(2 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 29 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end blk_mem_gen_0blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0blk_mem_gen_generic_cstr is
  signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\ : STD_LOGIC;
  signal \n_0_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_0_ramloop[4].ram.r\ : STD_LOGIC;
  signal \n_10_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_11_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_12_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_13_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_14_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_15_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_16_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_17_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_18_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_19_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_1_ramloop[4].ram.r\ : STD_LOGIC;
  signal \n_20_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_21_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_22_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_23_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_24_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_25_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_26_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_27_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_28_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_29_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_2_ramloop[4].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_3_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_4_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_4_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_4_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_5_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_5_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_5_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_6_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_6_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_6_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_7_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_7_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_7_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_8_ramloop[1].ram.r\ : STD_LOGIC;
  signal \n_8_ramloop[2].ram.r\ : STD_LOGIC;
  signal \n_8_ramloop[3].ram.r\ : STD_LOGIC;
  signal \n_9_ramloop[1].ram.r\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_ena : STD_LOGIC;
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => addra(12),
      I1 => ena,
      O => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\
    );
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0bindec
    port map (
      addra(2 downto 0) => addra(12 downto 10),
      ena => ena,
      ram_ena => ram_ena
    );
\has_mux_a.A\: entity work.blk_mem_gen_0blk_mem_gen_mux
    port map (
      DOADO(29) => \n_0_ramloop[1].ram.r\,
      DOADO(28) => \n_1_ramloop[1].ram.r\,
      DOADO(27) => \n_2_ramloop[1].ram.r\,
      DOADO(26) => \n_3_ramloop[1].ram.r\,
      DOADO(25) => \n_4_ramloop[1].ram.r\,
      DOADO(24) => \n_5_ramloop[1].ram.r\,
      DOADO(23) => \n_6_ramloop[1].ram.r\,
      DOADO(22) => \n_7_ramloop[1].ram.r\,
      DOADO(21) => \n_8_ramloop[1].ram.r\,
      DOADO(20) => \n_9_ramloop[1].ram.r\,
      DOADO(19) => \n_10_ramloop[1].ram.r\,
      DOADO(18) => \n_11_ramloop[1].ram.r\,
      DOADO(17) => \n_12_ramloop[1].ram.r\,
      DOADO(16) => \n_13_ramloop[1].ram.r\,
      DOADO(15) => \n_14_ramloop[1].ram.r\,
      DOADO(14) => \n_15_ramloop[1].ram.r\,
      DOADO(13) => \n_16_ramloop[1].ram.r\,
      DOADO(12) => \n_17_ramloop[1].ram.r\,
      DOADO(11) => \n_18_ramloop[1].ram.r\,
      DOADO(10) => \n_19_ramloop[1].ram.r\,
      DOADO(9) => \n_20_ramloop[1].ram.r\,
      DOADO(8) => \n_21_ramloop[1].ram.r\,
      DOADO(7) => \n_22_ramloop[1].ram.r\,
      DOADO(6) => \n_23_ramloop[1].ram.r\,
      DOADO(5) => \n_24_ramloop[1].ram.r\,
      DOADO(4) => \n_25_ramloop[1].ram.r\,
      DOADO(3) => \n_26_ramloop[1].ram.r\,
      DOADO(2) => \n_27_ramloop[1].ram.r\,
      DOADO(1) => \n_28_ramloop[1].ram.r\,
      DOADO(0) => \n_29_ramloop[1].ram.r\,
      DOPADOP(0) => \n_8_ramloop[2].ram.r\,
      I1(7) => \n_0_ramloop[2].ram.r\,
      I1(6) => \n_1_ramloop[2].ram.r\,
      I1(5) => \n_2_ramloop[2].ram.r\,
      I1(4) => \n_3_ramloop[2].ram.r\,
      I1(3) => \n_4_ramloop[2].ram.r\,
      I1(2) => \n_5_ramloop[2].ram.r\,
      I1(1) => \n_6_ramloop[2].ram.r\,
      I1(0) => \n_7_ramloop[2].ram.r\,
      I2(7) => \n_0_ramloop[3].ram.r\,
      I2(6) => \n_1_ramloop[3].ram.r\,
      I2(5) => \n_2_ramloop[3].ram.r\,
      I2(4) => \n_3_ramloop[3].ram.r\,
      I2(3) => \n_4_ramloop[3].ram.r\,
      I2(2) => \n_5_ramloop[3].ram.r\,
      I2(1) => \n_6_ramloop[3].ram.r\,
      I2(0) => \n_7_ramloop[3].ram.r\,
      I3(0) => \n_8_ramloop[3].ram.r\,
      I4(2) => \n_0_ramloop[4].ram.r\,
      I4(1) => \n_1_ramloop[4].ram.r\,
      I4(0) => \n_2_ramloop[4].ram.r\,
      addra(2 downto 0) => addra(12 downto 10),
      clka => clka,
      douta(29 downto 0) => douta(29 downto 0),
      ena => ena,
      p_0_out(8 downto 0) => p_0_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0blk_mem_gen_prim_width
    port map (
      I1 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      p_0_out(8 downto 0) => p_0_out(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0blk_mem_gen_prim_width__parameterized0\
    port map (
      DOADO(29) => \n_0_ramloop[1].ram.r\,
      DOADO(28) => \n_1_ramloop[1].ram.r\,
      DOADO(27) => \n_2_ramloop[1].ram.r\,
      DOADO(26) => \n_3_ramloop[1].ram.r\,
      DOADO(25) => \n_4_ramloop[1].ram.r\,
      DOADO(24) => \n_5_ramloop[1].ram.r\,
      DOADO(23) => \n_6_ramloop[1].ram.r\,
      DOADO(22) => \n_7_ramloop[1].ram.r\,
      DOADO(21) => \n_8_ramloop[1].ram.r\,
      DOADO(20) => \n_9_ramloop[1].ram.r\,
      DOADO(19) => \n_10_ramloop[1].ram.r\,
      DOADO(18) => \n_11_ramloop[1].ram.r\,
      DOADO(17) => \n_12_ramloop[1].ram.r\,
      DOADO(16) => \n_13_ramloop[1].ram.r\,
      DOADO(15) => \n_14_ramloop[1].ram.r\,
      DOADO(14) => \n_15_ramloop[1].ram.r\,
      DOADO(13) => \n_16_ramloop[1].ram.r\,
      DOADO(12) => \n_17_ramloop[1].ram.r\,
      DOADO(11) => \n_18_ramloop[1].ram.r\,
      DOADO(10) => \n_19_ramloop[1].ram.r\,
      DOADO(9) => \n_20_ramloop[1].ram.r\,
      DOADO(8) => \n_21_ramloop[1].ram.r\,
      DOADO(7) => \n_22_ramloop[1].ram.r\,
      DOADO(6) => \n_23_ramloop[1].ram.r\,
      DOADO(5) => \n_24_ramloop[1].ram.r\,
      DOADO(4) => \n_25_ramloop[1].ram.r\,
      DOADO(3) => \n_26_ramloop[1].ram.r\,
      DOADO(2) => \n_27_ramloop[1].ram.r\,
      DOADO(1) => \n_28_ramloop[1].ram.r\,
      DOADO(0) => \n_29_ramloop[1].ram.r\,
      addra(9 downto 0) => addra(9 downto 0),
      clka => clka,
      ena => ena,
      ram_ena => ram_ena
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0blk_mem_gen_prim_width__parameterized1\
    port map (
      DOPADOP(0) => \n_8_ramloop[2].ram.r\,
      I1(7) => \n_0_ramloop[2].ram.r\,
      I1(6) => \n_1_ramloop[2].ram.r\,
      I1(5) => \n_2_ramloop[2].ram.r\,
      I1(4) => \n_3_ramloop[2].ram.r\,
      I1(3) => \n_4_ramloop[2].ram.r\,
      I1(2) => \n_5_ramloop[2].ram.r\,
      I1(1) => \n_6_ramloop[2].ram.r\,
      I1(0) => \n_7_ramloop[2].ram.r\,
      I2 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0blk_mem_gen_prim_width__parameterized2\
    port map (
      I1 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\,
      I2(7) => \n_0_ramloop[3].ram.r\,
      I2(6) => \n_1_ramloop[3].ram.r\,
      I2(5) => \n_2_ramloop[3].ram.r\,
      I2(4) => \n_3_ramloop[3].ram.r\,
      I2(3) => \n_4_ramloop[3].ram.r\,
      I2(2) => \n_5_ramloop[3].ram.r\,
      I2(1) => \n_6_ramloop[3].ram.r\,
      I2(0) => \n_7_ramloop[3].ram.r\,
      I3(0) => \n_8_ramloop[3].ram.r\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0blk_mem_gen_prim_width__parameterized3\
    port map (
      I1 => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\,
      I4(2) => \n_0_ramloop[4].ram.r\,
      I4(1) => \n_1_ramloop[4].ram.r\,
      I4(0) => \n_2_ramloop[4].ram.r\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 29 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end blk_mem_gen_0blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0blk_mem_gen_generic_cstr
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(29 downto 0) => douta(29 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0blk_mem_gen_v8_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 29 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end blk_mem_gen_0blk_mem_gen_v8_1_synth;

architecture STRUCTURE of blk_mem_gen_0blk_mem_gen_v8_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0blk_mem_gen_top
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(29 downto 0) => douta(29 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 29 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 29 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 29 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 29 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "blk_mem_gen_v8_1";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "kintex7";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "kintex7";
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "./";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "NONE";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 4;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 3;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "blk_mem_gen_0.mif";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "blk_mem_gen_0.mem";
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "0";
  attribute C_RST_TYPE : string;
  attribute C_RST_TYPE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "SYNC";
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "0";
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 30;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 30;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 5120;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 5120;
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 13;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "CE";
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "0";
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 30;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 30;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 5120;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 5120;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 13;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "ALL";
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ : entity is "yes";
end \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0blk_mem_gen_v8_1_synth
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(29 downto 0) => douta(29 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_1,Vivado 2013.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_1,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_1,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.1,x_ipCoreRevision=0,x_ipLanguage=VHDL,C_FAMILY=kintex7,C_XDEVICEFAMILY=kintex7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=blk_mem_gen_0.mif,C_INIT_FILE=blk_mem_gen_0.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_RST_TYPE=SYNC,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=30,C_READ_WIDTH_A=30,C_WRITE_DEPTH_A=5120,C_READ_DEPTH_A=5120,C_ADDRA_WIDTH=13,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=30,C_READ_WIDTH_B=30,C_WRITE_DEPTH_B=5120,C_READ_DEPTH_B=5120,C_ADDRB_WIDTH=13,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_ENABLE_32BIT_ADDRESS=0,C_DISABLE_WARN_BHV_COLL=0,C_DISABLE_WARN_BHV_RANGE=0,C_USE_BRAM_BLOCK=0,C_CTRL_ECC_ALGO=NONE}";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 5120;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 5120;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 30;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 30;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_RST_TYPE : string;
  attribute C_RST_TYPE of U0 : label is "SYNC";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 5120;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 5120;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 30;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 30;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
U0: entity work.\blk_mem_gen_0blk_mem_gen_v8_1__parameterized0\
    port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12) => \<const0>\,
      addrb(11) => \<const0>\,
      addrb(10) => \<const0>\,
      addrb(9) => \<const0>\,
      addrb(8) => \<const0>\,
      addrb(7) => \<const0>\,
      addrb(6) => \<const0>\,
      addrb(5) => \<const0>\,
      addrb(4) => \<const0>\,
      addrb(3) => \<const0>\,
      addrb(2) => \<const0>\,
      addrb(1) => \<const0>\,
      addrb(0) => \<const0>\,
      clka => clka,
      clkb => \<const0>\,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      dina(29) => \<const0>\,
      dina(28) => \<const0>\,
      dina(27) => \<const0>\,
      dina(26) => \<const0>\,
      dina(25) => \<const0>\,
      dina(24) => \<const0>\,
      dina(23) => \<const0>\,
      dina(22) => \<const0>\,
      dina(21) => \<const0>\,
      dina(20) => \<const0>\,
      dina(19) => \<const0>\,
      dina(18) => \<const0>\,
      dina(17) => \<const0>\,
      dina(16) => \<const0>\,
      dina(15) => \<const0>\,
      dina(14) => \<const0>\,
      dina(13) => \<const0>\,
      dina(12) => \<const0>\,
      dina(11) => \<const0>\,
      dina(10) => \<const0>\,
      dina(9) => \<const0>\,
      dina(8) => \<const0>\,
      dina(7) => \<const0>\,
      dina(6) => \<const0>\,
      dina(5) => \<const0>\,
      dina(4) => \<const0>\,
      dina(3) => \<const0>\,
      dina(2) => \<const0>\,
      dina(1) => \<const0>\,
      dina(0) => \<const0>\,
      dinb(29) => \<const0>\,
      dinb(28) => \<const0>\,
      dinb(27) => \<const0>\,
      dinb(26) => \<const0>\,
      dinb(25) => \<const0>\,
      dinb(24) => \<const0>\,
      dinb(23) => \<const0>\,
      dinb(22) => \<const0>\,
      dinb(21) => \<const0>\,
      dinb(20) => \<const0>\,
      dinb(19) => \<const0>\,
      dinb(18) => \<const0>\,
      dinb(17) => \<const0>\,
      dinb(16) => \<const0>\,
      dinb(15) => \<const0>\,
      dinb(14) => \<const0>\,
      dinb(13) => \<const0>\,
      dinb(12) => \<const0>\,
      dinb(11) => \<const0>\,
      dinb(10) => \<const0>\,
      dinb(9) => \<const0>\,
      dinb(8) => \<const0>\,
      dinb(7) => \<const0>\,
      dinb(6) => \<const0>\,
      dinb(5) => \<const0>\,
      dinb(4) => \<const0>\,
      dinb(3) => \<const0>\,
      dinb(2) => \<const0>\,
      dinb(1) => \<const0>\,
      dinb(0) => \<const0>\,
      douta(29 downto 0) => douta(29 downto 0),
      doutb(29 downto 0) => NLW_U0_doutb_UNCONNECTED(29 downto 0),
      ena => ena,
      enb => \<const0>\,
      injectdbiterr => \<const0>\,
      injectsbiterr => \<const0>\,
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => \<const0>\,
      regceb => \<const0>\,
      rsta => \<const0>\,
      rstb => \<const0>\,
      s_aclk => \<const0>\,
      s_aresetn => \<const0>\,
      s_axi_araddr(31) => \<const0>\,
      s_axi_araddr(30) => \<const0>\,
      s_axi_araddr(29) => \<const0>\,
      s_axi_araddr(28) => \<const0>\,
      s_axi_araddr(27) => \<const0>\,
      s_axi_araddr(26) => \<const0>\,
      s_axi_araddr(25) => \<const0>\,
      s_axi_araddr(24) => \<const0>\,
      s_axi_araddr(23) => \<const0>\,
      s_axi_araddr(22) => \<const0>\,
      s_axi_araddr(21) => \<const0>\,
      s_axi_araddr(20) => \<const0>\,
      s_axi_araddr(19) => \<const0>\,
      s_axi_araddr(18) => \<const0>\,
      s_axi_araddr(17) => \<const0>\,
      s_axi_araddr(16) => \<const0>\,
      s_axi_araddr(15) => \<const0>\,
      s_axi_araddr(14) => \<const0>\,
      s_axi_araddr(13) => \<const0>\,
      s_axi_araddr(12) => \<const0>\,
      s_axi_araddr(11) => \<const0>\,
      s_axi_araddr(10) => \<const0>\,
      s_axi_araddr(9) => \<const0>\,
      s_axi_araddr(8) => \<const0>\,
      s_axi_araddr(7) => \<const0>\,
      s_axi_araddr(6) => \<const0>\,
      s_axi_araddr(5) => \<const0>\,
      s_axi_araddr(4) => \<const0>\,
      s_axi_araddr(3) => \<const0>\,
      s_axi_araddr(2) => \<const0>\,
      s_axi_araddr(1) => \<const0>\,
      s_axi_araddr(0) => \<const0>\,
      s_axi_arburst(1) => \<const0>\,
      s_axi_arburst(0) => \<const0>\,
      s_axi_arid(3) => \<const0>\,
      s_axi_arid(2) => \<const0>\,
      s_axi_arid(1) => \<const0>\,
      s_axi_arid(0) => \<const0>\,
      s_axi_arlen(7) => \<const0>\,
      s_axi_arlen(6) => \<const0>\,
      s_axi_arlen(5) => \<const0>\,
      s_axi_arlen(4) => \<const0>\,
      s_axi_arlen(3) => \<const0>\,
      s_axi_arlen(2) => \<const0>\,
      s_axi_arlen(1) => \<const0>\,
      s_axi_arlen(0) => \<const0>\,
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => \<const0>\,
      s_axi_arsize(1) => \<const0>\,
      s_axi_arsize(0) => \<const0>\,
      s_axi_arvalid => \<const0>\,
      s_axi_awaddr(31) => \<const0>\,
      s_axi_awaddr(30) => \<const0>\,
      s_axi_awaddr(29) => \<const0>\,
      s_axi_awaddr(28) => \<const0>\,
      s_axi_awaddr(27) => \<const0>\,
      s_axi_awaddr(26) => \<const0>\,
      s_axi_awaddr(25) => \<const0>\,
      s_axi_awaddr(24) => \<const0>\,
      s_axi_awaddr(23) => \<const0>\,
      s_axi_awaddr(22) => \<const0>\,
      s_axi_awaddr(21) => \<const0>\,
      s_axi_awaddr(20) => \<const0>\,
      s_axi_awaddr(19) => \<const0>\,
      s_axi_awaddr(18) => \<const0>\,
      s_axi_awaddr(17) => \<const0>\,
      s_axi_awaddr(16) => \<const0>\,
      s_axi_awaddr(15) => \<const0>\,
      s_axi_awaddr(14) => \<const0>\,
      s_axi_awaddr(13) => \<const0>\,
      s_axi_awaddr(12) => \<const0>\,
      s_axi_awaddr(11) => \<const0>\,
      s_axi_awaddr(10) => \<const0>\,
      s_axi_awaddr(9) => \<const0>\,
      s_axi_awaddr(8) => \<const0>\,
      s_axi_awaddr(7) => \<const0>\,
      s_axi_awaddr(6) => \<const0>\,
      s_axi_awaddr(5) => \<const0>\,
      s_axi_awaddr(4) => \<const0>\,
      s_axi_awaddr(3) => \<const0>\,
      s_axi_awaddr(2) => \<const0>\,
      s_axi_awaddr(1) => \<const0>\,
      s_axi_awaddr(0) => \<const0>\,
      s_axi_awburst(1) => \<const0>\,
      s_axi_awburst(0) => \<const0>\,
      s_axi_awid(3) => \<const0>\,
      s_axi_awid(2) => \<const0>\,
      s_axi_awid(1) => \<const0>\,
      s_axi_awid(0) => \<const0>\,
      s_axi_awlen(7) => \<const0>\,
      s_axi_awlen(6) => \<const0>\,
      s_axi_awlen(5) => \<const0>\,
      s_axi_awlen(4) => \<const0>\,
      s_axi_awlen(3) => \<const0>\,
      s_axi_awlen(2) => \<const0>\,
      s_axi_awlen(1) => \<const0>\,
      s_axi_awlen(0) => \<const0>\,
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => \<const0>\,
      s_axi_awsize(1) => \<const0>\,
      s_axi_awsize(0) => \<const0>\,
      s_axi_awvalid => \<const0>\,
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => \<const0>\,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => \<const0>\,
      s_axi_injectsbiterr => \<const0>\,
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(29 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(29 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => \<const0>\,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(29) => \<const0>\,
      s_axi_wdata(28) => \<const0>\,
      s_axi_wdata(27) => \<const0>\,
      s_axi_wdata(26) => \<const0>\,
      s_axi_wdata(25) => \<const0>\,
      s_axi_wdata(24) => \<const0>\,
      s_axi_wdata(23) => \<const0>\,
      s_axi_wdata(22) => \<const0>\,
      s_axi_wdata(21) => \<const0>\,
      s_axi_wdata(20) => \<const0>\,
      s_axi_wdata(19) => \<const0>\,
      s_axi_wdata(18) => \<const0>\,
      s_axi_wdata(17) => \<const0>\,
      s_axi_wdata(16) => \<const0>\,
      s_axi_wdata(15) => \<const0>\,
      s_axi_wdata(14) => \<const0>\,
      s_axi_wdata(13) => \<const0>\,
      s_axi_wdata(12) => \<const0>\,
      s_axi_wdata(11) => \<const0>\,
      s_axi_wdata(10) => \<const0>\,
      s_axi_wdata(9) => \<const0>\,
      s_axi_wdata(8) => \<const0>\,
      s_axi_wdata(7) => \<const0>\,
      s_axi_wdata(6) => \<const0>\,
      s_axi_wdata(5) => \<const0>\,
      s_axi_wdata(4) => \<const0>\,
      s_axi_wdata(3) => \<const0>\,
      s_axi_wdata(2) => \<const0>\,
      s_axi_wdata(1) => \<const0>\,
      s_axi_wdata(0) => \<const0>\,
      s_axi_wlast => \<const0>\,
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => \<const0>\,
      s_axi_wvalid => \<const0>\,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      wea(0) => \<const0>\,
      web(0) => \<const0>\
    );
end STRUCTURE;
