==41060== Cachegrind, a cache and branch-prediction profiler
==41060== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41060== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41060== Command: ./stitch .
==41060== 
--41060-- warning: L3 cache found, using its data for the LL simulation.
--41060-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41060-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==41060== 
==41060== Process terminating with default action of signal 15 (SIGTERM)
==41060==    at 0x10A568: ffConv2 (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41060==    by 0x10D7A0: extractFeatures (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41060==    by 0x108B9F: main (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41060== 
==41060== I   refs:      196,895,896
==41060== I1  misses:          1,433
==41060== LLi misses:          1,364
==41060== I1  miss rate:        0.00%
==41060== LLi miss rate:        0.00%
==41060== 
==41060== D   refs:       53,476,967  (38,726,814 rd   + 14,750,153 wr)
==41060== D1  misses:        529,382  (   230,017 rd   +    299,365 wr)
==41060== LLd misses:         23,663  (     2,238 rd   +     21,425 wr)
==41060== D1  miss rate:         1.0% (       0.6%     +        2.0%  )
==41060== LLd miss rate:         0.0% (       0.0%     +        0.1%  )
==41060== 
==41060== LL refs:           530,815  (   231,450 rd   +    299,365 wr)
==41060== LL misses:          25,027  (     3,602 rd   +     21,425 wr)
==41060== LL miss rate:          0.0% (       0.0%     +        0.1%  )
