---
dateCreated: 2025-02-27
dateModified: 2025-08-06
---
# ğŸ“œ A High Performance Computing Explorer's Atlas | Ongoing Learning Repository

**Status**: Actively Curating (Knowledge lava cooling into crystallized notes)

> *"Standing on the shoulders of giants and occasionally peeking through their notes"*
> â€” An evolving handbook for hardware-centric learning

> Recommended to use Git shallow clone:
> `git clone --depth=1 https://github.com/JR-Wesley/Notes`

---

## ğŸ“œ Repository Manifesto

> *"Where nanoseconds meet neurons"*
This repository archives my (**not well organized**) learning journey through **VLSI Digital IC design**, incorporating:

- ğŸ§  **Heterogeneous Computing**: GPU/FPGA/CGRA workload partitioning
- âš™ï¸ **AI-Tailored Architectures**: Tensor cores to neuromorphic accelerators
- ğŸ”— **RISC-V Ecosystem**: Custom extension development (Vector, AI/ML)
- ğŸš¨ **VLSI-Scale Verification**: Formal methods for billion-gate designs

**Ethical Note**: Contains reconstructed knowledge from cited sources - strictly for educational purposes.

---

## ğŸŒ Knowledge Matrix

```bash
.
â”œâ”€â”€ AISystem
â”‚   â”œâ”€â”€ AICompiler
â”‚   â”œâ”€â”€ AISysReview
â”‚   â”œâ”€â”€ GPU
â”‚   â”œâ”€â”€ HPC
â”‚   â”œâ”€â”€ 'job interview'
â”‚   â”œâ”€â”€ LLM
â”‚   â”œâ”€â”€ ML_notes
â”‚   â”œâ”€â”€ Model
â”‚   â”œâ”€â”€ quant
â”‚   â”œâ”€â”€ åŠ é€Ÿå™¨
â”‚   â”œâ”€â”€ ç¼–ç¨‹æ¥å£
â”‚   â””â”€â”€ è®­ç»ƒæ¨ç†æ¡†æ¶
â”œâ”€â”€ Algorithm
â”‚   â”œâ”€â”€ BasicAlgorithm
â”‚   â”œâ”€â”€ compression
â”‚   â”œâ”€â”€ CV
â”‚   â”œâ”€â”€ encryption
â”‚   â””â”€â”€ hdc
â”œâ”€â”€ ComputerScience
â”‚   â”œâ”€â”€ CSarch
â”‚   â”œâ”€â”€ OS
â”‚   â””â”€â”€ programming
â”œâ”€â”€ IntegratedCircuit
â”‚   â”œâ”€â”€ 'asic flow'
â”‚   â”œâ”€â”€ cgra
â”‚   â”œâ”€â”€ DSP
â”‚   â”œâ”€â”€ EDA
â”‚   â”œâ”€â”€ FPGA
â”‚   â”œâ”€â”€ IP
â”‚   â”œâ”€â”€ jobinterview
â”‚   â”œâ”€â”€ program
â”‚   â”œâ”€â”€ protocal
â”‚   â”œâ”€â”€ SoC
â”‚   â”œâ”€â”€ STA
â”‚   â”œâ”€â”€ sv
â”‚   â””â”€â”€ verification
â”œâ”€â”€ SelfDevelopment
â”‚   â”œâ”€â”€ career
â”‚   â”œâ”€â”€ language
â”‚   â”œâ”€â”€ medicine
â”‚   â”œâ”€â”€ Reading
â”‚   â””â”€â”€ recreation
â””â”€â”€ ToolKit
    â””â”€â”€ assets
```

## ğŸ› ï¸ Usage & Navigation

- Highlight
1. Roadmap of YSYXï¼ˆä¸€ç”Ÿä¸€èŠ¯ï¼‰: `Soc/ysys/`

- Recommended Exploration Paths

1. **AI Full-Stack System Optimization**
    `ysyx/PA_analysis/ -> SoC/cache/ â†’ AIsys/HPC/`
2. **Hardware Accelerator Design**
    `IC/CGRA/ â†’ AIsys/GPU/ â†’ algorithm/hdc/`
3. **Silicon Implementation Flow**
    `IC/asic_flow/ â†’ IC/STA/ â†’ SoC/pulp_VLSI/`

## ğŸ” License Matrix

<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a>

## ğŸŒŸ Roadmap to Enlightenment
