
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102488                       # Number of seconds simulated
sim_ticks                                102488364735                       # Number of ticks simulated
final_tick                               630565074237                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 122567                       # Simulator instruction rate (inst/s)
host_op_rate                                   154593                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5700991                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885692                       # Number of bytes of host memory used
host_seconds                                 17977.29                       # Real time elapsed on the host
sim_insts                                  2203426615                       # Number of instructions simulated
sim_ops                                    2779160644                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4958336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4192512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9154560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1929216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1929216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        38737                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        32754                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 71520                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15072                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15072                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48379502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40907200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                89322920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17485                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18823756                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18823756                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18823756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48379502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40907200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108146676                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245775456                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21500623                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17430375                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1977746                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8752471                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8144917                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333189                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93629                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186280836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119873744                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21500623                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10478106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26384226                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6027753                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5285717                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11509303                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1976443                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221975286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.663264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.021926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195591060     88.11%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837773      0.83%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3337484      1.50%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089657      1.39%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964305      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615876      0.73%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924188      0.42%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          954711      0.43%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12660232      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221975286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087481                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.487737                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184389098                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7194737                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26322306                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44900                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4024244                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733421                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147129961                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4024244                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184860655                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1297461                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4820499                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25866693                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1105733                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147006477                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        177863                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479275                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208530535                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684773107                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684773107                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36826013                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4100118                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13859524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82015                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602540                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146043597                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137944193                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       117223                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21985710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46194306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    221975286                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.621439                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.295367                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162487804     73.20%     73.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25174498     11.34%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13553548      6.11%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6869038      3.09%     93.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8180336      3.69%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2646987      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483464      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438466      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141145      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221975286                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416840     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143199     20.52%     80.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137779     19.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116001908     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978421      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12786234      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160723      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137944193                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.561261                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697818                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005059                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498678712                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168063328                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134964498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138642011                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268604                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2666103                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92459                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4024244                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         917575                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113934                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146077414                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13859524                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183487                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2157049                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135955329                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12335431                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1988863                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19496010                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19193752                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160579                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553169                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134964545                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134964498                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77876517                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216914337                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.549137                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359020                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22948434                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2002880                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217951042                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564940                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.364606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166095266     76.21%     76.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23871095     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12383725      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980671      1.83%     94.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5463784      2.51%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1834811      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1058063      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937810      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325817      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217951042                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325817                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           361702992                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296179810                       # The number of ROB writes
system.switch_cpus0.timesIdled                2879947                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               23800170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.457755                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.457755                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406875                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406875                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611494188                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188877343                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135796675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245775456                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21358484                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17525713                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1995943                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9041163                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8408196                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2131193                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93966                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191584870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117171737                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21358484                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10539389                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25263890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5523404                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8415462                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11584261                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1987131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228774391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.628237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.986388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203510501     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1881531      0.82%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3409494      1.49%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2014961      0.88%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1652215      0.72%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1470174      0.64%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          815066      0.36%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2034524      0.89%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11985925      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228774391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086902                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.476743                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190008671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10003674                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25190137                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61936                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3509962                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3511195                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143663840                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3509962                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190289677                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         786907                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8356887                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24954626                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       876323                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143619678                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95829                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       506003                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    202360097                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    666525477                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    666525477                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172047017                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30313080                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34233                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2533100                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13325193                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7195191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70015                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1629515                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142533105                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34234                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135987764                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63851                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16762384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34505385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228774391                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594419                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282669                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172139073     75.24%     75.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22542638      9.85%     85.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11796237      5.16%     90.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8308143      3.63%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8313775      3.63%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2973364      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2268677      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       265631      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       166853      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228774391                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          49899     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162413     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151753     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    114740554     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1860556      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17093      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12192603      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7176958      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135987764                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.553301                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             364065                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    501177835                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159329955                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133667047                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136351829                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277324                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2145534                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        85803                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3509962                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         588858                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54087                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142567339                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13325193                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7195191                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1150786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1040963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2191749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134436978                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12099808                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1550786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19276759                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19050480                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7176951                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546991                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133667102                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133667047                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78219758                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        212987536                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543858                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367250                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100033353                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123305495                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19262125                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2012876                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225264429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547381                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398496                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174927061     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24549681     10.90%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9421863      4.18%     92.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4960120      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4211613      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2001409      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       941254      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1480717      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2770711      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225264429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100033353                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123305495                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18289047                       # Number of memory references committed
system.switch_cpus1.commit.loads             11179659                       # Number of loads committed
system.switch_cpus1.commit.membars              17094                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17890332                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111006749                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2550345                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2770711                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           365061338                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288645204                       # The number of ROB writes
system.switch_cpus1.timesIdled                2823061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17001065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100033353                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123305495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100033353                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.456935                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.456935                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407011                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407011                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       604509134                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186715916                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133059618                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34188                       # number of misc regfile writes
system.l2.replacements                          86904                       # number of replacements
system.l2.tagsinuse                                64                       # Cycle average of tags in use
system.l2.total_refs                              316                       # Total number of references to valid blocks.
system.l2.sampled_refs                          86968                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.003634                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            11.693950                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.010876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     28.679459                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.008956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     23.596104                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.005714                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.004939                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.182718                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000170                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.448117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000140                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.368689                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000089                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000077                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          199                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          117                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     316                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            15384                       # number of Writeback hits
system.l2.Writeback_hits::total                 15384                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          199                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          117                       # number of demand (read+write) hits
system.l2.demand_hits::total                      316                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          199                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          117                       # number of overall hits
system.l2.overall_hits::total                     316                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        38737                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        32754                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 71520                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        38737                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        32754                       # number of demand (read+write) misses
system.l2.demand_misses::total                  71520                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        38737                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        32754                       # number of overall misses
system.l2.overall_misses::total                 71520                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2101575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6402697310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2225040                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5445326434                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     11852350359                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2101575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   6402697310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2225040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5445326434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11852350359                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2101575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   6402697310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2225040                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5445326434                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11852350359                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        32871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               71836                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        15384                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             15384                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        32871                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71836                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        32871                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71836                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.994889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.996441                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.995601                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.994889                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.996441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995601                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.994889                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.996441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995601                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150112.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165286.349227                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       148336                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166249.204189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165720.782424                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150112.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165286.349227                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       148336                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166249.204189                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165720.782424                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150112.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165286.349227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       148336                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166249.204189                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165720.782424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15072                       # number of writebacks
system.l2.writebacks::total                     15072                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        38737                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        32754                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            71520                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        38737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        32754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        38737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        32754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            71520                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1284235                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4145561099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1352192                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3536706786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7684904312                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1284235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4145561099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1352192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3536706786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7684904312                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1284235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4145561099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1352192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3536706786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7684904312                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.994889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.996441                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.995601                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.994889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.996441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.994889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.996441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995601                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91731.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107018.124764                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90146.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107977.858765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 107451.122931                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91731.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107018.124764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90146.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107977.858765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107451.122931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91731.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107018.124764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90146.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107977.858765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107451.122931                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997053                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011516938                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184701.809935                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997053                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11509287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11509287                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11509287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11509287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11509287                       # number of overall hits
system.cpu0.icache.overall_hits::total       11509287                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2601441                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2601441                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2601441                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2601441                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2601441                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2601441                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11509303                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11509303                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11509303                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11509303                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11509303                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11509303                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162590.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162590.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162590.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162590.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162590.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162590.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2217975                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2217975                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2217975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2217975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2217975                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2217975                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158426.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158426.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 158426.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158426.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 158426.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158426.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38936                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168084645                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39192                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.748852                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.588001                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.411999                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9267413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9267413                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16326315                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16326315                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16326315                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16326315                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117353                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117353                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117353                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117353                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117353                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117353                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22237510187                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22237510187                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22237510187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22237510187                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22237510187                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22237510187                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9384766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9384766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16443668                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16443668                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16443668                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16443668                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 189492.473026                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 189492.473026                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 189492.473026                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 189492.473026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 189492.473026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 189492.473026                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8286                       # number of writebacks
system.cpu0.dcache.writebacks::total             8286                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78417                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78417                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78417                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78417                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78417                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78417                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38936                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38936                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38936                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38936                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6749139563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6749139563                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6749139563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6749139563                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6749139563                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6749139563                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173339.314850                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 173339.314850                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 173339.314850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 173339.314850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 173339.314850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 173339.314850                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997630                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014985158                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201703.162690                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997630                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11584245                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11584245                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11584245                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11584245                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11584245                       # number of overall hits
system.cpu1.icache.overall_hits::total       11584245                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2620193                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2620193                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2620193                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2620193                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2620193                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2620193                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11584261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11584261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11584261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11584261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11584261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11584261                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163762.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163762.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163762.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163762.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163762.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163762.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2350479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2350479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2350479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2350479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2350479                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2350479                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156698.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156698.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156698.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156698.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156698.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156698.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32871                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162891675                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33127                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4917.187642                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.193099                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.806901                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903098                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096902                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9016442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9016442                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7075201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7075201                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17114                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17094                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17094                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16091643                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16091643                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16091643                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16091643                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84447                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84447                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84447                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84447                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84447                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15707250447                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15707250447                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15707250447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15707250447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15707250447                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15707250447                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9100889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9100889                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7075201                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7075201                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16176090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16176090                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16176090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16176090                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009279                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005220                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005220                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005220                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005220                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 186001.284202                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 186001.284202                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 186001.284202                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 186001.284202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 186001.284202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 186001.284202                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7098                       # number of writebacks
system.cpu1.dcache.writebacks::total             7098                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51576                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51576                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51576                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51576                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51576                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51576                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32871                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32871                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32871                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32871                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32871                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32871                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5739983840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5739983840                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5739983840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5739983840                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5739983840                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5739983840                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 174621.515622                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 174621.515622                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 174621.515622                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 174621.515622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 174621.515622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 174621.515622                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
