<?xml version="1.0" encoding="UTF-8"?>
<p id="Par14">As schematically shown in Fig. 
 <xref rid="Fig3" ref-type="fig">3a</xref>, the EG at the CHO/STO heterointerface is used as the drain (D)-source (S) channel, and the epitaxial CHO film as gate dielectrics, for FET operations. The output characteristics, drain-source current (
 <italic>I</italic>
 <sub>DS</sub>) versus drain-source voltage (
 <italic>V</italic>
 <sub>DS</sub>) at different gate voltages (
 <italic>V</italic>
 <sub>GS</sub>), are shown in Fig. 
 <xref rid="Fig3" ref-type="fig">3b, c</xref>. Note that although the thickness of CHO is only 8 uc (~3.2 nm) (similar FETs with 15 uc CHO are shown in Supplementary Fig. 
 <xref rid="MOESM1" ref-type="media">13</xref>), in the −4 V &lt; 
 <italic>V</italic>
 <sub>GS</sub> &lt; 1 V range, the leakage current of the devices is very small (see Supplementary Fig. 
 <xref rid="MOESM1" ref-type="media">12</xref>). In addition, we found that even increasing the size of the contact between the gate electrode and the CHO film up to several millimeter square, in the same 
 <italic>V</italic>
 <sub>GS</sub> range the leakage current remains small (not shown), confirming that the CHO film of CHO/STO is very homogeneous.
</p>
