{"file":{"path":"F:\\DOCUMENT\\DVD\\DVD-031\\Zeidman_B._Introduction_to_CPLD_and_FPGA_Design(en)(40s).pdf","name":"Zeidman_B._Introduction_to_CPLD_and_FPGA_Design(en)(40s).pdf","ext":".pdf","length":1032689,"dir":"F:\\DOCUMENT\\DVD\\DVD-031","creation":"2019-12-18T07:08:49","lastaccess":"2020-03-05T00:20:05","lastwrite":"2019-12-18T07:08:49"},"hash":{"md5":"8339E3ED36F5FE06469190C40697E804","sha1":"3AC643F09E69E6526025128A055F14C539529CEC"},"tika":{"content-type":"application/pdf","creation-date":"2001-06-28T14:32:14","last-modified":"2001-11-15T14:42:38","last-save-date":"2001-11-15T14:42:38","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.pdf.PDFParser"],"access_permission.assemble_document":"true","access_permission.can_modify":"true","access_permission.can_print":"true","access_permission.can_print_degraded":"true","access_permission.extract_content":"true","access_permission.extract_for_accessibility":"true","access_permission.fill_in_form":"true","access_permission.modify_annotations":"true","created":"2001-06-28T14:32:14","date":"2001-11-15T14:42:38","dc.format":"application/pdf; version=1.3","dcterms.created":"2001-06-28T14:32:14","dcterms.modified":"2001-11-15T14:42:38","meta.creation-date":"2001-06-28T14:32:14","meta.save-date":"2001-11-15T14:42:38","modified":"2001-11-15T14:42:38","pdf.pdfversion":"2020-01-03T00:00:00","pdf.charsperpage":["123","2114","1897","1546","1338","945","899","736","1812","1090","1125","993","1233","1260","1912","1008","1128","1756","1841","2228","1597","2364","821","859","674","310","487","1708","1502","2314","1087","1195","712","1586","1443","1290","984","2365","2271","1916"],"pdf.docinfo.created":"2001-06-28T14:32:14","pdf.docinfo.creator_tool":"Microsoft Word ","pdf.docinfo.modified":"2001-11-15T14:42:38","pdf.docinfo.producer":"Acrobat PDFWriter 4.05 for Windows","pdf.encrypted":"false","pdf.hasmarkedcontent":"false","pdf.hasxfa":"false","pdf.hasxmp":"false","pdf.unmappedunicodecharsperpage":["0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0"],"producer":"Acrobat PDFWriter 4.05 for Windows","xmp.creatortool":"Microsoft Word "},"pdf":{"info":{"creationdate":"D:20010628143214","producer":"Acrobat PDFWriter 4.05 for Windows","moddate":"D:20011115144238"},"pdfversion":"3","tampered":false,"appendable":false,"cryptomode":-1},"sha256":"A4D5C4AD46F8B0D287AF9BA791663D8789A4846E73A273D3B696966C7C5B3895","clean.language":"en","clean.title":"class 217: introduction to cpld and fpga design, part 1","clean.pageCount":"40","clean.author":"bob zeidman","clean.creator":"[\"bob zeidman\",\"microsoft word \"]"}