{
  "module_name": "davinci_mdio.c",
  "hash_id": "e3078957a548e3ce0c10d9191df49db1c8dd9118755660aa88c8a3fa11d1bba1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ti/davinci_mdio.c",
  "human_readable_source": "\n \n#include <linux/module.h>\n#include <linux/kernel.h>\n#include <linux/platform_device.h>\n#include <linux/delay.h>\n#include <linux/sched.h>\n#include <linux/slab.h>\n#include <linux/phy.h>\n#include <linux/clk.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/iopoll.h>\n#include <linux/pm_runtime.h>\n#include <linux/davinci_emac.h>\n#include <linux/of.h>\n#include <linux/of_mdio.h>\n#include <linux/pinctrl/consumer.h>\n#include <linux/mdio-bitbang.h>\n#include <linux/sys_soc.h>\n\n \n#define MDIO_TIMEOUT\t\t100  \n\n#define PHY_REG_MASK\t\t0x1f\n#define PHY_ID_MASK\t\t0x1f\n\n#define DEF_OUT_FREQ\t\t2200000\t\t \n\nstruct davinci_mdio_of_param {\n\tint autosuspend_delay_ms;\n\tbool manual_mode;\n};\n\nstruct davinci_mdio_regs {\n\tu32\tversion;\n\tu32\tcontrol;\n#define CONTROL_IDLE\t\tBIT(31)\n#define CONTROL_ENABLE\t\tBIT(30)\n#define CONTROL_MAX_DIV\t\t(0xffff)\n#define CONTROL_CLKDIV\t\tGENMASK(15, 0)\n\n#define MDIO_MAN_MDCLK_O\tBIT(2)\n#define MDIO_MAN_OE\t\tBIT(1)\n#define MDIO_MAN_PIN\t\tBIT(0)\n#define MDIO_MANUALMODE\t\tBIT(31)\n\n#define MDIO_PIN               0\n\n\n\tu32\talive;\n\tu32\tlink;\n\tu32\tlinkintraw;\n\tu32\tlinkintmasked;\n\tu32\t__reserved_0[2];\n\tu32\tuserintraw;\n\tu32\tuserintmasked;\n\tu32\tuserintmaskset;\n\tu32\tuserintmaskclr;\n\tu32\tmanualif;\n\tu32\tpoll;\n\tu32\t__reserved_1[18];\n\n\tstruct {\n\t\tu32\taccess;\n#define USERACCESS_GO\t\tBIT(31)\n#define USERACCESS_WRITE\tBIT(30)\n#define USERACCESS_ACK\t\tBIT(29)\n#define USERACCESS_READ\t\t(0)\n#define USERACCESS_DATA\t\t(0xffff)\n\n\t\tu32\tphysel;\n\t}\tuser[];\n};\n\nstatic const struct mdio_platform_data default_pdata = {\n\t.bus_freq = DEF_OUT_FREQ,\n};\n\nstruct davinci_mdio_data {\n\tstruct mdio_platform_data pdata;\n\tstruct mdiobb_ctrl bb_ctrl;\n\tstruct davinci_mdio_regs __iomem *regs;\n\tstruct clk\t*clk;\n\tstruct device\t*dev;\n\tstruct mii_bus\t*bus;\n\tbool            active_in_suspend;\n\tunsigned long\taccess_time;  \n\t \n\tbool\t\tskip_scan;\n\tu32\t\tclk_div;\n\tbool\t\tmanual_mode;\n};\n\nstatic void davinci_mdio_init_clk(struct davinci_mdio_data *data)\n{\n\tu32 mdio_in, div, mdio_out_khz, access_time;\n\n\tmdio_in = clk_get_rate(data->clk);\n\tdiv = (mdio_in / data->pdata.bus_freq) - 1;\n\tif (div > CONTROL_MAX_DIV)\n\t\tdiv = CONTROL_MAX_DIV;\n\n\tdata->clk_div = div;\n\t \n\tmdio_out_khz = mdio_in / (1000 * (div + 1));\n\taccess_time  = (88 * 1000) / mdio_out_khz;\n\n\t \n\tdata->access_time = usecs_to_jiffies(access_time * 4);\n\tif (!data->access_time)\n\t\tdata->access_time = 1;\n}\n\nstatic void davinci_mdio_enable(struct davinci_mdio_data *data)\n{\n\t \n\twritel(data->clk_div | CONTROL_ENABLE, &data->regs->control);\n}\n\nstatic void davinci_mdio_disable(struct davinci_mdio_data *data)\n{\n\tu32 reg;\n\n\t \n\treg = readl(&data->regs->control);\n\n\treg &= ~CONTROL_CLKDIV;\n\treg |= data->clk_div;\n\n\treg &= ~CONTROL_ENABLE;\n\twritel(reg, &data->regs->control);\n}\n\nstatic void davinci_mdio_enable_manual_mode(struct davinci_mdio_data *data)\n{\n\tu32 reg;\n\t \n\treg = readl(&data->regs->poll);\n\treg |= MDIO_MANUALMODE;\n\twritel(reg, &data->regs->poll);\n}\n\nstatic void davinci_set_mdc(struct mdiobb_ctrl *ctrl, int level)\n{\n\tstruct davinci_mdio_data *data;\n\tu32 reg;\n\n\tdata = container_of(ctrl, struct davinci_mdio_data, bb_ctrl);\n\treg = readl(&data->regs->manualif);\n\n\tif (level)\n\t\treg |= MDIO_MAN_MDCLK_O;\n\telse\n\t\treg &= ~MDIO_MAN_MDCLK_O;\n\n\twritel(reg, &data->regs->manualif);\n}\n\nstatic void davinci_set_mdio_dir(struct mdiobb_ctrl *ctrl, int output)\n{\n\tstruct davinci_mdio_data *data;\n\tu32 reg;\n\n\tdata = container_of(ctrl, struct davinci_mdio_data, bb_ctrl);\n\treg = readl(&data->regs->manualif);\n\n\tif (output)\n\t\treg |= MDIO_MAN_OE;\n\telse\n\t\treg &= ~MDIO_MAN_OE;\n\n\twritel(reg, &data->regs->manualif);\n}\n\nstatic void  davinci_set_mdio_data(struct mdiobb_ctrl *ctrl, int value)\n{\n\tstruct davinci_mdio_data *data;\n\tu32 reg;\n\n\tdata = container_of(ctrl, struct davinci_mdio_data, bb_ctrl);\n\treg = readl(&data->regs->manualif);\n\n\tif (value)\n\t\treg |= MDIO_MAN_PIN;\n\telse\n\t\treg &= ~MDIO_MAN_PIN;\n\n\twritel(reg, &data->regs->manualif);\n}\n\nstatic int davinci_get_mdio_data(struct mdiobb_ctrl *ctrl)\n{\n\tstruct davinci_mdio_data *data;\n\tunsigned long reg;\n\n\tdata = container_of(ctrl, struct davinci_mdio_data, bb_ctrl);\n\treg = readl(&data->regs->manualif);\n\treturn test_bit(MDIO_PIN, &reg);\n}\n\nstatic int davinci_mdiobb_read_c22(struct mii_bus *bus, int phy, int reg)\n{\n\tint ret;\n\n\tret = pm_runtime_resume_and_get(bus->parent);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mdiobb_read_c22(bus, phy, reg);\n\n\tpm_runtime_mark_last_busy(bus->parent);\n\tpm_runtime_put_autosuspend(bus->parent);\n\n\treturn ret;\n}\n\nstatic int davinci_mdiobb_write_c22(struct mii_bus *bus, int phy, int reg,\n\t\t\t\t    u16 val)\n{\n\tint ret;\n\n\tret = pm_runtime_resume_and_get(bus->parent);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mdiobb_write_c22(bus, phy, reg, val);\n\n\tpm_runtime_mark_last_busy(bus->parent);\n\tpm_runtime_put_autosuspend(bus->parent);\n\n\treturn ret;\n}\n\nstatic int davinci_mdiobb_read_c45(struct mii_bus *bus, int phy, int devad,\n\t\t\t\t   int reg)\n{\n\tint ret;\n\n\tret = pm_runtime_resume_and_get(bus->parent);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mdiobb_read_c45(bus, phy, devad, reg);\n\n\tpm_runtime_mark_last_busy(bus->parent);\n\tpm_runtime_put_autosuspend(bus->parent);\n\n\treturn ret;\n}\n\nstatic int davinci_mdiobb_write_c45(struct mii_bus *bus, int phy, int devad,\n\t\t\t\t    int reg, u16 val)\n{\n\tint ret;\n\n\tret = pm_runtime_resume_and_get(bus->parent);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = mdiobb_write_c45(bus, phy, devad, reg, val);\n\n\tpm_runtime_mark_last_busy(bus->parent);\n\tpm_runtime_put_autosuspend(bus->parent);\n\n\treturn ret;\n}\n\nstatic int davinci_mdio_common_reset(struct davinci_mdio_data *data)\n{\n\tu32 phy_mask, ver;\n\tint ret;\n\n\tret = pm_runtime_resume_and_get(data->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (data->manual_mode) {\n\t\tdavinci_mdio_disable(data);\n\t\tdavinci_mdio_enable_manual_mode(data);\n\t}\n\n\t \n\tmsleep(PHY_MAX_ADDR * data->access_time);\n\n\t \n\tver = readl(&data->regs->version);\n\tdev_info(data->dev,\n\t\t \"davinci mdio revision %d.%d, bus freq %ld\\n\",\n\t\t (ver >> 8) & 0xff, ver & 0xff,\n\t\t data->pdata.bus_freq);\n\n\tif (data->skip_scan)\n\t\tgoto done;\n\n\t \n\tphy_mask = readl(&data->regs->alive);\n\tif (phy_mask) {\n\t\t \n\t\tdev_info(data->dev, \"detected phy mask %x\\n\", ~phy_mask);\n\t\tphy_mask = ~phy_mask;\n\t} else {\n\t\t \n\t\tdev_warn(data->dev, \"no live phy, scanning all\\n\");\n\t\tphy_mask = 0;\n\t}\n\tdata->bus->phy_mask = phy_mask;\n\ndone:\n\tpm_runtime_mark_last_busy(data->dev);\n\tpm_runtime_put_autosuspend(data->dev);\n\n\treturn 0;\n}\n\nstatic int davinci_mdio_reset(struct mii_bus *bus)\n{\n\tstruct davinci_mdio_data *data = bus->priv;\n\n\treturn davinci_mdio_common_reset(data);\n}\n\nstatic int davinci_mdiobb_reset(struct mii_bus *bus)\n{\n\tstruct mdiobb_ctrl *ctrl = bus->priv;\n\tstruct davinci_mdio_data *data;\n\n\tdata = container_of(ctrl, struct davinci_mdio_data, bb_ctrl);\n\n\treturn davinci_mdio_common_reset(data);\n}\n\n \nstatic inline int wait_for_user_access(struct davinci_mdio_data *data)\n{\n\tstruct davinci_mdio_regs __iomem *regs = data->regs;\n\tunsigned long timeout = jiffies + msecs_to_jiffies(MDIO_TIMEOUT);\n\tu32 reg;\n\n\twhile (time_after(timeout, jiffies)) {\n\t\treg = readl(&regs->user[0].access);\n\t\tif ((reg & USERACCESS_GO) == 0)\n\t\t\treturn 0;\n\n\t\treg = readl(&regs->control);\n\t\tif ((reg & CONTROL_IDLE) == 0) {\n\t\t\tusleep_range(100, 200);\n\t\t\tcontinue;\n\t\t}\n\n\t\t \n\t\tdev_warn(data->dev, \"resetting idled controller\\n\");\n\t\tdavinci_mdio_enable(data);\n\t\treturn -EAGAIN;\n\t}\n\n\treg = readl(&regs->user[0].access);\n\tif ((reg & USERACCESS_GO) == 0)\n\t\treturn 0;\n\n\tdev_err(data->dev, \"timed out waiting for user access\\n\");\n\treturn -ETIMEDOUT;\n}\n\n \nstatic inline int wait_for_idle(struct davinci_mdio_data *data)\n{\n\tstruct davinci_mdio_regs __iomem *regs = data->regs;\n\tu32 val, ret;\n\n\tret = readl_poll_timeout(&regs->control, val, val & CONTROL_IDLE,\n\t\t\t\t 0, MDIO_TIMEOUT * 1000);\n\tif (ret)\n\t\tdev_err(data->dev, \"timed out waiting for idle\\n\");\n\n\treturn ret;\n}\n\nstatic int davinci_mdio_read(struct mii_bus *bus, int phy_id, int phy_reg)\n{\n\tstruct davinci_mdio_data *data = bus->priv;\n\tu32 reg;\n\tint ret;\n\n\tif (phy_reg & ~PHY_REG_MASK || phy_id & ~PHY_ID_MASK)\n\t\treturn -EINVAL;\n\n\tret = pm_runtime_resume_and_get(data->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treg = (USERACCESS_GO | USERACCESS_READ | (phy_reg << 21) |\n\t       (phy_id << 16));\n\n\twhile (1) {\n\t\tret = wait_for_user_access(data);\n\t\tif (ret == -EAGAIN)\n\t\t\tcontinue;\n\t\tif (ret < 0)\n\t\t\tbreak;\n\n\t\twritel(reg, &data->regs->user[0].access);\n\n\t\tret = wait_for_user_access(data);\n\t\tif (ret == -EAGAIN)\n\t\t\tcontinue;\n\t\tif (ret < 0)\n\t\t\tbreak;\n\n\t\treg = readl(&data->regs->user[0].access);\n\t\tret = (reg & USERACCESS_ACK) ? (reg & USERACCESS_DATA) : -EIO;\n\t\tbreak;\n\t}\n\n\tpm_runtime_mark_last_busy(data->dev);\n\tpm_runtime_put_autosuspend(data->dev);\n\treturn ret;\n}\n\nstatic int davinci_mdio_write(struct mii_bus *bus, int phy_id,\n\t\t\t      int phy_reg, u16 phy_data)\n{\n\tstruct davinci_mdio_data *data = bus->priv;\n\tu32 reg;\n\tint ret;\n\n\tif (phy_reg & ~PHY_REG_MASK || phy_id & ~PHY_ID_MASK)\n\t\treturn -EINVAL;\n\n\tret = pm_runtime_resume_and_get(data->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treg = (USERACCESS_GO | USERACCESS_WRITE | (phy_reg << 21) |\n\t\t   (phy_id << 16) | (phy_data & USERACCESS_DATA));\n\n\twhile (1) {\n\t\tret = wait_for_user_access(data);\n\t\tif (ret == -EAGAIN)\n\t\t\tcontinue;\n\t\tif (ret < 0)\n\t\t\tbreak;\n\n\t\twritel(reg, &data->regs->user[0].access);\n\n\t\tret = wait_for_user_access(data);\n\t\tif (ret == -EAGAIN)\n\t\t\tcontinue;\n\t\tbreak;\n\t}\n\n\tpm_runtime_mark_last_busy(data->dev);\n\tpm_runtime_put_autosuspend(data->dev);\n\n\treturn ret;\n}\n\nstatic int davinci_mdio_probe_dt(struct mdio_platform_data *data,\n\t\t\t struct platform_device *pdev)\n{\n\tstruct device_node *node = pdev->dev.of_node;\n\tu32 prop;\n\n\tif (!node)\n\t\treturn -EINVAL;\n\n\tif (of_property_read_u32(node, \"bus_freq\", &prop)) {\n\t\tdev_err(&pdev->dev, \"Missing bus_freq property in the DT.\\n\");\n\t\treturn -EINVAL;\n\t}\n\tdata->bus_freq = prop;\n\n\treturn 0;\n}\n\nstruct k3_mdio_soc_data {\n\tbool manual_mode;\n};\n\nstatic const struct k3_mdio_soc_data am65_mdio_soc_data = {\n\t.manual_mode = true,\n};\n\nstatic const struct soc_device_attribute k3_mdio_socinfo[] = {\n\t{ .family = \"AM62X\", .revision = \"SR1.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"AM64X\", .revision = \"SR1.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"AM64X\", .revision = \"SR2.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"AM65X\", .revision = \"SR1.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"AM65X\", .revision = \"SR2.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"J7200\", .revision = \"SR1.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"J7200\", .revision = \"SR2.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"J721E\", .revision = \"SR1.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"J721E\", .revision = \"SR2.0\", .data = &am65_mdio_soc_data },\n\t{ .family = \"J721S2\", .revision = \"SR1.0\", .data = &am65_mdio_soc_data},\n\t{   },\n};\n\n#if IS_ENABLED(CONFIG_OF)\nstatic const struct davinci_mdio_of_param of_cpsw_mdio_data = {\n\t.autosuspend_delay_ms = 100,\n};\n\nstatic const struct of_device_id davinci_mdio_of_mtable[] = {\n\t{ .compatible = \"ti,davinci_mdio\", },\n\t{ .compatible = \"ti,cpsw-mdio\", .data = &of_cpsw_mdio_data},\n\t{   },\n};\nMODULE_DEVICE_TABLE(of, davinci_mdio_of_mtable);\n#endif\n\nstatic const struct mdiobb_ops davinci_mdiobb_ops = {\n\t.owner = THIS_MODULE,\n\t.set_mdc = davinci_set_mdc,\n\t.set_mdio_dir = davinci_set_mdio_dir,\n\t.set_mdio_data = davinci_set_mdio_data,\n\t.get_mdio_data = davinci_get_mdio_data,\n};\n\nstatic int davinci_mdio_probe(struct platform_device *pdev)\n{\n\tstruct mdio_platform_data *pdata = dev_get_platdata(&pdev->dev);\n\tstruct device *dev = &pdev->dev;\n\tstruct davinci_mdio_data *data;\n\tstruct resource *res;\n\tstruct phy_device *phy;\n\tint ret, addr;\n\tint autosuspend_delay_ms = -1;\n\n\tdata = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);\n\tif (!data)\n\t\treturn -ENOMEM;\n\n\tdata->manual_mode = false;\n\tdata->bb_ctrl.ops = &davinci_mdiobb_ops;\n\n\tif (IS_ENABLED(CONFIG_OF) && dev->of_node) {\n\t\tconst struct soc_device_attribute *soc_match_data;\n\n\t\tsoc_match_data = soc_device_match(k3_mdio_socinfo);\n\t\tif (soc_match_data && soc_match_data->data) {\n\t\t\tconst struct k3_mdio_soc_data *socdata =\n\t\t\t\t\t\tsoc_match_data->data;\n\n\t\t\tdata->manual_mode = socdata->manual_mode;\n\t\t}\n\t}\n\n\tif (data->manual_mode)\n\t\tdata->bus = alloc_mdio_bitbang(&data->bb_ctrl);\n\telse\n\t\tdata->bus = devm_mdiobus_alloc(dev);\n\n\tif (!data->bus) {\n\t\tdev_err(dev, \"failed to alloc mii bus\\n\");\n\t\treturn -ENOMEM;\n\t}\n\n\tif (IS_ENABLED(CONFIG_OF) && dev->of_node) {\n\t\tconst struct davinci_mdio_of_param *of_mdio_data;\n\n\t\tret = davinci_mdio_probe_dt(&data->pdata, pdev);\n\t\tif (ret)\n\t\t\treturn ret;\n\t\tsnprintf(data->bus->id, MII_BUS_ID_SIZE, \"%s\", pdev->name);\n\n\t\tof_mdio_data = of_device_get_match_data(&pdev->dev);\n\t\tif (of_mdio_data) {\n\t\t\tautosuspend_delay_ms =\n\t\t\t\t\tof_mdio_data->autosuspend_delay_ms;\n\t\t}\n\t} else {\n\t\tdata->pdata = pdata ? (*pdata) : default_pdata;\n\t\tsnprintf(data->bus->id, MII_BUS_ID_SIZE, \"%s-%x\",\n\t\t\t pdev->name, pdev->id);\n\t}\n\n\tdata->bus->name\t\t= dev_name(dev);\n\n\tif (data->manual_mode) {\n\t\tdata->bus->read\t\t= davinci_mdiobb_read_c22;\n\t\tdata->bus->write\t= davinci_mdiobb_write_c22;\n\t\tdata->bus->read_c45\t= davinci_mdiobb_read_c45;\n\t\tdata->bus->write_c45\t= davinci_mdiobb_write_c45;\n\t\tdata->bus->reset\t= davinci_mdiobb_reset;\n\n\t\tdev_info(dev, \"Configuring MDIO in manual mode\\n\");\n\t} else {\n\t\tdata->bus->read\t\t= davinci_mdio_read;\n\t\tdata->bus->write\t= davinci_mdio_write;\n\t\tdata->bus->reset\t= davinci_mdio_reset;\n\t\tdata->bus->priv\t\t= data;\n\t}\n\tdata->bus->parent\t= dev;\n\n\tdata->clk = devm_clk_get(dev, \"fck\");\n\tif (IS_ERR(data->clk)) {\n\t\tdev_err(dev, \"failed to get device clock\\n\");\n\t\treturn PTR_ERR(data->clk);\n\t}\n\n\tdev_set_drvdata(dev, data);\n\tdata->dev = dev;\n\n\tres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\n\tif (!res)\n\t\treturn -EINVAL;\n\tdata->regs = devm_ioremap(dev, res->start, resource_size(res));\n\tif (!data->regs)\n\t\treturn -ENOMEM;\n\n\tdavinci_mdio_init_clk(data);\n\n\tpm_runtime_set_autosuspend_delay(&pdev->dev, autosuspend_delay_ms);\n\tpm_runtime_use_autosuspend(&pdev->dev);\n\tpm_runtime_enable(&pdev->dev);\n\n\t \n\tif (dev->of_node && of_get_child_count(dev->of_node))\n\t\tdata->skip_scan = true;\n\n\tret = of_mdiobus_register(data->bus, dev->of_node);\n\tif (ret)\n\t\tgoto bail_out;\n\n\t \n\tfor (addr = 0; addr < PHY_MAX_ADDR; addr++) {\n\t\tphy = mdiobus_get_phy(data->bus, addr);\n\t\tif (phy) {\n\t\t\tdev_info(dev, \"phy[%d]: device %s, driver %s\\n\",\n\t\t\t\t phy->mdio.addr, phydev_name(phy),\n\t\t\t\t phy->drv ? phy->drv->name : \"unknown\");\n\t\t}\n\t}\n\n\treturn 0;\n\nbail_out:\n\tpm_runtime_dont_use_autosuspend(&pdev->dev);\n\tpm_runtime_disable(&pdev->dev);\n\treturn ret;\n}\n\nstatic int davinci_mdio_remove(struct platform_device *pdev)\n{\n\tstruct davinci_mdio_data *data = platform_get_drvdata(pdev);\n\n\tif (data->bus) {\n\t\tmdiobus_unregister(data->bus);\n\n\t\tif (data->manual_mode)\n\t\t\tfree_mdio_bitbang(data->bus);\n\t}\n\n\tpm_runtime_dont_use_autosuspend(&pdev->dev);\n\tpm_runtime_disable(&pdev->dev);\n\n\treturn 0;\n}\n\n#ifdef CONFIG_PM\nstatic int davinci_mdio_runtime_suspend(struct device *dev)\n{\n\tstruct davinci_mdio_data *data = dev_get_drvdata(dev);\n\tu32 ctrl;\n\n\t \n\tctrl = readl(&data->regs->control);\n\tctrl &= ~CONTROL_ENABLE;\n\twritel(ctrl, &data->regs->control);\n\n\tif (!data->manual_mode)\n\t\twait_for_idle(data);\n\n\treturn 0;\n}\n\nstatic int davinci_mdio_runtime_resume(struct device *dev)\n{\n\tstruct davinci_mdio_data *data = dev_get_drvdata(dev);\n\n\tif (data->manual_mode) {\n\t\tdavinci_mdio_disable(data);\n\t\tdavinci_mdio_enable_manual_mode(data);\n\t} else {\n\t\tdavinci_mdio_enable(data);\n\t}\n\treturn 0;\n}\n#endif\n\n#ifdef CONFIG_PM_SLEEP\nstatic int davinci_mdio_suspend(struct device *dev)\n{\n\tstruct davinci_mdio_data *data = dev_get_drvdata(dev);\n\tint ret = 0;\n\n\tdata->active_in_suspend = !pm_runtime_status_suspended(dev);\n\tif (data->active_in_suspend)\n\t\tret = pm_runtime_force_suspend(dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tpinctrl_pm_select_sleep_state(dev);\n\n\treturn 0;\n}\n\nstatic int davinci_mdio_resume(struct device *dev)\n{\n\tstruct davinci_mdio_data *data = dev_get_drvdata(dev);\n\n\t \n\tpinctrl_pm_select_default_state(dev);\n\n\tif (data->active_in_suspend)\n\t\tpm_runtime_force_resume(dev);\n\n\treturn 0;\n}\n#endif\n\nstatic const struct dev_pm_ops davinci_mdio_pm_ops = {\n\tSET_RUNTIME_PM_OPS(davinci_mdio_runtime_suspend,\n\t\t\t   davinci_mdio_runtime_resume, NULL)\n\tSET_LATE_SYSTEM_SLEEP_PM_OPS(davinci_mdio_suspend, davinci_mdio_resume)\n};\n\nstatic struct platform_driver davinci_mdio_driver = {\n\t.driver = {\n\t\t.name\t = \"davinci_mdio\",\n\t\t.pm\t = &davinci_mdio_pm_ops,\n\t\t.of_match_table = of_match_ptr(davinci_mdio_of_mtable),\n\t},\n\t.probe = davinci_mdio_probe,\n\t.remove = davinci_mdio_remove,\n};\n\nstatic int __init davinci_mdio_init(void)\n{\n\treturn platform_driver_register(&davinci_mdio_driver);\n}\ndevice_initcall(davinci_mdio_init);\n\nstatic void __exit davinci_mdio_exit(void)\n{\n\tplatform_driver_unregister(&davinci_mdio_driver);\n}\nmodule_exit(davinci_mdio_exit);\n\nMODULE_LICENSE(\"GPL\");\nMODULE_DESCRIPTION(\"DaVinci MDIO driver\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}