Netlist_File: helloworldfpga.net Netlist_ID: SHA256:0ec2ab3a9b415f256324d288489b5332a6b525a58f598688f63a3b9e1578dc68
Array size: 39 x 35 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
u_qlal4s3b_cell_macro	1	1	0	#0
delay_dff_Q_9_D_LUT4_O_6.c_frag	14	15	0	#1
delay_dff_Q_9_D_LUT4_O_7.c_frag	15	18	0	#2
delay_dff_Q_9_D_LUT4_O_8.c_frag	13	18	0	#3
delay_dff_Q_9_D_LUT4_O_9.c_frag	12	18	0	#4
delay_dff_Q_9_D_LUT4_O_10.c_frag	12	19	0	#5
delay_dff_Q_9_D_LUT4_O_11.c_frag	14	20	0	#6
delay_dff_Q_9_D_LUT4_O_12.c_frag	13	19	0	#7
delay_dff_Q_9_D_LUT4_O_13.c_frag	15	19	0	#8
delay_dff_Q_9_D_LUT4_O_14.c_frag	15	20	0	#9
delay_dff_Q_9_D_LUT4_O_15.c_frag	16	20	0	#10
delay_dff_Q_9_D_LUT4_O_16.c_frag	18	18	0	#11
delay_dff_Q_9_D_LUT4_O_17.c_frag	20	20	0	#12
delay_dff_Q_9_D_LUT4_O_18.c_frag	18	20	0	#13
delay_dff_Q_9_D_LUT4_O_19.c_frag	20	18	0	#14
delay_dff_Q_9_D_LUT4_O_20.c_frag	20	19	0	#15
delay_dff_Q_9_D_LUT4_O_21.c_frag	18	19	0	#16
delay_dff_Q_9_D_LUT4_O_1.c_frag	19	15	0	#17
delay_dff_Q_9_D_LUT4_O_2.c_frag	18	14	0	#18
delay_dff_Q_9_D_LUT4_O_3.c_frag	14	14	0	#19
delay_dff_Q_9_D_LUT4_O_4.c_frag	16	16	0	#20
delay_dff_Q_9_D_LUT4_O_5.c_frag	17	15	0	#21
delay_dff_Q_9_D_LUT4_O.c_frag	17	19	0	#22
input1_LUT2_I0.t_frag	16	15	0	#23
delay_dff_Q_9_D_LUT3_O.t_frag	14	19	0	#24
delay_dff_Q_9_D_LUT3_O_1.t_frag	16	17	0	#25
delay_dff_Q_9_D_LUT3_O_2.t_frag	17	18	0	#26
$iopadmap$helloworldfpga.A	12	3	0	#27
$iopadmap$helloworldfpga.B	14	3	0	#28
$iopadmap$helloworldfpga.clock1	20	3	0	#29
W		10	32	0	#30
X		20	32	0	#31
clock1_LUT4_I0_I3_LUT4_O.c_frag	16	18	0	#32
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag	19	20	0	#33
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag	19	19	0	#34
delay_dff_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag	13	17	0	#35
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag	17	20	0	#36
clock1_LUT4_I0.c_frag	14	18	0	#37
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag	13	20	0	#38
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag	15	16	0	#39
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag	15	15	0	#40
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag	17	14	0	#41
clock1_LUT4_I0_I1_LUT3_O_I2_LUT4_O.c_frag	16	14	0	#42
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O.t_frag	14	17	0	#43
delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag	15	21	0	#44
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag	16	21	0	#45
delay_dff_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag	14	21	0	#46
delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.t_frag	13	16	0	#47
delay_dff_Q_9_D_LUT4_O_9_I0_LUT2_O.t_frag	14	16	0	#48
delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.t_frag	13	21	0	#49
clock1_LUT4_I0_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag	15	17	0	#50
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag	15	14	0	#51
clock1_LUT4_I0_I2_LUT2_O_I0_LUT3_O.t_frag	18	15	0	#52
$iopadmap$helloworldfpga.C	16	3	0	#53
$iopadmap$helloworldfpga.D	18	3	0	#54
clock1_LUT4_I0_I1_LUT3_O.t_frag	16	19	0	#55
delay_dff_Q_9_D_LUT4_O_1_I0_LUT3_O.t_frag	19	14	0	#56
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag	17	16	0	#57
delay_dff_Q_9_D_LUT4_O_16_I0_LUT3_O.t_frag	18	17	0	#58
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O.t_frag	18	21	0	#59
delay_dff_Q_9_D_LUT4_O_19_I0_LUT2_O.t_frag	19	17	0	#60
clock1_LUT4_I0_I3_LUT4_O_I3_LUT2_O.t_frag	17	17	0	#61
delay_dff_Q_9_D_LUT4_O_20_I0_LUT3_O.t_frag	20	17	0	#62
$false		3	1	0	#63
$true		2	1	0	#64
