library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity part4 is
    Port (
        clk   : in  STD_LOGIC;
        reset : in  STD_LOGIC;
        enable: in  STD_LOGIC;
        pos   : out STD_LOGIC_VECTOR(1 downto 0) -- 2-bit counter for positions
    );
end part4;

architecture Behavioral of part4 is
    signal count : unsigned(1 downto 0) := (others => '0');
begin
    process(clk, reset)
    begin
        if reset = '1' then
            count <= (others => '0');
        elsif rising_edge(clk) then
            if enable = '1' then
                if count = 3 then
                    count <= (others => '0');
                else
                    count <= count + 1;
                end if;
            end if;
        end if;
    end process;

    pos <= std_logic_vector(count);
end Behavioral;
