digraph pipehw1 { // auto-generated HCL2 visualization via graphviz
    node [ fontname="sans-serif" ];
    rankdir=BT;
    ///////////////////////// builtin components ////////////////////////

    _regfile [shape="record" label="{<reg_outputA>reg_outputA|<reg_srcA>reg_srcA}|{<reg_outputB>reg_outputB|<reg_srcB>reg_srcB}|{|{<reg_dstE>reg_dstE|<reg_inputE>reg_inputE}}|{|{<reg_dstM>reg_dstM|<reg_inputM>reg_inputM}}" style="filled" fillcolor="#aaffff"];
    _datamem [shape="record" label="{<mem_output>mem_output|{<mem_readbit>mem_readbit|<mem_addr>mem_addr}}|{|{<mem_writebit>mem_writebit|<mem_input>mem_input}}" style="filled" fillcolor="#aaffff"];
    _instmem [shape="record" label="{<i10bytes>i10bytes|<pc>pc}" style="filled" fillcolor="#aaffff"];
    _status [shape="record" label="{|<Stat>Stat}" style="filled" fillcolor="#aaffff"];

    //////////////////////////// user code //////////////////////////////

_reg_P [shape="record" label="{|{<bubble_P>bubble_P|<stall_P>stall_P}}|{<P_pc>P_pc|<p_pc>p_pc}"];
    _reg_P:P_pc -> _instmem:pc;
    _instmem:i10bytes -> _reg_D:f_icode;
    _instmem:i10bytes -> _reg_D:f_ifun;
    _reg_D:f_icode -> need_regs;
    _reg_D:f_icode -> need_immediate;
    _op_f_rA [shape="none" label="18-21"];
    _op_f_rA -> _reg_D:f_rA;
    _instmem:i10bytes -> _op_f_rA;
    need_regs -> _op_f_rA [style=dotted];
    _op_f_rB [shape="none" label="22-25"];
    _op_f_rB -> _reg_D:f_rB;
    _instmem:i10bytes -> _op_f_rB;
    need_regs -> _op_f_rB [style=dotted];
    _op_f_valC [shape="none" label="27-31"];
    _op_f_valC -> _reg_D:f_valC;
    _instmem:i10bytes -> _op_f_valC;
    need_immediate -> _op_f_valC [style=dotted];
    need_regs -> _op_f_valC [style=dotted];
    _op_f_valP [shape="none" label="35-40"];
    _op_f_valP -> _reg_D:f_valP;
    _instmem:pc -> _op_f_valP;
    need_immediate -> _op_f_valP [style=dotted];
    need_regs -> _op_f_valP [style=dotted];
    _reg_D:f_valP -> _reg_P:p_pc;
    _reg_E:d_Stat -> _reg_P:stall_P;
    _op_f_Stat [shape="none" label="48-52"];
    _op_f_Stat -> _reg_D:f_Stat;
    _reg_D:f_icode -> _op_f_Stat [style=dotted];
_reg_D [shape="record" label="{|{<bubble_D>bubble_D|<stall_D>stall_D}}|{<D_Stat>D_Stat|<f_Stat>f_Stat}|{<D_icode>D_icode|<f_icode>f_icode}|{<D_ifun>D_ifun|<f_ifun>f_ifun}|{<D_rA>D_rA|<f_rA>f_rA}|{<D_rB>D_rB|<f_rB>f_rB}|{<D_valC>D_valC|<f_valC>f_valC}|{<D_valP>D_valP|<f_valP>f_valP}"];
    _op_reg_srcA [shape="none" label="69-72"];
    _op_reg_srcA -> _regfile:reg_srcA;
    _reg_D:D_rA -> _op_reg_srcA;
    _reg_D:D_icode -> _op_reg_srcA [style=dotted];
    _op_d_dstE [shape="none" label="82-85"];
    _op_d_dstE -> _reg_E:d_dstE;
    _reg_D:D_rB -> _op_d_dstE;
    _reg_D:D_icode -> _op_d_dstE [style=dotted];
    _op_d_valA [shape="none" label="87-92"];
    _op_d_valA -> _reg_E:d_valA;
    _reg_M:e_valE -> _op_d_valA;
    _reg_W:m_valE -> _op_d_valA;
    _reg_W:W_valE -> _op_d_valA;
    _regfile:reg_outputA -> _op_d_valA;
    _regfile:reg_srcA -> _op_d_valA [style=dotted];
    _reg_M:e_dstE -> _op_d_valA [style=dotted];
    _reg_W:m_dstE -> _op_d_valA [style=dotted];
    _reg_W:W_dstE -> _op_d_valA [style=dotted];
    _op_d_dstM [shape="none" label="95:9-17"];
    _op_d_dstM -> _reg_E:d_dstM;
    _reg_D:D_Stat -> _reg_E:d_Stat;
    _reg_D:D_icode -> _reg_E:d_icode;
    _reg_D:D_ifun -> _reg_E:d_ifun;
    _reg_D:D_valC -> _reg_E:d_valC;
_reg_E [shape="record" label="{|{<bubble_E>bubble_E|<stall_E>stall_E}}|{<E_Stat>E_Stat|<d_Stat>d_Stat}|{<E_icode>E_icode|<d_icode>d_icode}|{<E_ifun>E_ifun|<d_ifun>d_ifun}|{<E_valC>E_valC|<d_valC>d_valC}|{<E_valA>E_valA|<d_valA>d_valA}|{<E_dstE>E_dstE|<d_dstE>d_dstE}|{<E_dstM>E_dstM|<d_dstM>d_dstM}"];
    _op_e_valE [shape="none" label="117-121"];
    _op_e_valE -> _reg_M:e_valE;
    _reg_E:E_valC -> _op_e_valE;
    _reg_E:E_valA -> _op_e_valE;
    _reg_E:E_icode -> _op_e_valE [style=dotted];
    _reg_E:E_Stat -> _reg_M:e_Stat;
    _reg_E:E_dstE -> _reg_M:e_dstE;
    _reg_E:E_dstM -> _reg_M:e_dstM;
    _reg_E:E_icode -> _reg_M:e_icode;
    _reg_E:E_valA -> _reg_M:e_valA;
_reg_M [shape="record" label="{|{<bubble_M>bubble_M|<stall_M>stall_M}}|{<M_Stat>M_Stat|<e_Stat>e_Stat}|{<M_icode>M_icode|<e_icode>e_icode}|{<M_valE>M_valE|<e_valE>e_valE}|{<M_valA>M_valA|<e_valA>e_valA}|{<M_dstE>M_dstE|<e_dstE>e_dstE}|{<M_dstM>M_dstM|<e_dstM>e_dstM}"];
    _reg_M:M_Stat -> _reg_W:m_Stat;
    _reg_M:M_icode -> _reg_W:m_icode;
    _reg_M:M_dstE -> _reg_W:m_dstE;
    _reg_M:M_dstM -> _reg_W:m_dstM;
    _reg_M:M_valE -> _reg_W:m_valE;
    _reg_M:M_valA -> _reg_W:m_valM;
_reg_W [shape="record" label="{|{<bubble_W>bubble_W|<stall_W>stall_W}}|{<W_Stat>W_Stat|<m_Stat>m_Stat}|{<W_icode>W_icode|<m_icode>m_icode}|{<W_valE>W_valE|<m_valE>m_valE}|{<W_valM>W_valM|<m_valM>m_valM}|{<W_dstE>W_dstE|<m_dstE>m_dstE}|{<W_dstM>W_dstM|<m_dstM>m_dstM}"];
    _reg_W:W_valE -> _regfile:reg_inputE;
    _reg_W:W_dstE -> _regfile:reg_dstE;
    _reg_W:W_Stat -> _status:Stat;

}