INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'SHAOQIAN' on host 'desktop-6cavdas' (Windows NT_amd64 version 6.2) on Thu Jul 06 20:48:41 +1000 2023
INFO: [HLS 200-10] In directory 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS'
Sourcing Tcl script 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/export.tcl'
INFO: [HLS 200-1510] Running: source E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/export.tcl
INFO: [HLS 200-1510] Running: open_project model-vitis 
INFO: [HLS 200-10] Opening project 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis'.
INFO: [HLS 200-1510] Running: set_top SkyNet 
INFO: [HLS 200-1510] Running: add_files conv1x1.cc 
INFO: [HLS 200-10] Adding design file 'conv1x1.cc' to the project
INFO: [HLS 200-1510] Running: add_files dwconv3x3.cc 
INFO: [HLS 200-10] Adding design file 'dwconv3x3.cc' to the project
INFO: [HLS 200-1510] Running: add_files net_hls.cc 
INFO: [HLS 200-10] Adding design file 'net_hls.cc' to the project
INFO: [HLS 200-1510] Running: add_files net_hls.h 
INFO: [HLS 200-10] Adding design file 'net_hls.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/0.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/0.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/1.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/1.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/10.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/11.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/11.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/2.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/2.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/3.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/3.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/4.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/4.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/5.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/5.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/6.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/6.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/7.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/7.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/8.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/8.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/9.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/9.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb golden_c.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'golden_c.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb output_verify.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'output_verify.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb reorder_weight.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'reorder_weight.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/stitched_0_3.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/stitched_0_3.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/stitched_4_7.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/stitched_4_7.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image_bins/stitched_8_11.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_image_bins/stitched_8_11.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb.cc -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'tb.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb weights_floating.bin -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'weights_floating.bin' to the project
INFO: [HLS 200-1510] Running: open_solution 250MHz -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_buffer_impl=lutram
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_interface -m_axi_buffer_impl lutram 
INFO: [HLS 200-1510] Running: source ./model-vitis/250MHz/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name SkyNet SkyNet 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl uram -type ram_2p SkyNet FM_buf_acc 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl lutram -type ram_2p SkyNet weight_buf_1x1 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl lutram -type ram_2p SkyNet weight_buf_3x3 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_1 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_2 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_3 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -impl bram -type ram_2p SkyNet FM_buf_4 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
Running Dispatch Server on port: 55355
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 4', using 4 ns in generated Vivado XDC
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 20:49:46 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

E:\xilinx_workspace\COMP4601\SkyNet-KV260\FPGA\HLS\model-vitis\250MHz\impl\verilog>D:/Xilinx/Vivado/2022.2/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module SkyNet
## set language verilog
## set family zynquplus
## set device xck26
## set package -sfvc784
## set speed -2LV-c
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "4"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:SkyNet:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project model-vitis
# dict set report_options hls_solution 250MHz
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {SkyNet_flow_control_loop_pipe_sequential_init SkyNet_mac_muladd_6ns_7ns_7ns_12_4_1 SkyNet_mul_mul_9ns_10ns_19_4_1 SkyNet_load_image_chunk_norm_img_norm_ch_V_ROM_AUTO_1R SkyNet_mac_muladd_11s_9s_16s_20_4_1 SkyNet_mux_325_11_1_1 SkyNet_mul_mul_11s_9s_20_4_0 SkyNet_mac_muladd_11s_9s_20s_21_4_0 SkyNet_mul_6ns_8ns_12_1_1 SkyNet_mac_muladd_3ns_16ns_9ns_19_4_1 SkyNet_mac_muladd_3ns_14ns_9ns_17_4_1 SkyNet_mac_muladd_8ns_9ns_19ns_19_4_1 SkyNet_mac_muladd_8ns_8ns_17ns_17_4_1 SkyNet_mac_muladd_4ns_12ns_12s_16_4_1 SkyNet_mul_7ns_10ns_16_1_1 SkyNet_mul_6ns_9ns_14_1_1 SkyNet_mac_muladd_2ns_14ns_7ns_15_4_1 SkyNet_mul_mul_8ns_12ns_19_4_1 SkyNet_mul_mul_7ns_12ns_19_4_1 SkyNet_mul_4ns_10ns_13_1_1 SkyNet_am_addmul_5ns_5ns_7ns_12_4_1 SkyNet_mac_muladd_5ns_7ns_6ns_12_4_1 SkyNet_mac_muladd_5ns_7ns_7ns_12_4_1 SkyNet_mac_muladd_6ns_7ns_6ns_12_4_1 SkyNet_mac_muladd_12s_7ns_12ns_12_4_1 SkyNet_FM_buf_1_V_RAM_2P_BRAM_1R1W SkyNet_FM_buf_acc_V_RAM_2P_URAM_1R1W SkyNet_weight_buf_1x1_V_RAM_2P_LUTRAM_1R1W SkyNet_weight_buf_3x3_V_RAM_2P_LUTRAM_1R1W SkyNet_INPUT_r_m_axi SkyNet_OUTPUT_r_m_axi SkyNet_control_s_axi}
# dict set report_options max_module_depth 8
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog'
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : <E:\xilinx_workspace\COMP4601\SkyNet-KV260\FPGA\HLS\model-vitis\250MHz\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_INPUT_r/Reg' is being assigned into address space '/hls_inst/Data_m_axi_INPUT_r' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_OUTPUT_r/Reg' is being assigned into address space '/hls_inst/Data_m_axi_OUTPUT_r' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : <E:\xilinx_workspace\COMP4601\SkyNet-KV260\FPGA\HLS\model-vitis\250MHz\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-07-06 20:50:02 +1000
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jul  6 20:50:02 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Jul  6 20:50:02 2023] Launched synth_1...
Run output will be captured here: E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.runs/synth_1/runme.log
[Thu Jul  6 20:50:02 2023] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 55355
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56368
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2352.715 ; gain = 335.613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.runs/synth_1/.Xil/Vivado-56876-DESKTOP-6CAVDAS/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.runs/synth_1/.Xil/Vivado-56876-DESKTOP-6CAVDAS/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2447.285 ; gain = 430.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2465.195 ; gain = 448.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2465.195 ; gain = 448.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2465.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/SkyNet.xdc]
Finished Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/SkyNet.xdc]
Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2501.676 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2501.676 ; gain = 484.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2501.676 ; gain = 484.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2501.676 ; gain = 484.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2501.676 ; gain = 484.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2501.676 ; gain = 484.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3006.363 ; gain = 989.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3006.883 ; gain = 989.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3025.961 ; gain = 1008.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3031.766 ; gain = 978.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.766 ; gain = 1014.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3031.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3076.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8ca5f4c6
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3076.914 ; gain = 2035.789
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 20:58:18 2023...
[Thu Jul  6 20:58:20 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:08:18 . Memory (MB): peak = 1281.570 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-07-06 20:58:20 +1000
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2295.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3618 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/SkyNet.xdc]
Finished Parsing XDC File [E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/SkyNet.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2575.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 871 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 348 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 34 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 484 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2575.746 ; gain = 1294.176
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-07-06 20:58:46 +1000
INFO: HLS-REPORT: Running report: report_utilization -file ./report/SkyNet_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/SkyNet_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/SkyNet_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 4930.160 ; gain = 2346.883
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/SkyNet_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/SkyNet_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/SkyNet_failfast_synth.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 13 seconds
 -I- average fanout metrics completed in 3 seconds (4 modules)
 -I- Generated file E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 5 seconds
 -I- path budgeting metrics completed in 14 seconds
 -I- Generated file E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/report/synth.timing_budget_Net.rpt
 -I- Generated file E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/report/synth.timing_budget_Net.csv
 -I- Generated interactive report E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/report/synth.timing_budget_Net.rpx
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xck26-sfvc784-2LV-c                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 40.89% | OK     |
#  | FD                                                        | 50%       | 21.08% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 9.38%  | OK     |
#  | CARRY8                                                    | 25%       | 13.55% | OK     |
#  | MUXF7                                                     | 15%       | 1.13%  | OK     |
#  | DSP                                                       | 80%       | 27.88% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 89.24% | REVIEW |
#  | URAM                                                      | 80%       | 50.00% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 55.71% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 2196      | 1512   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 3.25   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 67     | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/report/SkyNet_failfast_synth.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 40 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-07-06 21:00:13 +1000
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-07-06 21:00:13 +1000
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-07-06 21:00:14 +1000
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-07-06 21:00:16 +1000
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-07-06 21:00:16 +1000
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-07-06 21:00:16 +1000
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-07-06 21:00:16 +1000
HLS EXTRACTION: synth area_totals:  0 117120 234240 1248 288 0 64
HLS EXTRACTION: synth area_current: 0 47890 49384 348 257 0 1236 0 32 32
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 117120 LUT 47890 AVAIL_FF 234240 FF 49384 AVAIL_DSP 1248 DSP 348 AVAIL_BRAM 288 BRAM 257 AVAIL_URAM 64 URAM 32 LATCH 0 SRL 1236 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated E:/xilinx_workspace/COMP4601/SkyNet-KV260/FPGA/HLS/model-vitis/250MHz/impl/report/verilog/SkyNet_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             model-vitis
Solution:            250MHz
Device target:       xck26-sfvc784-2LV-c
Report date:         Thu Jul 06 21:00:16 +1000 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          47890
FF:           49384
DSP:            348
BRAM:           257
URAM:            32
LATCH:            0
SRL:           1236
CLB:              0

#=== Final timing ===
CP required:                     4.000
CP achieved post-synthesis:      4.296
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-07-06 21:00:16 +1000
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-07-06 21:00:16 +1000
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 21:00:16 2023...
INFO: [HLS 200-802] Generated output file model-vitis/250MHz/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 688.48 seconds; current allocated memory: 94.641 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 3 seconds. Total elapsed time: 700.622 seconds; peak allocated memory: 741.316 MB.
