Timing Analyzer report for TP_FINAL
Fri Feb 19 23:45:22 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CK_50M'
 13. Slow 1200mV 85C Model Setup: 'i2s_transceiver:inst1|ws_int'
 14. Slow 1200mV 85C Model Setup: 'i2c_cntrl:inst3|pack_end'
 15. Slow 1200mV 85C Model Hold: 'CK_50M'
 16. Slow 1200mV 85C Model Hold: 'i2s_transceiver:inst1|ws_int'
 17. Slow 1200mV 85C Model Hold: 'i2c_cntrl:inst3|pack_end'
 18. Slow 1200mV 85C Model Recovery: 'CK_50M'
 19. Slow 1200mV 85C Model Removal: 'CK_50M'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CK_50M'
 28. Slow 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'
 29. Slow 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'
 30. Slow 1200mV 0C Model Hold: 'CK_50M'
 31. Slow 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'
 32. Slow 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'
 33. Slow 1200mV 0C Model Recovery: 'CK_50M'
 34. Slow 1200mV 0C Model Removal: 'CK_50M'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CK_50M'
 42. Fast 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'
 43. Fast 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'
 44. Fast 1200mV 0C Model Hold: 'CK_50M'
 45. Fast 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'
 46. Fast 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'
 47. Fast 1200mV 0C Model Recovery: 'CK_50M'
 48. Fast 1200mV 0C Model Removal: 'CK_50M'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TP_FINAL                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   0.8%      ;
;     Processor 4            ;   0.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CK_50M                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CK_50M }                       ;
; i2c_cntrl:inst3|pack_end     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2c_cntrl:inst3|pack_end }     ;
; i2s_transceiver:inst1|ws_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2s_transceiver:inst1|ws_int } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 144.89 MHz ; 144.89 MHz      ; CK_50M                       ;                                                ;
; 332.01 MHz ; 315.06 MHz      ; i2s_transceiver:inst1|ws_int ; limit due to minimum period restriction (tmin) ;
; 830.56 MHz ; 500.0 MHz       ; i2c_cntrl:inst3|pack_end     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -5.902 ; -694.703      ;
; i2s_transceiver:inst1|ws_int ; -2.012 ; -161.069      ;
; i2c_cntrl:inst3|pack_end     ; -0.204 ; -0.300        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -0.806 ; -0.806        ;
; i2s_transceiver:inst1|ws_int ; 0.335  ; 0.000         ;
; i2c_cntrl:inst3|pack_end     ; 0.357  ; 0.000         ;
+------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CK_50M ; -1.251 ; -91.898              ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; CK_50M ; 0.668 ; 0.000                ;
+--------+-------+----------------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -208.000      ;
; i2s_transceiver:inst1|ws_int ; -2.174 ; -258.096      ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CK_50M'                                                                                                                   ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.902 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.828      ;
; -5.882 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.816      ;
; -5.882 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.816      ;
; -5.882 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.816      ;
; -5.882 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.816      ;
; -5.882 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.816      ;
; -5.882 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.816      ;
; -5.882 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.816      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.878 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.804      ;
; -5.858 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.792      ;
; -5.858 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.792      ;
; -5.858 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.792      ;
; -5.858 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.792      ;
; -5.858 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.792      ;
; -5.858 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.792      ;
; -5.858 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.792      ;
; -5.857 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.783      ;
; -5.842 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.768      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.805 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.731      ;
; -5.786 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.715      ;
; -5.786 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.715      ;
; -5.786 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.715      ;
; -5.786 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.715      ;
; -5.786 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.715      ;
; -5.786 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.715      ;
; -5.786 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.715      ;
; -5.785 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.719      ;
; -5.785 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.719      ;
; -5.785 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.719      ;
; -5.785 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.719      ;
; -5.785 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.719      ;
; -5.785 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.719      ;
; -5.785 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.719      ;
; -5.764 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.693      ;
; -5.764 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.693      ;
; -5.764 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.693      ;
; -5.764 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.693      ;
; -5.764 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.693      ;
; -5.764 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.693      ;
; -5.764 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.066     ; 6.693      ;
; -5.760 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.686      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.755 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.681      ;
; -5.735 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.669      ;
; -5.735 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.669      ;
; -5.735 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.669      ;
; -5.735 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.669      ;
; -5.735 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.669      ;
; -5.735 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.669      ;
; -5.735 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.669      ;
; -5.719 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.645      ;
; -5.706 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 6.615      ;
; -5.706 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 6.615      ;
; -5.706 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 6.615      ;
; -5.706 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 6.615      ;
; -5.706 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 6.615      ;
; -5.706 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 6.615      ;
; -5.706 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 6.615      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.620      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 6.627      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 6.627      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 6.627      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 6.627      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 6.627      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 6.627      ;
; -5.694 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 6.627      ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.012 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.944      ;
; -2.011 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.943      ;
; -2.008 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.940      ;
; -2.007 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.939      ;
; -2.007 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.939      ;
; -2.003 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.935      ;
; -1.997 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.929      ;
; -1.935 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.867      ;
; -1.934 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.866      ;
; -1.931 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.863      ;
; -1.930 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.862      ;
; -1.930 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.862      ;
; -1.926 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.858      ;
; -1.920 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.852      ;
; -1.886 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.454      ;
; -1.885 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.453      ;
; -1.882 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.450      ;
; -1.881 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.449      ;
; -1.881 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.449      ;
; -1.877 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.445      ;
; -1.871 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.439      ;
; -1.853 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.421      ;
; -1.852 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.420      ;
; -1.849 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.417      ;
; -1.848 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.416      ;
; -1.848 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.416      ;
; -1.847 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.415      ;
; -1.844 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.412      ;
; -1.838 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.406      ;
; -1.829 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.761      ;
; -1.828 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.760      ;
; -1.825 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.757      ;
; -1.824 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.756      ;
; -1.824 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.756      ;
; -1.820 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.752      ;
; -1.814 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.746      ;
; -1.810 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.378      ;
; -1.809 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.377      ;
; -1.806 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.374      ;
; -1.805 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.373      ;
; -1.805 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.373      ;
; -1.801 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.369      ;
; -1.795 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.363      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a11~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a11 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a13~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a13 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a31 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a30 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a29 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a28 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a27 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a26 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a25 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a24 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a15~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a15 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a14~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a14 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a23 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a22 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a21 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a20 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a19 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a18 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.763 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.695      ;
; -1.763 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.331      ;
; -1.762 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.694      ;
; -1.759 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.691      ;
; -1.758 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.690      ;
; -1.758 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.690      ;
; -1.756 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.688      ;
; -1.754 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.686      ;
; -1.752 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.684      ;
; -1.751 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.683      ;
; -1.748 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.680      ;
; -1.748 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.680      ;
; -1.747 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.679      ;
; -1.747 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.679      ;
; -1.746 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.287      ; 3.028      ;
; -1.743 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.675      ;
; -1.742 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[12]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.287      ; 3.024      ;
; -1.737 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.669      ;
; -1.725 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.293      ;
; -1.724 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.292      ;
; -1.724 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.287      ; 3.006      ;
; -1.721 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.289      ;
; -1.721 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[12]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.289      ;
; -1.720 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.288      ;
; -1.720 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.427     ; 2.288      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                         ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.204 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 1.136      ;
; -0.104 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 1.036      ;
; -0.096 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 1.028      ;
; 0.088  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 0.844      ;
; 0.189  ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 0.743      ;
; 0.193  ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 0.739      ;
; 0.273  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.063     ; 0.659      ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CK_50M'                                                                                                                                           ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.806 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 1.763      ;
; -0.239 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; -0.500       ; 2.183      ; 1.830      ;
; 0.313  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 2.882      ;
; 0.344  ; i2c_master:inst|stretch                ; i2c_master:inst|stretch                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.577      ;
; 0.347  ; i2s_transceiver:inst1|sclk_int         ; i2s_transceiver:inst1|sclk_int         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.580      ;
; 0.357  ; i2c_cntrl:inst3|i2s_en                 ; i2c_cntrl:inst3|i2s_en                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.577      ;
; 0.358  ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|sd_tx            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2s_transceiver:inst1|ws_cnt[31]       ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_master:inst|sda_int                ; i2c_master:inst|sda_int                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|data_wr[7]             ; i2c_cntrl:inst3|data_wr[7]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_master:inst|state.ready            ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_master:inst|state.rd               ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_master:inst|state.command          ; i2c_master:inst|state.command          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_master:inst|bit_cnt[2]             ; i2c_master:inst|bit_cnt[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[3]          ; i2c_cntrl:inst3|pack_count[3]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[2]          ; i2c_cntrl:inst3|pack_count[2]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[0]          ; i2c_cntrl:inst3|pack_count[0]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|pack_count[1]          ; i2c_cntrl:inst3|pack_count[1]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|reset_tmp              ; i2c_cntrl:inst3|reset_tmp              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; i2c_cntrl:inst3|count1[0]              ; i2c_cntrl:inst3|count1[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.361  ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|bit_cnt[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.580      ;
; 0.374  ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.592      ;
; 0.375  ; i2s_transceiver:inst1|l_data_tx_int[2] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.593      ;
; 0.378  ; i2c_cntrl:inst3|count1[15]             ; i2c_cntrl:inst3|count1[15]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.597      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.380  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 2.960      ;
; 0.392  ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.612      ;
; 0.393  ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.613      ;
; 0.393  ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.613      ;
; 0.393  ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.613      ;
; 0.393  ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.613      ;
; 0.394  ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.614      ;
; 0.395  ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.613      ;
; 0.395  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.180      ; 2.961      ;
; 0.395  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.180      ; 2.961      ;
; 0.395  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.180      ; 2.961      ;
; 0.395  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.180      ; 2.961      ;
; 0.395  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.180      ; 2.961      ;
; 0.395  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.180      ; 2.961      ;
; 0.395  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.180      ; 2.961      ;
; 0.397  ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.615      ;
; 0.397  ; i2c_master:inst|state.stop             ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.616      ;
; 0.408  ; i2c_master:inst|state.mstr_ack         ; i2c_master:inst|state.stop             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.627      ;
; 0.408  ; i2c_master:inst|state.slv_ack2         ; i2c_master:inst|state.wr               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.627      ;
; 0.480  ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.698      ;
; 0.481  ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end     ; CK_50M      ; 0.000        ; 2.187      ; 3.054      ;
; 0.498  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.067      ;
; 0.504  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.184      ; 3.074      ;
; 0.504  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.184      ; 3.074      ;
; 0.504  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.184      ; 3.074      ;
; 0.504  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.184      ; 3.074      ;
; 0.504  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.184      ; 3.074      ;
; 0.504  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.184      ; 3.074      ;
; 0.504  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.184      ; 3.074      ;
; 0.509  ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.728      ;
; 0.525  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.183      ; 3.094      ;
; 0.535  ; i2s_transceiver:inst1|sclk_cnt[1]      ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.768      ;
; 0.536  ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.754      ;
; 0.536  ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.754      ;
; 0.536  ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.756      ;
; 0.538  ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.756      ;
; 0.538  ; i2s_transceiver:inst1|sclk_cnt[2]      ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.771      ;
; 0.542  ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.087      ; 0.786      ;
; 0.542  ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.761      ;
; 0.543  ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.762      ;
; 0.544  ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.763      ;
; 0.546  ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.765      ;
; 0.548  ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.767      ;
; 0.551  ; i2c_master:inst|data_clk               ; i2c_master:inst|data_clk_prev          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.770      ;
; 0.552  ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.770      ;
; 0.553  ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.771      ;
; 0.554  ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; i2s_transceiver:inst1|r_data_tx_int[3] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.554  ; i2s_transceiver:inst1|sclk_cnt[3]      ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.787      ;
; 0.554  ; i2s_transceiver:inst1|sclk_cnt[13]     ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.787      ;
; 0.554  ; i2s_transceiver:inst1|sclk_cnt[15]     ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.787      ;
; 0.554  ; i2s_transceiver:inst1|sclk_cnt[19]     ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.788      ;
; 0.554  ; i2s_transceiver:inst1|sclk_cnt[29]     ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.788      ;
; 0.555  ; i2s_transceiver:inst1|r_data_tx_int[6] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.774      ;
; 0.555  ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.061      ; 0.773      ;
; 0.555  ; i2s_transceiver:inst1|sclk_cnt[31]     ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; i2s_transceiver:inst1|sclk_cnt[17]     ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; i2s_transceiver:inst1|sclk_cnt[5]      ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.788      ;
; 0.555  ; i2s_transceiver:inst1|sclk_cnt[11]     ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.788      ;
; 0.555  ; i2s_transceiver:inst1|sclk_cnt[21]     ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; i2s_transceiver:inst1|sclk_cnt[27]     ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555  ; i2c_master:inst|bit_cnt[1]             ; i2c_master:inst|bit_cnt[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.774      ;
; 0.556  ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.775      ;
; 0.556  ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.775      ;
; 0.556  ; i2s_transceiver:inst1|sclk_cnt[6]      ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.789      ;
; 0.556  ; i2s_transceiver:inst1|sclk_cnt[16]     ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.790      ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.335 ; i2s_transceiver:inst1|r_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.881      ; 1.433      ;
; 0.337 ; i2s_transceiver:inst1|l_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.436      ;
; 0.339 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 0.904      ;
; 0.340 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 0.905      ;
; 0.354 ; i2s_transceiver:inst1|r_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.453      ;
; 0.362 ; i2s_transceiver:inst1|r_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a11~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.461      ;
; 0.365 ; i2s_transceiver:inst1|r_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.881      ; 1.463      ;
; 0.389 ; i2s_transceiver:inst1|r_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.488      ;
; 0.396 ; i2s_transceiver:inst1|r_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.486      ;
; 0.409 ; i2s_transceiver:inst1|r_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a15~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.508      ;
; 0.426 ; i2s_transceiver:inst1|l_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.525      ;
; 0.436 ; i2s_transceiver:inst1|l_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.883      ; 1.536      ;
; 0.450 ; i2s_transceiver:inst1|l_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.540      ;
; 0.452 ; i2s_transceiver:inst1|r_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.870      ; 1.539      ;
; 0.454 ; i2s_transceiver:inst1|r_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a13~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.881      ; 1.552      ;
; 0.458 ; i2s_transceiver:inst1|l_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.548      ;
; 0.460 ; i2s_transceiver:inst1|l_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.550      ;
; 0.462 ; i2s_transceiver:inst1|r_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.561      ;
; 0.466 ; i2s_transceiver:inst1|l_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.565      ;
; 0.480 ; i2s_transceiver:inst1|l_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.881      ; 1.578      ;
; 0.482 ; i2s_transceiver:inst1|l_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.581      ;
; 0.500 ; i2s_transceiver:inst1|l_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.590      ;
; 0.526 ; i2s_transceiver:inst1|l_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.616      ;
; 0.528 ; i2s_transceiver:inst1|l_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.883      ; 1.628      ;
; 0.534 ; i2s_transceiver:inst1|l_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.624      ;
; 0.534 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 1.099      ;
; 0.535 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 1.100      ;
; 0.538 ; i2s_transceiver:inst1|l_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.637      ;
; 0.544 ; i2s_transceiver:inst1|r_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.634      ;
; 0.544 ; i2s_transceiver:inst1|r_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.874      ; 1.635      ;
; 0.556 ; i2s_transceiver:inst1|r_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.882      ; 1.655      ;
; 0.557 ; i2s_transceiver:inst1|l_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.883      ; 1.657      ;
; 0.559 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 1.124      ;
; 0.560 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.141      ;
; 0.560 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 1.125      ;
; 0.569 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.140      ;
; 0.573 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 1.138      ;
; 0.574 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.378      ; 1.139      ;
; 0.580 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.151      ;
; 0.581 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.152      ;
; 0.583 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.154      ;
; 0.584 ; i2s_transceiver:inst1|r_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.674      ;
; 0.584 ; i2s_transceiver:inst1|r_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.674      ;
; 0.584 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.155      ;
; 0.590 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.161      ;
; 0.592 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.163      ;
; 0.593 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.164      ;
; 0.595 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.161      ;
; 0.599 ; i2s_transceiver:inst1|r_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.689      ;
; 0.600 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.171      ;
; 0.601 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.172      ;
; 0.606 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.177      ;
; 0.607 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.384      ; 1.178      ;
; 0.613 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][7]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 0.833      ;
; 0.615 ; i2s_transceiver:inst1|l_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.873      ; 1.705      ;
; 0.638 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][6]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 0.858      ;
; 0.639 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][5]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 0.859      ;
; 0.640 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][4]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 0.860      ;
; 0.648 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.214      ;
; 0.649 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.215      ;
; 0.691 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.257      ;
; 0.692 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.258      ;
; 0.707 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.427      ; 1.291      ;
; 0.764 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.345      ;
; 0.765 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.346      ;
; 0.767 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.348      ;
; 0.768 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.349      ;
; 0.780 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][0]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 1.000      ;
; 0.807 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.427      ; 1.391      ;
; 0.814 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.395      ;
; 0.815 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.396      ;
; 0.822 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.403      ;
; 0.824 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.390      ;
; 0.824 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.390      ;
; 0.825 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.391      ;
; 0.827 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.393      ;
; 0.828 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.394      ;
; 0.841 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.413      ;
; 0.842 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.414      ;
; 0.844 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.416      ;
; 0.847 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.428      ;
; 0.849 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.421      ;
; 0.850 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.422      ;
; 0.851 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.417      ;
; 0.852 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.418      ;
; 0.855 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.421      ;
; 0.857 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.429      ;
; 0.858 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.430      ;
; 0.860 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.426      ;
; 0.860 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.432      ;
; 0.861 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.427      ;
; 0.861 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.433      ;
; 0.861 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.427      ; 1.445      ;
; 0.862 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.434      ;
; 0.863 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.435      ;
; 0.864 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.436      ;
; 0.865 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.437      ;
; 0.866 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.438      ;
; 0.866 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.028      ; 1.081      ;
; 0.866 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.438      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                         ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.357 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.580      ;
; 0.409 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.629      ;
; 0.412 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.632      ;
; 0.528 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.748      ;
; 0.621 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.841      ;
; 0.628 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.848      ;
; 0.749 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.063      ; 0.969      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CK_50M'                                                                                                              ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.251 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 2.158      ;
; -1.251 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sd_tx            ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 2.158      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.041 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.950      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.946      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.002 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.910      ;
; -1.001 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.934      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.091     ; 1.897      ;
; -0.993 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.926      ;
; -0.861 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.794      ;
; -0.799 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.732      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.640      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.640      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.640      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.640      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.640      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.640      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.666      ;
; -0.733 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.640      ;
; -0.678 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.611      ;
; -0.678 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.611      ;
; -0.678 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.611      ;
; -0.678 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.611      ;
; -0.678 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.611      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.549 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.088     ; 1.456      ;
; -0.501 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 1.000        ; -0.063     ; 1.433      ;
; -0.432 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.263      ; 1.690      ;
; -0.432 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.263      ; 1.690      ;
; -0.432 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.263      ; 1.690      ;
; -0.432 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 1.000        ; 0.263      ; 1.690      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
; -0.424 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.288      ; 1.707      ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CK_50M'                                                                                                              ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.668 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.454      ; 1.279      ;
; 0.668 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.454      ; 1.279      ;
; 0.668 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.454      ; 1.279      ;
; 0.668 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.454      ; 1.279      ;
; 0.668 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.454      ; 1.279      ;
; 0.668 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.454      ; 1.279      ;
; 0.668 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.454      ; 1.279      ;
; 0.873 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.093      ;
; 0.873 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.093      ;
; 0.873 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.093      ;
; 0.873 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.093      ;
; 0.873 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.093      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready            ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd               ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop             ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command          ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1         ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2         ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack         ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start            ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.434      ; 1.537      ;
; 0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.434      ; 1.537      ;
; 0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.434      ; 1.537      ;
; 0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 0.000        ; 0.434      ; 1.537      ;
; 0.949 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 0.000        ; 0.402      ; 1.508      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.965 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.437      ; 1.559      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 0.974 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.558      ;
; 1.060 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.279      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.084 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.310      ;
; 1.246 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.465      ;
; 1.246 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.465      ;
; 1.246 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.465      ;
; 1.246 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.465      ;
; 1.246 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.465      ;
; 1.281 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.507      ;
; 1.281 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.507      ;
; 1.281 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.507      ;
; 1.281 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.507      ;
; 1.281 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.507      ;
; 1.281 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.507      ;
; 1.281 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.507      ;
; 1.292 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.512      ;
; 1.324 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.544      ;
; 1.324 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.544      ;
; 1.324 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.544      ;
; 1.324 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.544      ;
; 1.324 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.544      ;
; 1.324 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.544      ;
; 1.356 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.576      ;
; 1.462 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.682      ;
; 1.500 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.070      ; 1.727      ;
; 1.500 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.070      ; 1.727      ;
; 1.500 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.070      ; 1.727      ;
; 1.500 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.070      ; 1.727      ;
; 1.500 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.070      ; 1.727      ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 161.29 MHz ; 161.29 MHz      ; CK_50M                       ;                                                ;
; 376.51 MHz ; 315.06 MHz      ; i2s_transceiver:inst1|ws_int ; limit due to minimum period restriction (tmin) ;
; 931.97 MHz ; 500.0 MHz       ; i2c_cntrl:inst3|pack_end     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -5.200 ; -606.279      ;
; i2s_transceiver:inst1|ws_int ; -1.656 ; -132.469      ;
; i2c_cntrl:inst3|pack_end     ; -0.073 ; -0.073        ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -0.706 ; -0.706        ;
; i2c_cntrl:inst3|pack_end     ; 0.312  ; 0.000         ;
; i2s_transceiver:inst1|ws_int ; 0.331  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CK_50M ; -1.017 ; -68.114             ;
+--------+--------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CK_50M ; 0.609 ; 0.000               ;
+--------+-------+---------------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -208.000      ;
; i2s_transceiver:inst1|ws_int ; -2.174 ; -258.096      ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CK_50M'                                                                                                                    ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.200 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.135      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.176 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.111      ;
; -5.153 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.093      ;
; -5.153 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.093      ;
; -5.153 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.093      ;
; -5.153 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.093      ;
; -5.153 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.093      ;
; -5.153 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.093      ;
; -5.153 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.093      ;
; -5.150 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.090      ;
; -5.150 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.090      ;
; -5.150 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.090      ;
; -5.150 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.090      ;
; -5.150 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.090      ;
; -5.150 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.090      ;
; -5.150 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.090      ;
; -5.140 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.075      ;
; -5.137 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.072      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.116 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.051      ;
; -5.074 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 6.010      ;
; -5.074 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 6.010      ;
; -5.074 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 6.010      ;
; -5.074 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 6.010      ;
; -5.074 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 6.010      ;
; -5.074 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 6.010      ;
; -5.074 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 6.010      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.004      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.009      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.009      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.009      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.009      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.009      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.009      ;
; -5.069 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.009      ;
; -5.053 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.988      ;
; -5.048 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 5.984      ;
; -5.048 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 5.984      ;
; -5.048 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 5.984      ;
; -5.048 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 5.984      ;
; -5.048 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 5.984      ;
; -5.048 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 5.984      ;
; -5.048 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 5.984      ;
; -5.043 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.983      ;
; -5.043 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.983      ;
; -5.043 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.983      ;
; -5.043 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.983      ;
; -5.043 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.983      ;
; -5.043 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.983      ;
; -5.043 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.983      ;
; -5.033 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.968      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 5.957      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 5.939      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 5.939      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 5.939      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 5.939      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 5.939      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 5.939      ;
; -5.022 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 5.939      ;
; -5.020 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.960      ;
; -5.020 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.960      ;
; -5.020 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.960      ;
; -5.020 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.960      ;
; -5.020 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.960      ;
; -5.020 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.960      ;
; -5.020 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 5.960      ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.656 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.595      ;
; -1.652 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.591      ;
; -1.651 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.590      ;
; -1.648 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.587      ;
; -1.644 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.583      ;
; -1.641 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.580      ;
; -1.635 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.574      ;
; -1.594 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.533      ;
; -1.590 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.529      ;
; -1.589 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.528      ;
; -1.586 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.525      ;
; -1.582 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.521      ;
; -1.579 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.518      ;
; -1.573 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.512      ;
; -1.561 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.173      ;
; -1.557 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.169      ;
; -1.556 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.168      ;
; -1.553 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.165      ;
; -1.549 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.161      ;
; -1.546 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.158      ;
; -1.540 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.152      ;
; -1.537 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.149      ;
; -1.533 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.145      ;
; -1.529 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.141      ;
; -1.528 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.140      ;
; -1.525 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.137      ;
; -1.521 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.133      ;
; -1.518 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.130      ;
; -1.512 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.124      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a11~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a11 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a14~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a14 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a15~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a15 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a31 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a30 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a29 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a28 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a27 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a26 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a25 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a24 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a13~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a13 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a23 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a22 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a21 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a20 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a19 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a18 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.502 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.441      ;
; -1.498 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.437      ;
; -1.497 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.436      ;
; -1.494 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.106      ;
; -1.494 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.433      ;
; -1.490 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.102      ;
; -1.490 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.429      ;
; -1.489 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.101      ;
; -1.487 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.426      ;
; -1.486 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.098      ;
; -1.482 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.094      ;
; -1.481 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.420      ;
; -1.479 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.091      ;
; -1.473 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.085      ;
; -1.465 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.077      ;
; -1.449 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[12]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.061      ;
; -1.441 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.380      ;
; -1.439 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[12]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.259      ; 2.693      ;
; -1.437 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.376      ;
; -1.436 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.375      ;
; -1.433 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.372      ;
; -1.431 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.370      ;
; -1.429 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.368      ;
; -1.426 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.365      ;
; -1.425 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.365      ;
; -1.424 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.259      ; 2.678      ;
; -1.423 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.035      ;
; -1.421 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.033      ;
; -1.421 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.361      ;
; -1.420 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.360      ;
; -1.420 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.056     ; 2.359      ;
; -1.419 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.031      ;
; -1.419 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.031      ;
; -1.417 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.029      ;
; -1.417 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.357      ;
; -1.416 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.028      ;
; -1.416 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.028      ;
; -1.413 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]                           ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 2.025      ;
; -1.413 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                            ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.353      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                          ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.073 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 1.013      ;
; 0.016  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.924      ;
; 0.024  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.916      ;
; 0.185  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.755      ;
; 0.273  ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.667      ;
; 0.277  ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.663      ;
; 0.357  ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.055     ; 0.583      ;
+--------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CK_50M'                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.706 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.975      ; 1.623      ;
; -0.211 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; -0.500       ; 1.975      ; 1.618      ;
; 0.286  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.974      ; 2.614      ;
; 0.300  ; i2c_master:inst|stretch                ; i2c_master:inst|stretch                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.511      ;
; 0.307  ; i2s_transceiver:inst1|sclk_int         ; i2s_transceiver:inst1|sclk_int         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.519      ;
; 0.311  ; i2c_master:inst|sda_int                ; i2c_master:inst|sda_int                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|state.ready            ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|state.rd               ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|state.command          ; i2c_master:inst|state.command          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_master:inst|bit_cnt[2]             ; i2c_master:inst|bit_cnt[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; i2c_cntrl:inst3|i2s_en                 ; i2c_cntrl:inst3|i2s_en                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|sd_tx            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|data_wr[7]             ; i2c_cntrl:inst3|data_wr[7]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|pack_count[3]          ; i2c_cntrl:inst3|pack_count[3]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|pack_count[2]          ; i2c_cntrl:inst3|pack_count[2]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|pack_count[0]          ; i2c_cntrl:inst3|pack_count[0]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|pack_count[1]          ; i2c_cntrl:inst3|pack_count[1]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|reset_tmp              ; i2c_cntrl:inst3|reset_tmp              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; i2c_cntrl:inst3|count1[0]              ; i2c_cntrl:inst3|count1[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; i2s_transceiver:inst1|ws_cnt[31]       ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M                       ; CK_50M      ; 0.000        ; 0.054      ; 0.511      ;
; 0.319  ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|bit_cnt[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.519      ;
; 0.335  ; i2c_cntrl:inst3|count1[15]             ; i2c_cntrl:inst3|count1[15]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.534      ;
; 0.339  ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.538      ;
; 0.340  ; i2s_transceiver:inst1|l_data_tx_int[2] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.539      ;
; 0.353  ; i2c_master:inst|state.stop             ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.553      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.354  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.693      ;
; 0.357  ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.359  ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.558      ;
; 0.359  ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.558      ;
; 0.368  ; i2c_master:inst|state.mstr_ack         ; i2c_master:inst|state.stop             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.568      ;
; 0.369  ; i2c_master:inst|state.slv_ack2         ; i2c_master:inst|state.wr               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.569      ;
; 0.403  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.972      ; 2.729      ;
; 0.403  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.972      ; 2.729      ;
; 0.403  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.972      ; 2.729      ;
; 0.403  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.972      ; 2.729      ;
; 0.403  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.972      ; 2.729      ;
; 0.403  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.972      ; 2.729      ;
; 0.403  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.972      ; 2.729      ;
; 0.432  ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.631      ;
; 0.461  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.975      ; 2.790      ;
; 0.470  ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end     ; CK_50M      ; 0.000        ; 1.979      ; 2.803      ;
; 0.473  ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.672      ;
; 0.480  ; i2s_transceiver:inst1|sclk_cnt[1]      ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.693      ;
; 0.482  ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.681      ;
; 0.482  ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.681      ;
; 0.483  ; i2s_transceiver:inst1|sclk_cnt[2]      ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.696      ;
; 0.484  ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.683      ;
; 0.484  ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.683      ;
; 0.486  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.976      ; 2.816      ;
; 0.486  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.976      ; 2.816      ;
; 0.486  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.976      ; 2.816      ;
; 0.486  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.976      ; 2.816      ;
; 0.486  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.976      ; 2.816      ;
; 0.486  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.976      ; 2.816      ;
; 0.486  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.976      ; 2.816      ;
; 0.495  ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.694      ;
; 0.495  ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.078      ; 0.717      ;
; 0.495  ; i2c_master:inst|data_clk               ; i2c_master:inst|data_clk_prev          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.695      ;
; 0.496  ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.695      ;
; 0.496  ; i2s_transceiver:inst1|sclk_cnt[3]      ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.709      ;
; 0.496  ; i2s_transceiver:inst1|sclk_cnt[13]     ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.709      ;
; 0.496  ; i2s_transceiver:inst1|sclk_cnt[15]     ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.709      ;
; 0.497  ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497  ; i2s_transceiver:inst1|sclk_cnt[5]      ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.710      ;
; 0.497  ; i2s_transceiver:inst1|sclk_cnt[11]     ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.710      ;
; 0.498  ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.697      ;
; 0.498  ; i2s_transceiver:inst1|sclk_cnt[0]      ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; i2s_transceiver:inst1|sclk_cnt[6]      ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.498  ; i2s_transceiver:inst1|sclk_cnt[19]     ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.710      ;
; 0.498  ; i2s_transceiver:inst1|sclk_cnt[29]     ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.710      ;
; 0.499  ; i2s_transceiver:inst1|r_data_tx_int[6] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499  ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499  ; i2s_transceiver:inst1|r_data_tx_int[3] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499  ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499  ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499  ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.698      ;
; 0.499  ; i2s_transceiver:inst1|sclk_cnt[31]     ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; i2s_transceiver:inst1|sclk_cnt[17]     ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; i2s_transceiver:inst1|sclk_cnt[21]     ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.711      ;
; 0.499  ; i2s_transceiver:inst1|sclk_cnt[27]     ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.711      ;
; 0.500  ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.699      ;
; 0.500  ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.699      ;
; 0.500  ; i2s_transceiver:inst1|sclk_cnt[7]      ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.713      ;
; 0.500  ; i2s_transceiver:inst1|sclk_cnt[9]      ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.713      ;
; 0.500  ; i2s_transceiver:inst1|sclk_cnt[14]     ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.713      ;
; 0.500  ; i2s_transceiver:inst1|sclk_cnt[22]     ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.068      ; 0.712      ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                          ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.312 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.519      ;
; 0.366 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.565      ;
; 0.369 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.568      ;
; 0.486 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.685      ;
; 0.555 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.754      ;
; 0.562 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.761      ;
; 0.679 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.055      ; 0.878      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.331 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 0.837      ;
; 0.333 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 0.839      ;
; 0.350 ; i2s_transceiver:inst1|r_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.775      ; 1.324      ;
; 0.353 ; i2s_transceiver:inst1|l_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.776      ; 1.328      ;
; 0.367 ; i2s_transceiver:inst1|r_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.776      ; 1.342      ;
; 0.373 ; i2s_transceiver:inst1|r_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a11~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.777      ; 1.349      ;
; 0.377 ; i2s_transceiver:inst1|r_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.775      ; 1.351      ;
; 0.399 ; i2s_transceiver:inst1|r_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.776      ; 1.374      ;
; 0.408 ; i2s_transceiver:inst1|r_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a15~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.777      ; 1.384      ;
; 0.409 ; i2s_transceiver:inst1|r_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.376      ;
; 0.438 ; i2s_transceiver:inst1|l_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.778      ; 1.415      ;
; 0.441 ; i2s_transceiver:inst1|l_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.777      ; 1.417      ;
; 0.455 ; i2s_transceiver:inst1|r_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.778      ; 1.432      ;
; 0.455 ; i2s_transceiver:inst1|r_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a13~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.776      ; 1.430      ;
; 0.457 ; i2s_transceiver:inst1|l_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.424      ;
; 0.462 ; i2s_transceiver:inst1|l_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.777      ; 1.438      ;
; 0.465 ; i2s_transceiver:inst1|l_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.769      ; 1.433      ;
; 0.465 ; i2s_transceiver:inst1|r_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.766      ; 1.430      ;
; 0.466 ; i2s_transceiver:inst1|l_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.433      ;
; 0.476 ; i2s_transceiver:inst1|l_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.775      ; 1.450      ;
; 0.487 ; i2s_transceiver:inst1|l_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.776      ; 1.462      ;
; 0.509 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 1.015      ;
; 0.510 ; i2s_transceiver:inst1|l_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.477      ;
; 0.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 1.017      ;
; 0.521 ; i2s_transceiver:inst1|l_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.777      ; 1.497      ;
; 0.525 ; i2s_transceiver:inst1|l_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.778      ; 1.502      ;
; 0.533 ; i2s_transceiver:inst1|l_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.500      ;
; 0.534 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 1.040      ;
; 0.536 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.058      ;
; 0.536 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 1.042      ;
; 0.541 ; i2s_transceiver:inst1|l_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.508      ;
; 0.547 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 1.053      ;
; 0.549 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.337      ; 1.055      ;
; 0.550 ; i2s_transceiver:inst1|l_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.777      ; 1.526      ;
; 0.550 ; i2s_transceiver:inst1|r_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.517      ;
; 0.551 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.063      ;
; 0.552 ; i2s_transceiver:inst1|r_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.769      ; 1.520      ;
; 0.552 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][7]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 0.751      ;
; 0.555 ; i2s_transceiver:inst1|r_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.776      ; 1.530      ;
; 0.562 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.074      ;
; 0.562 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.074      ;
; 0.563 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.339      ; 1.071      ;
; 0.564 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.076      ;
; 0.564 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.076      ;
; 0.570 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.082      ;
; 0.572 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][6]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 0.771      ;
; 0.572 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][5]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 0.771      ;
; 0.574 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][4]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 0.773      ;
; 0.574 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.086      ;
; 0.576 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.088      ;
; 0.576 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.088      ;
; 0.578 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.090      ;
; 0.584 ; i2s_transceiver:inst1|r_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.551      ;
; 0.585 ; i2s_transceiver:inst1|r_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.552      ;
; 0.585 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.097      ;
; 0.587 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.343      ; 1.099      ;
; 0.597 ; i2s_transceiver:inst1|r_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.564      ;
; 0.605 ; i2s_transceiver:inst1|l_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.768      ; 1.572      ;
; 0.613 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.120      ;
; 0.615 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.122      ;
; 0.634 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.161      ;
; 0.651 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.339      ; 1.159      ;
; 0.653 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.339      ; 1.161      ;
; 0.712 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][0]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 0.911      ;
; 0.722 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.249      ;
; 0.727 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.249      ;
; 0.729 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.251      ;
; 0.730 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.252      ;
; 0.732 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.254      ;
; 0.766 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.288      ;
; 0.768 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.275      ;
; 0.768 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.290      ;
; 0.771 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16        ; delay_effect_200ms:inst8|Delay_reg[8819][7]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; -0.194     ; 0.721      ;
; 0.771 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.298      ;
; 0.772 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6         ; delay_effect_200ms:inst8|Delay_reg[8819][1]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; -0.194     ; 0.722      ;
; 0.773 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.339      ; 1.281      ;
; 0.775 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a30        ; delay_effect_200ms:inst5|Delay_reg[8819][1]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; -0.194     ; 0.725      ;
; 0.775 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.339      ; 1.283      ;
; 0.776 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a29        ; delay_effect_200ms:inst5|Delay_reg[8819][2]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; -0.194     ; 0.726      ;
; 0.776 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.298      ;
; 0.778 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                            ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.305      ;
; 0.779 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|address_reg_b[0]     ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0]             ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; -0.257     ; 0.666      ;
; 0.779 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.286      ;
; 0.781 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.288      ;
; 0.786 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.313      ;
; 0.787 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[12]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.314      ;
; 0.788 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.315      ;
; 0.796 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.318      ;
; 0.800 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.339      ; 1.308      ;
; 0.801 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.315      ;
; 0.802 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.339      ; 1.310      ;
; 0.803 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.310      ;
; 0.803 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.344      ; 1.316      ;
; 0.805 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.344      ; 1.318      ;
; 0.805 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.344      ; 1.318      ;
; 0.805 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.344      ; 1.318      ;
; 0.806 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.344      ; 1.319      ;
; 0.807 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.314      ;
; 0.807 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.344      ; 1.320      ;
; 0.809 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.316      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CK_50M'                                                                                                               ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.017 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.934      ;
; -1.017 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sd_tx            ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.934      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.840 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.758      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.811 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.752      ;
; -0.802 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.742      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.797 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.077     ; 1.715      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.789 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.081     ; 1.703      ;
; -0.777 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.717      ;
; -0.686 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.626      ;
; -0.606 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.546      ;
; -0.557 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.497      ;
; -0.557 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.497      ;
; -0.557 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.497      ;
; -0.557 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.497      ;
; -0.557 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.497      ;
; -0.557 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.497      ;
; -0.556 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.497      ;
; -0.556 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.497      ;
; -0.556 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.497      ;
; -0.556 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.497      ;
; -0.556 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.497      ;
; -0.556 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.054     ; 1.497      ;
; -0.553 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.470      ;
; -0.553 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.470      ;
; -0.553 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.470      ;
; -0.553 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.470      ;
; -0.553 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.470      ;
; -0.553 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.470      ;
; -0.553 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.470      ;
; -0.502 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.441      ;
; -0.502 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.441      ;
; -0.502 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.441      ;
; -0.502 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.441      ;
; -0.502 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.441      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.386 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.303      ;
; -0.337 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.276      ;
; -0.282 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.235      ; 1.512      ;
; -0.282 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.235      ; 1.512      ;
; -0.282 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.235      ; 1.512      ;
; -0.282 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 1.000        ; 0.235      ; 1.512      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
; -0.280 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.543      ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CK_50M'                                                                                                               ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.609 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 1.162      ;
; 0.609 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 1.162      ;
; 0.609 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 1.162      ;
; 0.609 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 1.162      ;
; 0.609 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 1.162      ;
; 0.609 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 1.162      ;
; 0.609 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.409      ; 1.162      ;
; 0.778 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 0.978      ;
; 0.778 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 0.978      ;
; 0.778 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 0.978      ;
; 0.778 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 0.978      ;
; 0.778 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 0.978      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready            ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd               ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop             ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command          ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1         ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2         ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack         ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.803 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start            ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.003      ;
; 0.868 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.399      ;
; 0.868 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.399      ;
; 0.868 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.399      ;
; 0.868 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.399      ;
; 0.871 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 0.000        ; 0.359      ; 1.374      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.392      ; 1.419      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.889 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.417      ;
; 0.963 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.162      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 0.979 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.184      ;
; 1.148 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.348      ;
; 1.148 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.348      ;
; 1.148 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.348      ;
; 1.148 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.348      ;
; 1.148 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.348      ;
; 1.165 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.366      ;
; 1.165 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.366      ;
; 1.165 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.366      ;
; 1.165 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.366      ;
; 1.165 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.366      ;
; 1.165 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.366      ;
; 1.170 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.374      ;
; 1.170 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.374      ;
; 1.170 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.374      ;
; 1.170 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.374      ;
; 1.170 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.374      ;
; 1.170 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.374      ;
; 1.170 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.374      ;
; 1.193 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.394      ;
; 1.193 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.394      ;
; 1.193 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.394      ;
; 1.193 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.394      ;
; 1.193 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.394      ;
; 1.193 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.057      ; 1.394      ;
; 1.227 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.427      ;
; 1.304 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.504      ;
; 1.360 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.566      ;
; 1.360 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.566      ;
; 1.360 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.566      ;
; 1.360 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.566      ;
; 1.360 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.566      ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -2.953 ; -302.533      ;
; i2s_transceiver:inst1|ws_int ; -0.712 ; -39.006       ;
; i2c_cntrl:inst3|pack_end     ; 0.311  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -0.485 ; -0.485        ;
; i2s_transceiver:inst1|ws_int ; 0.123  ; 0.000         ;
; i2c_cntrl:inst3|pack_end     ; 0.186  ; 0.000         ;
+------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CK_50M ; -0.338 ; -10.127             ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CK_50M ; 0.366 ; 0.000               ;
+--------+-------+---------------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -220.704      ;
; i2s_transceiver:inst1|ws_int ; -1.000 ; -136.000      ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CK_50M'                                                                                                                    ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.953 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.900      ;
; -2.953 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.900      ;
; -2.953 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.900      ;
; -2.953 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.900      ;
; -2.953 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.900      ;
; -2.953 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.900      ;
; -2.953 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.900      ;
; -2.924 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.871      ;
; -2.924 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.871      ;
; -2.924 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.871      ;
; -2.924 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.871      ;
; -2.924 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.871      ;
; -2.924 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.871      ;
; -2.924 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.871      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.901 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.848      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.897 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.844      ;
; -2.879 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.826      ;
; -2.879 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.826      ;
; -2.879 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.826      ;
; -2.879 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.826      ;
; -2.879 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.826      ;
; -2.879 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.826      ;
; -2.879 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.826      ;
; -2.871 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.802      ;
; -2.871 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.802      ;
; -2.871 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.802      ;
; -2.871 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.802      ;
; -2.871 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.802      ;
; -2.871 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.802      ;
; -2.871 ; i2s_transceiver:inst1|ws_cnt[7] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.802      ;
; -2.869 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.816      ;
; -2.869 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.816      ;
; -2.869 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.816      ;
; -2.869 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.816      ;
; -2.869 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.816      ;
; -2.869 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.816      ;
; -2.869 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.816      ;
; -2.866 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.813      ;
; -2.865 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.816      ;
; -2.865 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.816      ;
; -2.865 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.816      ;
; -2.865 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.816      ;
; -2.865 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.816      ;
; -2.865 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.816      ;
; -2.865 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.816      ;
; -2.862 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.809      ;
; -2.861 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.812      ;
; -2.861 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.812      ;
; -2.861 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.812      ;
; -2.861 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.812      ;
; -2.861 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.812      ;
; -2.861 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.812      ;
; -2.861 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.812      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.842 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.789      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.827 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.774      ;
; -2.824 ; i2s_transceiver:inst1|ws_cnt[9] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.755      ;
; -2.824 ; i2s_transceiver:inst1|ws_cnt[9] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.755      ;
; -2.824 ; i2s_transceiver:inst1|ws_cnt[9] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.755      ;
; -2.824 ; i2s_transceiver:inst1|ws_cnt[9] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.755      ;
; -2.824 ; i2s_transceiver:inst1|ws_cnt[9] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.755      ;
; -2.824 ; i2s_transceiver:inst1|ws_cnt[9] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.755      ;
; -2.824 ; i2s_transceiver:inst1|ws_cnt[9] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 3.755      ;
; -2.815 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.762      ;
; -2.815 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.762      ;
; -2.815 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.762      ;
; -2.815 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.762      ;
; -2.815 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.762      ;
; -2.815 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.762      ;
; -2.815 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.762      ;
; -2.807 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.040     ; 3.754      ;
; -2.806 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.757      ;
; -2.806 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 3.757      ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.712 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.662      ;
; -0.709 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.659      ;
; -0.707 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.657      ;
; -0.705 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.655      ;
; -0.704 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.654      ;
; -0.702 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.652      ;
; -0.699 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.649      ;
; -0.668 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.618      ;
; -0.665 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.615      ;
; -0.663 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.613      ;
; -0.661 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.611      ;
; -0.660 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.610      ;
; -0.658 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.608      ;
; -0.655 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.605      ;
; -0.623 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.376      ;
; -0.620 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.373      ;
; -0.618 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.371      ;
; -0.616 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.369      ;
; -0.615 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.368      ;
; -0.613 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.366      ;
; -0.610 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.363      ;
; -0.605 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.555      ;
; -0.604 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.357      ;
; -0.604 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.357      ;
; -0.602 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.552      ;
; -0.601 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.354      ;
; -0.600 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.550      ;
; -0.599 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.352      ;
; -0.598 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.548      ;
; -0.597 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.350      ;
; -0.597 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.547      ;
; -0.596 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.349      ;
; -0.595 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.545      ;
; -0.594 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.347      ;
; -0.592 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.542      ;
; -0.591 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.344      ;
; -0.584 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~porta_we_reg       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.073     ; 1.520      ;
; -0.580 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.333      ;
; -0.577 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.330      ;
; -0.575 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.328      ;
; -0.573 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.326      ;
; -0.572 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.325      ;
; -0.570 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_we_reg      ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.074     ; 1.505      ;
; -0.570 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.323      ;
; -0.568 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.518      ;
; -0.567 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.320      ;
; -0.566 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.073     ; 1.502      ;
; -0.565 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[12]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.704      ;
; -0.565 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.515      ;
; -0.564 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.071     ; 1.502      ;
; -0.563 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.513      ;
; -0.561 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.700      ;
; -0.561 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.511      ;
; -0.560 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.510      ;
; -0.558 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.508      ;
; -0.557 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.507      ;
; -0.556 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.506      ;
; -0.555 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.505      ;
; -0.555 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.505      ;
; -0.553 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.503      ;
; -0.552 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.502      ;
; -0.550 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.500      ;
; -0.548 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.301      ;
; -0.547 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.497      ;
; -0.547 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.686      ;
; -0.545 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12 ; delay_effect_200ms:inst5|Delay_reg[8819][3]                                                                                                      ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.223     ; 1.309      ;
; -0.534 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.075     ; 1.468      ;
; -0.534 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.045     ; 1.476      ;
; -0.532 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.073     ; 1.468      ;
; -0.527 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.280      ;
; -0.525 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~porta_we_reg       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.075     ; 1.459      ;
; -0.525 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.278      ;
; -0.524 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.277      ;
; -0.523 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.473      ;
; -0.522 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.122      ; 1.653      ;
; -0.522 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.661      ;
; -0.522 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.275      ;
; -0.522 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.275      ;
; -0.521 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.660      ;
; -0.521 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[12]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.660      ;
; -0.520 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.470      ;
; -0.520 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.273      ;
; -0.520 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.273      ;
; -0.519 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.272      ;
; -0.518 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.468      ;
; -0.518 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.271      ;
; -0.517 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.270      ;
; -0.517 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.270      ;
; -0.516 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.466      ;
; -0.515 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.465      ;
; -0.515 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.268      ;
; -0.514 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.653      ;
; -0.514 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.267      ;
; -0.513 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.463      ;
; -0.512 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]        ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.265      ;
; -0.512 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.462      ;
; -0.511 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.461      ;
; -0.510 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.460      ;
; -0.509 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]         ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[9]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.152      ; 1.648      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                         ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.311 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.639      ;
; 0.371 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.579      ;
; 0.380 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.570      ;
; 0.485 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.465      ;
; 0.546 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.404      ;
; 0.549 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.401      ;
; 0.591 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CK_50M'                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.485 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.236      ; 0.970      ;
; 0.124  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; -0.500       ; 1.236      ; 1.079      ;
; 0.157  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.232      ; 1.608      ;
; 0.157  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.232      ; 1.608      ;
; 0.157  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.232      ; 1.608      ;
; 0.157  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.232      ; 1.608      ;
; 0.157  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.232      ; 1.608      ;
; 0.157  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.232      ; 1.608      ;
; 0.157  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.232      ; 1.608      ;
; 0.179  ; i2c_master:inst|stretch                ; i2c_master:inst|stretch                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.179  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.641      ;
; 0.183  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.637      ;
; 0.186  ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|sd_tx            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2s_transceiver:inst1|sclk_int         ; i2s_transceiver:inst1|sclk_int         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; i2c_master:inst|sda_int                ; i2c_master:inst|sda_int                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|data_wr[7]             ; i2c_cntrl:inst3|data_wr[7]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_master:inst|bit_cnt[2]             ; i2c_master:inst|bit_cnt[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|i2s_en                 ; i2c_cntrl:inst3|i2s_en                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[3]          ; i2c_cntrl:inst3|pack_count[3]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[2]          ; i2c_cntrl:inst3|pack_count[2]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[0]          ; i2c_cntrl:inst3|pack_count[0]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|pack_count[1]          ; i2c_cntrl:inst3|pack_count[1]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; i2c_cntrl:inst3|reset_tmp              ; i2c_cntrl:inst3|reset_tmp              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2s_transceiver:inst1|ws_cnt[31]       ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_master:inst|state.ready            ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_master:inst|state.rd               ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_master:inst|state.command          ; i2c_master:inst|state.command          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; i2c_cntrl:inst3|count1[0]              ; i2c_cntrl:inst3|count1[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.192  ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end     ; CK_50M      ; 0.000        ; 1.237      ; 1.648      ;
; 0.193  ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|bit_cnt[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.195  ; i2s_transceiver:inst1|l_data_tx_int[2] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.316      ;
; 0.198  ; i2c_cntrl:inst3|count1[15]             ; i2c_cntrl:inst3|count1[15]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.318      ;
; 0.204  ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204  ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204  ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.325      ;
; 0.204  ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.325      ;
; 0.205  ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.326      ;
; 0.205  ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.326      ;
; 0.206  ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.327      ;
; 0.208  ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.329      ;
; 0.213  ; i2c_master:inst|state.stop             ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.333      ;
; 0.215  ; i2c_master:inst|state.mstr_ack         ; i2c_master:inst|state.stop             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.335      ;
; 0.215  ; i2c_master:inst|state.slv_ack2         ; i2c_master:inst|state.wr               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.335      ;
; 0.218  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.680      ;
; 0.220  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.236      ; 1.675      ;
; 0.221  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.677      ;
; 0.221  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.677      ;
; 0.221  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.677      ;
; 0.221  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.677      ;
; 0.221  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.677      ;
; 0.221  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.677      ;
; 0.221  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_rx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.677      ;
; 0.253  ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.374      ;
; 0.261  ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.382      ;
; 0.265  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.235      ; 1.719      ;
; 0.276  ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.397      ;
; 0.276  ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.397      ;
; 0.277  ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.398      ;
; 0.278  ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.399      ;
; 0.278  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.734      ;
; 0.278  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.734      ;
; 0.278  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.734      ;
; 0.278  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.734      ;
; 0.278  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.734      ;
; 0.278  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.734      ;
; 0.278  ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.237      ; 1.734      ;
; 0.280  ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.401      ;
; 0.280  ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.053      ; 0.417      ;
; 0.280  ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.401      ;
; 0.285  ; i2s_transceiver:inst1|sclk_cnt[1]      ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.413      ;
; 0.287  ; i2s_transceiver:inst1|sclk_cnt[2]      ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.415      ;
; 0.289  ; i2c_master:inst|data_clk               ; i2c_master:inst|data_clk_prev          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.410      ;
; 0.290  ; i2c_master:inst|bit_cnt[1]             ; i2c_master:inst|bit_cnt[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.411      ;
; 0.293  ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.414      ;
; 0.295  ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; i2s_transceiver:inst1|r_data_tx_int[3] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.416      ;
; 0.295  ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|state.slv_ack2         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; i2s_transceiver:inst1|sclk_cnt[31]     ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.424      ;
; 0.295  ; i2s_transceiver:inst1|sclk_cnt[15]     ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.423      ;
; 0.296  ; i2s_transceiver:inst1|sclk_cnt[17]     ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; i2s_transceiver:inst1|sclk_cnt[3]      ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; i2s_transceiver:inst1|sclk_cnt[5]      ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; i2s_transceiver:inst1|sclk_cnt[13]     ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; i2s_transceiver:inst1|sclk_cnt[19]     ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; i2s_transceiver:inst1|sclk_cnt[21]     ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
+--------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.123 ; i2s_transceiver:inst1|r_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.551      ; 0.808      ;
; 0.126 ; i2s_transceiver:inst1|l_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.551      ; 0.811      ;
; 0.130 ; i2s_transceiver:inst1|r_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a8~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.550      ; 0.814      ;
; 0.131 ; i2s_transceiver:inst1|r_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.550      ; 0.815      ;
; 0.134 ; i2s_transceiver:inst1|r_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a15~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.551      ; 0.819      ;
; 0.145 ; i2s_transceiver:inst1|r_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a11~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.551      ; 0.830      ;
; 0.154 ; i2s_transceiver:inst1|l_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.550      ; 0.838      ;
; 0.154 ; i2s_transceiver:inst1|r_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.551      ; 0.839      ;
; 0.157 ; i2s_transceiver:inst1|r_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.836      ;
; 0.158 ; i2s_transceiver:inst1|l_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.551      ; 0.843      ;
; 0.162 ; i2s_transceiver:inst1|r_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a14~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.543      ; 0.839      ;
; 0.169 ; i2s_transceiver:inst1|l_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.549      ; 0.852      ;
; 0.169 ; i2s_transceiver:inst1|r_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a12~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.552      ; 0.855      ;
; 0.171 ; i2s_transceiver:inst1|l_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.544      ; 0.849      ;
; 0.171 ; i2s_transceiver:inst1|l_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.552      ; 0.857      ;
; 0.171 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.219      ; 0.495      ;
; 0.183 ; i2s_transceiver:inst1|l_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.550      ; 0.867      ;
; 0.185 ; i2s_transceiver:inst1|l_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.864      ;
; 0.192 ; i2s_transceiver:inst1|r_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a13~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.550      ; 0.876      ;
; 0.201 ; i2s_transceiver:inst1|l_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a6~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.552      ; 0.887      ;
; 0.202 ; i2s_transceiver:inst1|l_data_rx[4]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.881      ;
; 0.204 ; i2s_transceiver:inst1|l_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.551      ; 0.889      ;
; 0.207 ; i2s_transceiver:inst1|l_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.886      ;
; 0.212 ; i2s_transceiver:inst1|l_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.552      ; 0.898      ;
; 0.218 ; i2s_transceiver:inst1|l_data_rx[7]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.897      ;
; 0.220 ; i2s_transceiver:inst1|l_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.899      ;
; 0.221 ; i2s_transceiver:inst1|r_data_rx[0]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.900      ;
; 0.234 ; i2s_transceiver:inst1|r_data_rx[6]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_datain_reg0   ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.550      ; 0.918      ;
; 0.238 ; i2s_transceiver:inst1|r_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.917      ;
; 0.243 ; i2s_transceiver:inst1|r_data_rx[2]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.922      ;
; 0.245 ; i2s_transceiver:inst1|r_data_rx[5]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.924      ;
; 0.248 ; i2s_transceiver:inst1|r_data_rx[1]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a17~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.927      ;
; 0.252 ; i2s_transceiver:inst1|l_data_rx[3]                                                                                                    ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.545      ; 0.931      ;
; 0.276 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.221      ; 0.601      ;
; 0.277 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.219      ; 0.600      ;
; 0.292 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.221      ; 0.617      ;
; 0.293 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.219      ; 0.616      ;
; 0.294 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.221      ; 0.619      ;
; 0.295 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.219      ; 0.618      ;
; 0.298 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.627      ;
; 0.301 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.630      ;
; 0.302 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.629      ;
; 0.304 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.633      ;
; 0.305 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.632      ;
; 0.309 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.636      ;
; 0.311 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.648      ;
; 0.311 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.640      ;
; 0.312 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.639      ;
; 0.313 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.642      ;
; 0.314 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.641      ;
; 0.316 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.645      ;
; 0.317 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a9~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.223      ; 0.644      ;
; 0.328 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[4]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.652      ;
; 0.331 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][7]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.452      ;
; 0.344 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][5]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.465      ;
; 0.344 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.670      ;
; 0.345 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.669      ;
; 0.346 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][6]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][4]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.468      ;
; 0.376 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.702      ;
; 0.377 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.701      ;
; 0.388 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.706      ;
; 0.403 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.740      ;
; 0.404 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.741      ;
; 0.404 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a5~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.739      ;
; 0.405 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.740      ;
; 0.411 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0] ; delay_effect_200ms:inst8|Delay_reg[8819][0]                                                                                                       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.532      ;
; 0.437 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.763      ;
; 0.442 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.768      ;
; 0.443 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.767      ;
; 0.445 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.782      ;
; 0.446 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.781      ;
; 0.448 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[13]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.766      ;
; 0.449 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.775      ;
; 0.449 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.227      ; 0.780      ;
; 0.450 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[0]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.774      ;
; 0.450 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[5]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.774      ;
; 0.450 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.779      ;
; 0.453 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[2]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a2~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.790      ;
; 0.453 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.783      ;
; 0.454 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.782      ;
; 0.454 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.784      ;
; 0.455 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|address_reg_b[0]     ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|out_address_reg_b[0]             ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; -0.151     ; 0.388      ;
; 0.455 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.781      ;
; 0.455 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.783      ;
; 0.456 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a0~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.780      ;
; 0.456 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.227      ; 0.787      ;
; 0.457 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[3]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a16~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.786      ;
; 0.458 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.032      ; 0.594      ;
; 0.459 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[8]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.030      ; 0.593      ;
; 0.462 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]               ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.032      ; 0.598      ;
; 0.463 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[10]               ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a7~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.030      ; 0.597      ;
; 0.464 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.794      ;
; 0.465 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.795      ;
; 0.465 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~portb_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.791      ;
; 0.465 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a10~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.793      ;
; 0.466 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[7]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a4~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.224      ; 0.794      ;
; 0.466 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[6]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a3~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.790      ;
; 0.467 ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|cntr_uvf:cntr1|counter_reg_bit[1]                ; delay_effect_200ms:inst8|altshift_taps:Delay_reg_rtl_0|shift_taps_jbm:auto_generated|altsyncram_ir81:altsyncram2|ram_block3a1~porta_address_reg0  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.225      ; 0.796      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                          ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.186 ; i2c_wrd_gen:inst2|count[3] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.314      ;
; 0.215 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.336      ;
; 0.218 ; i2c_wrd_gen:inst2|count[1] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.339      ;
; 0.273 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.394      ;
; 0.335 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.456      ;
; 0.343 ; i2c_wrd_gen:inst2|count[0] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.464      ;
; 0.402 ; i2c_wrd_gen:inst2|count[2] ; i2c_wrd_gen:inst2|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.523      ;
+-------+----------------------------+----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CK_50M'                                                                                                               ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.338 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 1.272      ;
; -0.338 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sd_tx            ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 1.272      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.233 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.168      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.211 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 1.162      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.198 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.133      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.176 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.107      ;
; -0.131 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.081      ;
; -0.117 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.067      ;
; -0.030 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.980      ;
; -0.020 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.970      ;
; -0.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.964      ;
; -0.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.964      ;
; -0.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.964      ;
; -0.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.964      ;
; -0.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.964      ;
; -0.013 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.964      ;
; -0.012 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.963      ;
; -0.012 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.963      ;
; -0.012 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.963      ;
; -0.012 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.963      ;
; -0.012 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.963      ;
; -0.012 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.963      ;
; -0.007 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.941      ;
; -0.007 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.941      ;
; -0.007 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.941      ;
; -0.007 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.941      ;
; -0.007 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.941      ;
; -0.007 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.941      ;
; -0.007 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.941      ;
; 0.033  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.036     ; 0.918      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.110  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.824      ;
; 0.137  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.813      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
; 0.151  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.156      ; 0.992      ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CK_50M'                                                                                                               ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.245      ; 0.695      ;
; 0.366 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.245      ; 0.695      ;
; 0.488 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.609      ;
; 0.488 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.609      ;
; 0.488 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.609      ;
; 0.488 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.609      ;
; 0.488 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready            ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop             ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command          ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1         ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2         ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack         ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start            ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.508 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 0.000        ; 0.221      ; 0.813      ;
; 0.534 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 0.855      ;
; 0.534 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 0.855      ;
; 0.534 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 0.855      ;
; 0.534 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 0.000        ; 0.237      ; 0.855      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.542 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.233      ; 0.859      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.868      ;
; 0.575 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.695      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.604 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.729      ;
; 0.671 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.792      ;
; 0.710 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 0.000        ; 0.040      ; 0.834      ;
; 0.710 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.040      ; 0.834      ;
; 0.710 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.040      ; 0.834      ;
; 0.710 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.040      ; 0.834      ;
; 0.710 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.040      ; 0.834      ;
; 0.710 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.040      ; 0.834      ;
; 0.710 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 0.000        ; 0.040      ; 0.834      ;
; 0.727 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.848      ;
; 0.731 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.853      ;
; 0.731 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.853      ;
; 0.731 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.853      ;
; 0.731 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.853      ;
; 0.731 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.853      ;
; 0.731 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.038      ; 0.853      ;
; 0.735 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.856      ;
; 0.815 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.936      ;
; 0.834 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.955      ;
; 0.849 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.974      ;
; 0.849 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.974      ;
; 0.849 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.974      ;
; 0.849 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.974      ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -5.902   ; -0.806 ; -1.251   ; 0.366   ; -3.000              ;
;  CK_50M                       ; -5.902   ; -0.806 ; -1.251   ; 0.366   ; -3.000              ;
;  i2c_cntrl:inst3|pack_end     ; -0.204   ; 0.186  ; N/A      ; N/A     ; -1.000              ;
;  i2s_transceiver:inst1|ws_int ; -2.012   ; 0.123  ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS               ; -856.072 ; -0.806 ; -91.898  ; 0.0     ; -470.096            ;
;  CK_50M                       ; -694.703 ; -0.806 ; -91.898  ; 0.000   ; -220.704            ;
;  i2c_cntrl:inst3|pack_end     ; -0.300   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  i2s_transceiver:inst1|ws_int ; -161.069 ; 0.000  ; N/A      ; N/A     ; -258.096            ;
+-------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; busy          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_test    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_CLOCK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_WS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; enable        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_TX_DATA   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pack_end      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GENERAL_CLOCK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2s_en        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CK_50M                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2S_RX_DATA             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CK_50M                       ; CK_50M                       ; 34191    ; 0        ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; CK_50M                       ; 29       ; 1        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; CK_50M                       ; 12020    ; 34       ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; 10       ; 0        ; 0        ; 0        ;
; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 32       ; 0        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1053     ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CK_50M                       ; CK_50M                       ; 34191    ; 0        ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; CK_50M                       ; 29       ; 1        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; CK_50M                       ; 12020    ; 34       ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; 10       ; 0        ; 0        ; 0        ;
; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 32       ; 0        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1053     ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50M     ; CK_50M   ; 143      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50M     ; CK_50M   ; 143      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------+
; Clock Status Summary                                                             ;
+------------------------------+------------------------------+------+-------------+
; Target                       ; Clock                        ; Type ; Status      ;
+------------------------------+------------------------------+------+-------------+
; CK_50M                       ; CK_50M                       ; Base ; Constrained ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; Base ; Constrained ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; Base ; Constrained ;
+------------------------------+------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CK_50M      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_RX_DATA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; GENERAL_CLOCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_TX_DATA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_WS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_en        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pack_end      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CK_50M      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_RX_DATA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; GENERAL_CLOCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_TX_DATA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_WS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_en        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pack_end      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 19 23:45:07 2021
Info: Command: quartus_sta TP_FINAL -c TP_FINAL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TP_FINAL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CK_50M CK_50M
    Info (332105): create_clock -period 1.000 -name i2c_cntrl:inst3|pack_end i2c_cntrl:inst3|pack_end
    Info (332105): create_clock -period 1.000 -name i2s_transceiver:inst1|ws_int i2s_transceiver:inst1|ws_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.902            -694.703 CK_50M 
    Info (332119):    -2.012            -161.069 i2s_transceiver:inst1|ws_int 
    Info (332119):    -0.204              -0.300 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is -0.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.806              -0.806 CK_50M 
    Info (332119):     0.335               0.000 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.357               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case recovery slack is -1.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.251             -91.898 CK_50M 
Info (332146): Worst-case removal slack is 0.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.668               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -208.000 CK_50M 
    Info (332119):    -2.174            -258.096 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.200            -606.279 CK_50M 
    Info (332119):    -1.656            -132.469 i2s_transceiver:inst1|ws_int 
    Info (332119):    -0.073              -0.073 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is -0.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.706              -0.706 CK_50M 
    Info (332119):     0.312               0.000 i2c_cntrl:inst3|pack_end 
    Info (332119):     0.331               0.000 i2s_transceiver:inst1|ws_int 
Info (332146): Worst-case recovery slack is -1.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.017             -68.114 CK_50M 
Info (332146): Worst-case removal slack is 0.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.609               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -208.000 CK_50M 
    Info (332119):    -2.174            -258.096 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.953
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.953            -302.533 CK_50M 
    Info (332119):    -0.712             -39.006 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.311               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is -0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.485              -0.485 CK_50M 
    Info (332119):     0.123               0.000 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.186               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case recovery slack is -0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.338             -10.127 CK_50M 
Info (332146): Worst-case removal slack is 0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.366               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -220.704 CK_50M 
    Info (332119):    -1.000            -136.000 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Fri Feb 19 23:45:22 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:10


