
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 835.676 ; gain = 234.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/InstrucitonMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (1#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/InstrucitonMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/RegisterFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (3#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/RegisterFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'IDforward' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/IDforward.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IDforward' (4#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/IDforward.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALUControl.v:3]
	Parameter aluAND bound to: 5'b00000 
	Parameter aluOR bound to: 5'b00001 
	Parameter aluADD bound to: 5'b00010 
	Parameter aluSUB bound to: 5'b00110 
	Parameter aluSLT bound to: 5'b00111 
	Parameter aluNOR bound to: 5'b01100 
	Parameter aluXOR bound to: 5'b01101 
	Parameter aluSLL bound to: 5'b10000 
	Parameter aluSRL bound to: 5'b11000 
	Parameter aluSRA bound to: 5'b11001 
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (5#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALUControl.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_forward' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/EX_forward.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_forward' (6#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/EX_forward.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-7023] instance 'alu1' of module 'ALU' has 6 connections declared, but only 5 given [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:333]
INFO: [Synth 8-6157] synthesizing module 'BranchCtrl' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BranchCtrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BranchCtrl' (8#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BranchCtrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:3]
	Parameter RAM_SIZE bound to: 256 - type: integer 
	Parameter RAM_SIZE_BIT bound to: 8 - type: integer 
WARNING: [Synth 8-5788] Register RAM_data_reg[127] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[126] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[125] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[124] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[123] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[122] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[121] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[120] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[119] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[118] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[117] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[116] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[115] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[114] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[113] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[112] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[111] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[110] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[109] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[108] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[107] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[106] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[105] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[104] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[103] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[102] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[101] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[100] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[99] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[98] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[97] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[96] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[95] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[94] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[93] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[92] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[91] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[90] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[89] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[88] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[87] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[86] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[85] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[84] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[83] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[82] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[81] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[80] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[79] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[78] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[77] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[76] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[75] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[74] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[73] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[72] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[71] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[70] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[69] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[68] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[67] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[66] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[65] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[64] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[63] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[62] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[61] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[60] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[59] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[58] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[57] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[56] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[55] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[54] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[53] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[52] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[51] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[50] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[49] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[48] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[47] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[46] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[45] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[44] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[43] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[42] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[41] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[40] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[39] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[38] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[37] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[36] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[35] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[34] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[33] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[32] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[31] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[30] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[29] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
WARNING: [Synth 8-5788] Register RAM_data_reg[28] in module DataMemory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:146]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (9#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD7' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD7' (10#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'din0' does not match port width (8) of module 'BCD7' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:431]
WARNING: [Synth 8-689] width (16) of port connection 'din1' does not match port width (8) of module 'BCD7' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:431]
WARNING: [Synth 8-689] width (16) of port connection 'din2' does not match port width (8) of module 'BCD7' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:431]
WARNING: [Synth 8-689] width (16) of port connection 'din3' does not match port width (8) of module 'BCD7' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:431]
INFO: [Synth 8-6157] synthesizing module 'LoadAndUse' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/loadanduse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LoadAndUse' (11#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/loadanduse.v:3]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_OpCode_reg was removed.  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:254]
WARNING: [Synth 8-6014] Unused sequential element digits_reg was removed.  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:411]
WARNING: [Synth 8-6014] Unused sequential element MEM_WB_Data_reg was removed.  [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:447]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (12#1) [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:3]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 917.105 ; gain = 315.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 917.105 ; gain = 315.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 917.105 ; gain = 315.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 917.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/CPU/CPU.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict {PACKAGE_PIN B4 IOSTANDARD LVCMOS33} [get_ports {cathodes[0]}
set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS33} [get_ports {cathodes[1]}
set_property -dict {PACKAGE_PIN A3 IOS ... (truncated) ' found in constraint file. [C:/Users/hp/Desktop/CPU/CPU.xdc:5]
Finished Parsing XDC File [C:/Users/hp/Desktop/CPU/CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/CPU/CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1056.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1056.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.520 ; gain = 455.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.520 ; gain = 455.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1056.520 ; gain = 455.266
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "aluFunct" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v:10]
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'BCD7'
INFO: [Synth 8-5544] ROM "AN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'MEM_Data_out_reg[31:0]' into 'WB_Out_reg[31:0]' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:169]
WARNING: [Synth 8-327] inferring latch for variable 'douttemp_reg' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'BCD7'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'AN_reg' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1056.520 ; gain = 455.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 306   
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	 142 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 293   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 142 Input     32 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module IDforward 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EX_forward 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module BCD7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[16]' (FDC) to 'ID_EX_imm_reg[17]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[30]' (FDC) to 'ID_EX_imm_reg[17]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[31]' (FDC) to 'ID_EX_imm_reg[17]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[17]' (FDC) to 'ID_EX_imm_reg[18]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[18]' (FDC) to 'ID_EX_imm_reg[19]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[19]' (FDC) to 'ID_EX_imm_reg[20]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[20]' (FDC) to 'ID_EX_imm_reg[21]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[21]' (FDC) to 'ID_EX_imm_reg[22]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[22]' (FDC) to 'ID_EX_imm_reg[23]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[23]' (FDC) to 'ID_EX_imm_reg[24]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[24]' (FDC) to 'ID_EX_imm_reg[25]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[25]' (FDC) to 'ID_EX_imm_reg[26]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[26]' (FDC) to 'ID_EX_imm_reg[27]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[27]' (FDC) to 'ID_EX_imm_reg[28]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[28]' (FDC) to 'ID_EX_imm_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_EX_imm_reg[29] )
INFO: [Synth 8-3886] merging instance 'clk_num_reg[11]' (FDCE) to 'clk_num_reg[8]'
INFO: [Synth 8-3886] merging instance 'clk_num_reg[15]' (FDCE) to 'clk_num_reg[8]'
INFO: [Synth 8-3886] merging instance 'clk_num_reg[9]' (FDCE) to 'clk_num_reg[8]'
INFO: [Synth 8-3886] merging instance 'clk_num_reg[13]' (FDCE) to 'clk_num_reg[8]'
INFO: [Synth 8-3886] merging instance 'clk_num_reg[10]' (FDCE) to 'clk_num_reg[8]'
INFO: [Synth 8-3886] merging instance 'clk_num_reg[14]' (FDCE) to 'clk_num_reg[8]'
INFO: [Synth 8-3886] merging instance 'clk_num_reg[8]' (FDCE) to 'clk_num_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_num_reg[12] )
INFO: [Synth 8-3886] merging instance 'IF_ID_Instruction_reg[9]' (FDCE) to 'IF_ID_Instruction_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IF_ID_Instruction_reg[30] )
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[9]' (FDC) to 'ID_EX_imm_reg[10]'
INFO: [Synth 8-3886] merging instance 'ID_EX_Offset_reg[25]' (FDC) to 'ID_EX_Offset_reg[26]'
INFO: [Synth 8-3886] merging instance 'ID_EX_Offset_reg[9]' (FDC) to 'ID_EX_Offset_reg[10]'
INFO: [Synth 8-3886] merging instance 'ID_EX_shamt_reg[3]' (FDC) to 'ID_EX_shamt_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[0]' (FDC) to 'ID_EX_funct_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[1]' (FDC) to 'ID_EX_funct_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[2]' (FDC) to 'ID_EX_funct_reg[2]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[3]' (FDC) to 'ID_EX_funct_reg[3]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[4]' (FDC) to 'ID_EX_funct_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[5]' (FDC) to 'ID_EX_funct_reg[5]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[6]' (FDC) to 'ID_EX_shamt_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[7]' (FDC) to 'ID_EX_shamt_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[8]' (FDC) to 'ID_EX_shamt_reg[2]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[10]' (FDC) to 'ID_EX_shamt_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[11]' (FDC) to 'ID_EX_Rd_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[12]' (FDC) to 'ID_EX_Rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[13]' (FDC) to 'ID_EX_Rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[14]' (FDC) to 'ID_EX_Rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'ID_EX_imm_reg[15]' (FDC) to 'ID_EX_Rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'IF_ID_PC_reg[0]' (FDCE) to 'IF_ID_PC_plus_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EX_PC_reg[0]' (FDC) to 'ID_EX_PC_plus_4_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1056.520 ; gain = 455.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1056.520 ; gain = 455.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1168.746 ; gain = 567.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1209.875 ; gain = 608.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1211.180 ; gain = 609.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1211.180 ; gain = 609.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1211.180 ; gain = 609.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1211.180 ; gain = 609.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1211.180 ; gain = 609.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1211.180 ; gain = 609.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    51|
|3     |LUT1   |     4|
|4     |LUT2   |   435|
|5     |LUT3   |   197|
|6     |LUT4   |   272|
|7     |LUT5   |   381|
|8     |LUT6   |  3570|
|9     |MUXF7  |  1379|
|10    |MUXF8  |   610|
|11    |FDCE   |  5901|
|12    |FDPE   |     1|
|13    |FDRE   |  4098|
|14    |LD     |    14|
|15    |IBUF   |     2|
|16    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             | 16928|
|2     |  bcd7        |BCD7         |    22|
|3     |  data_memory |DataMemory   | 12413|
|4     |  rf          |RegisterFile |  2076|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1211.180 ; gain = 609.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 1211.180 ; gain = 470.512
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1211.180 ; gain = 609.926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1223.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2054 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1223.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 185 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1223.234 ; gain = 917.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1223.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 11:07:39 2020...
