$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 1 % en $end
  $var wire 4 & count [3:0] $end
  $scope module counter $end
   $var wire 32 ( WIDTH [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 1 % en $end
   $var wire 4 & count [3:0] $end
   $var wire 4 ' count_q [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
1%
b0000 &
b0000 '
b00000000000000000000000000000100 (
#1
1#
#2
0#
0$
0%
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
1%
#11
1#
b0001 &
#12
0#
1$
#13
1#
b0000 &
b0001 '
#14
0#
#15
1#
b0000 '
#16
0#
0$
0%
#17
1#
#18
0#
#19
1#
#20
0#
1$
#21
1#
#22
0#
0$
1%
#23
1#
b0001 &
#24
0#
0%
#25
1#
b0001 '
#26
0#
1$
#27
1#
b0000 &
#28
0#
0$
1%
#29
1#
b0001 &
b0000 '
#30
0#
0%
#31
1#
b0001 '
#32
0#
1$
#33
1#
b0000 &
#34
0#
0$
1%
#35
1#
b0001 &
b0000 '
#36
0#
#37
1#
b0010 &
b0001 '
#38
0#
0%
#39
1#
b0010 '
#40
0#
1%
#41
1#
b0011 &
#42
0#
#43
1#
b0100 &
b0011 '
#44
0#
0%
#45
1#
b0100 '
#46
0#
1$
1%
#47
1#
b0000 &
#48
0#
0$
0%
#49
1#
b0000 '
#50
0#
#51
1#
#52
0#
1%
#53
1#
b0001 &
#54
0#
#55
1#
b0010 &
b0001 '
#56
0#
#57
1#
b0011 &
b0010 '
#58
0#
0%
#59
1#
b0011 '
