 
****************************************
Report : design
Design : stap
Version: L-2016.03-SP3
Date   : Mon Jan 14 10:36:20 2019
****************************************

Design is dont_touched.

Design allows ideal nets on clock nets.
Design allows ideal nets on constant nets.
Design allows ideal nets on scan nets.

Library(s) Used:

    sc9mc_ln14lpp_base_rvt_c14_ss_nominal_max_0p720v_m40c_sadhm (File: /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c14_lib/sc9mc_ln14lpp_base_rvt_c14/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_rvt_c14_ss_nominal_max_0p720v_m40c_sadhm.db)
    sc9mc_ln14lpp_base_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm (File: /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_base_rvt_c16_lib/sc9mc_ln14lpp_base_rvt_c16/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_base_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db)
    sc9mc_ln14lpp_pmk_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm (File: /p/tech/s14nm/tech-prerelease/v0.2.0_pre.3/sc9mc_ln14lpp_pmk_rvt_c16_lib/sc9mc_ln14lpp_pmk_rvt_c16/DK-Synopsys_LIBRARY/sc9mc_ln14lpp_pmk_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm.db)

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ss_0p720v_m40c
    Library : sc9mc_ln14lpp_base_rvt_c16_ss_nominal_max_0p720v_m40c_sadhm
    Process :   1.00
    Temperature : -40.00
    Voltage :   0.72

Wire Loading Model:

    No wire loading used.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
