<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pckle\OneDrive\Desktop\pong\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pckle\OneDrive\Desktop\pong\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\pckle\OneDrive\Desktop\pong\src\hdmi.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Apr 12 11:03:19 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7182</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3722</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>35.550(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.553</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>27.730</td>
</tr>
<tr>
<td>2</td>
<td>12.115</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>27.167</td>
</tr>
<tr>
<td>3</td>
<td>12.308</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.974</td>
</tr>
<tr>
<td>4</td>
<td>12.807</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.475</td>
</tr>
<tr>
<td>5</td>
<td>13.140</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.143</td>
</tr>
<tr>
<td>6</td>
<td>13.494</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.788</td>
</tr>
<tr>
<td>7</td>
<td>13.501</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.782</td>
</tr>
<tr>
<td>8</td>
<td>14.428</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.854</td>
</tr>
<tr>
<td>9</td>
<td>14.442</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.840</td>
</tr>
<tr>
<td>10</td>
<td>14.608</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.674</td>
</tr>
<tr>
<td>11</td>
<td>14.640</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.643</td>
</tr>
<tr>
<td>12</td>
<td>14.761</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.522</td>
</tr>
<tr>
<td>13</td>
<td>15.054</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.229</td>
</tr>
<tr>
<td>14</td>
<td>15.474</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.808</td>
</tr>
<tr>
<td>15</td>
<td>15.474</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.808</td>
</tr>
<tr>
<td>16</td>
<td>15.476</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.807</td>
</tr>
<tr>
<td>17</td>
<td>15.476</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.807</td>
</tr>
<tr>
<td>18</td>
<td>15.476</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.807</td>
</tr>
<tr>
<td>19</td>
<td>15.485</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.797</td>
</tr>
<tr>
<td>20</td>
<td>15.485</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.797</td>
</tr>
<tr>
<td>21</td>
<td>15.535</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.747</td>
</tr>
<tr>
<td>22</td>
<td>15.588</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.694</td>
</tr>
<tr>
<td>23</td>
<td>16.005</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.278</td>
</tr>
<tr>
<td>24</td>
<td>16.140</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.142</td>
</tr>
<tr>
<td>25</td>
<td>16.165</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.118</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.550</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_4_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6/DI[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.550</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_2_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[2]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.550</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.550</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_7_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6/DI[3]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.550</td>
<td>svo_hdmi_inst/svo_tmds_0/q_out_8_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/dout_buf2_0_s8/DI[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s8/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.585</td>
</tr>
<tr>
<td>7</td>
<td>0.573</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s10/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.588</td>
</tr>
<tr>
<td>8</td>
<td>0.576</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s14/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.591</td>
</tr>
<tr>
<td>9</td>
<td>0.579</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.594</td>
</tr>
<tr>
<td>10</td>
<td>0.583</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_6_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6/DI[2]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>11</td>
<td>0.583</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_5_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6/DI[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>12</td>
<td>0.587</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s20/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s12/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>13</td>
<td>0.593</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s8/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.608</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_enc/vcursor_8_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/vcursor_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0/Q</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.074</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.095</td>
<td>3.914</td>
</tr>
<tr>
<td>2</td>
<td>1.074</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.095</td>
<td>3.914</td>
</tr>
<tr>
<td>3</td>
<td>1.074</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.095</td>
<td>3.914</td>
</tr>
<tr>
<td>4</td>
<td>5.036</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.089</td>
<td>3.914</td>
</tr>
<tr>
<td>5</td>
<td>5.036</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.089</td>
<td>3.914</td>
</tr>
<tr>
<td>6</td>
<td>5.036</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.089</td>
<td>3.914</td>
</tr>
<tr>
<td>7</td>
<td>35.723</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>3.914</td>
</tr>
<tr>
<td>8</td>
<td>35.723</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>3.914</td>
</tr>
<tr>
<td>9</td>
<td>35.723</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>3.914</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.365</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.117</td>
<td>2.528</td>
</tr>
<tr>
<td>2</td>
<td>1.365</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.117</td>
<td>2.528</td>
</tr>
<tr>
<td>3</td>
<td>1.365</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.117</td>
<td>2.528</td>
</tr>
<tr>
<td>4</td>
<td>2.513</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.528</td>
</tr>
<tr>
<td>5</td>
<td>2.513</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.528</td>
</tr>
<tr>
<td>6</td>
<td>2.513</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.528</td>
</tr>
<tr>
<td>7</td>
<td>5.328</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.123</td>
<td>2.528</td>
</tr>
<tr>
<td>8</td>
<td>5.328</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.123</td>
<td>2.528</td>
</tr>
<tr>
<td>9</td>
<td>5.328</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.123</td>
<td>2.528</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/x_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/r_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/doy_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_control/puck_y_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_22_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tuser_q0_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>17.304</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>17.929</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s/I1</td>
</tr>
<tr>
<td>19.057</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s/SUM</td>
</tr>
<tr>
<td>19.843</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s0/I0</td>
</tr>
<tr>
<td>20.801</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s0/COUT</td>
</tr>
<tr>
<td>20.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C33[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n326_s0/CIN</td>
</tr>
<tr>
<td>21.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C33[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n326_s0/SUM</td>
</tr>
<tr>
<td>22.653</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s5/I2</td>
</tr>
<tr>
<td>23.752</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>24.565</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>25.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C31[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>25.608</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n377_s3/I2</td>
</tr>
<tr>
<td>26.233</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n377_s3/F</td>
</tr>
<tr>
<td>26.652</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n377_s1/I0</td>
</tr>
<tr>
<td>27.474</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C30[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>27.480</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>28.302</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>28.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.596, 52.637%; route: 12.675, 45.710%; tC2Q: 0.458, 1.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>17.304</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>17.929</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s/I1</td>
</tr>
<tr>
<td>19.057</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s/SUM</td>
</tr>
<tr>
<td>19.843</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s0/I0</td>
</tr>
<tr>
<td>20.801</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s0/COUT</td>
</tr>
<tr>
<td>20.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C33[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n326_s0/CIN</td>
</tr>
<tr>
<td>21.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C33[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n326_s0/SUM</td>
</tr>
<tr>
<td>22.653</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s5/I2</td>
</tr>
<tr>
<td>23.752</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>24.565</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s5/I2</td>
</tr>
<tr>
<td>25.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>25.603</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s1/I1</td>
</tr>
<tr>
<td>26.702</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>26.707</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>27.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>27.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.458, 53.218%; route: 12.251, 45.094%; tC2Q: 0.458, 1.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>17.304</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>17.929</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s/I1</td>
</tr>
<tr>
<td>19.057</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s/SUM</td>
</tr>
<tr>
<td>19.843</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s0/I0</td>
</tr>
<tr>
<td>20.801</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s0/COUT</td>
</tr>
<tr>
<td>20.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C33[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n326_s0/CIN</td>
</tr>
<tr>
<td>21.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C33[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n326_s0/SUM</td>
</tr>
<tr>
<td>22.653</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s5/I2</td>
</tr>
<tr>
<td>23.752</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>24.565</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>25.597</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C31[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>26.093</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s1/I2</td>
</tr>
<tr>
<td>26.719</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>26.724</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>27.546</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>27.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.775, 51.067%; route: 12.741, 47.234%; tC2Q: 0.458, 1.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>17.304</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>17.929</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>18.356</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s/I1</td>
</tr>
<tr>
<td>19.057</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s/SUM</td>
</tr>
<tr>
<td>19.843</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n245_s0/I0</td>
</tr>
<tr>
<td>20.801</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n245_s0/COUT</td>
</tr>
<tr>
<td>20.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C33[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n326_s0/CIN</td>
</tr>
<tr>
<td>21.364</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C33[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n326_s0/SUM</td>
</tr>
<tr>
<td>22.653</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s5/I2</td>
</tr>
<tr>
<td>23.752</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s5/F</td>
</tr>
<tr>
<td>24.556</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n380_s3/I1</td>
</tr>
<tr>
<td>25.182</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n380_s3/F</td>
</tr>
<tr>
<td>25.188</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n380_s1/I0</td>
</tr>
<tr>
<td>26.220</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>26.225</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>27.047</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>27.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.775, 52.030%; route: 12.242, 46.239%; tC2Q: 0.458, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>4.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.084</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s10/I0</td>
</tr>
<tr>
<td>6.116</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s10/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s1/I0</td>
</tr>
<tr>
<td>7.995</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>9.475</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.915</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>10.541</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.692</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>12.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.825</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.857</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.244</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>18.112</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>19.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>19.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>19.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>21.264</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s6/I1</td>
</tr>
<tr>
<td>22.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C43[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>22.318</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n379_s4/I1</td>
</tr>
<tr>
<td>23.344</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n379_s4/F</td>
</tr>
<tr>
<td>23.763</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n379_s1/I1</td>
</tr>
<tr>
<td>24.862</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n379_s1/F</td>
</tr>
<tr>
<td>25.683</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n379_s0/I0</td>
</tr>
<tr>
<td>26.715</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n379_s0/F</td>
</tr>
<tr>
<td>26.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.521, 51.720%; route: 12.163, 46.527%; tC2Q: 0.458, 1.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>17.304</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>17.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>18.745</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>19.295</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>19.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>19.858</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>20.679</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>21.637</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>21.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C31[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>22.200</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>23.014</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n382_s4/I2</td>
</tr>
<tr>
<td>24.075</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C31[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n382_s4/F</td>
</tr>
<tr>
<td>24.494</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n382_s2/I1</td>
</tr>
<tr>
<td>25.119</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C30[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n382_s2/F</td>
</tr>
<tr>
<td>25.538</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n382_s0/I1</td>
</tr>
<tr>
<td>26.360</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n382_s0/F</td>
</tr>
<tr>
<td>26.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.117, 50.865%; route: 12.213, 47.358%; tC2Q: 0.458, 1.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>17.304</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>17.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>18.745</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>19.295</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>19.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>19.858</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n289_s/SUM</td>
</tr>
<tr>
<td>20.679</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n289_s0/I0</td>
</tr>
<tr>
<td>21.637</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>21.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C31[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>22.200</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C31[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>23.014</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n381_s3/I1</td>
</tr>
<tr>
<td>24.075</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C31[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n381_s3/F</td>
</tr>
<tr>
<td>24.494</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n381_s1/I0</td>
</tr>
<tr>
<td>25.316</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C30[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n381_s1/F</td>
</tr>
<tr>
<td>25.322</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n381_s0/I0</td>
</tr>
<tr>
<td>26.354</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n381_s0/F</td>
</tr>
<tr>
<td>26.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.524, 52.456%; route: 11.799, 45.766%; tC2Q: 0.458, 1.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>4.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.084</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s10/I0</td>
</tr>
<tr>
<td>6.116</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s10/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s1/I0</td>
</tr>
<tr>
<td>7.995</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>9.475</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.915</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>10.541</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.692</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>12.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.825</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.857</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.244</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>18.112</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>19.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>19.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>19.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>21.264</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s6/I1</td>
</tr>
<tr>
<td>22.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C43[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>22.318</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s4/I2</td>
</tr>
<tr>
<td>23.344</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s4/F</td>
</tr>
<tr>
<td>23.763</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s1/I1</td>
</tr>
<tr>
<td>24.389</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C44[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>24.394</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>25.426</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>25.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.048, 52.498%; route: 11.348, 45.658%; tC2Q: 0.458, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>4.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.084</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s10/I0</td>
</tr>
<tr>
<td>6.116</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s10/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s1/I0</td>
</tr>
<tr>
<td>7.995</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>9.475</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.915</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>10.541</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.692</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>12.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.825</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.857</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.244</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>18.112</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>19.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>19.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>19.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>21.264</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s6/I1</td>
</tr>
<tr>
<td>22.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C43[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>22.318</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s4/I3</td>
</tr>
<tr>
<td>23.344</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s4/F</td>
</tr>
<tr>
<td>23.763</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s1/I1</td>
</tr>
<tr>
<td>24.585</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>24.590</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>25.412</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>25.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.034, 52.471%; route: 11.348, 45.684%; tC2Q: 0.458, 1.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n359_s1/I2</td>
</tr>
<tr>
<td>23.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>24.147</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n359_s0/I2</td>
</tr>
<tr>
<td>25.246</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n359_s0/F</td>
</tr>
<tr>
<td>25.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.252, 49.655%; route: 11.964, 48.487%; tC2Q: 0.458, 1.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>4.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.084</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s10/I0</td>
</tr>
<tr>
<td>6.116</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s10/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s1/I0</td>
</tr>
<tr>
<td>7.995</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>9.475</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.915</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>10.541</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.692</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>12.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.825</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.857</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.244</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>18.112</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>19.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>19.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>19.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>21.264</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s6/I1</td>
</tr>
<tr>
<td>22.296</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C43[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>22.318</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n380_s3/I1</td>
</tr>
<tr>
<td>23.350</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n380_s3/F</td>
</tr>
<tr>
<td>23.356</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n380_s1/I0</td>
</tr>
<tr>
<td>24.178</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n380_s1/F</td>
</tr>
<tr>
<td>24.183</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n380_s0/I0</td>
</tr>
<tr>
<td>25.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n380_s0/F</td>
</tr>
<tr>
<td>25.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.250, 53.768%; route: 10.935, 44.372%; tC2Q: 0.458, 1.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s8/I3</td>
</tr>
<tr>
<td>4.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s8/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s10/I2</td>
</tr>
<tr>
<td>5.303</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s2/I3</td>
</tr>
<tr>
<td>6.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>8.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.515</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s13/I3</td>
</tr>
<tr>
<td>10.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>11.157</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>12.603</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n147_s14/I0</td>
</tr>
<tr>
<td>13.229</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n147_s14/F</td>
</tr>
<tr>
<td>14.717</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>15.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>15.324</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/COUT</td>
</tr>
<tr>
<td>15.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s/CIN</td>
</tr>
<tr>
<td>15.887</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>16.707</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>17.665</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>17.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>18.228</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>19.038</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s6/I3</td>
</tr>
<tr>
<td>20.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C42[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>20.962</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s6/I3</td>
</tr>
<tr>
<td>21.988</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s6/F</td>
</tr>
<tr>
<td>22.407</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s4/I0</td>
</tr>
<tr>
<td>23.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s4/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s1/I1</td>
</tr>
<tr>
<td>24.266</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>24.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>25.094</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>25.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.761, 56.118%; route: 10.302, 42.013%; tC2Q: 0.458, 1.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I1</td>
</tr>
<tr>
<td>16.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>17.304</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n176_s13/I1</td>
</tr>
<tr>
<td>17.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n176_s13/F</td>
</tr>
<tr>
<td>18.745</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C31[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>19.446</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n223_s/SUM</td>
</tr>
<tr>
<td>20.150</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C31[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n223_s0/I0</td>
</tr>
<tr>
<td>21.108</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n223_s0/COUT</td>
</tr>
<tr>
<td>21.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C31[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n289_s0/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C31[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n289_s0/SUM</td>
</tr>
<tr>
<td>22.508</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n366_s2/I3</td>
</tr>
<tr>
<td>23.330</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n366_s2/F</td>
</tr>
<tr>
<td>23.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n366_s0/I1</td>
</tr>
<tr>
<td>23.479</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n366_s0/O</td>
</tr>
<tr>
<td>23.979</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n383_s0/I0</td>
</tr>
<tr>
<td>24.801</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n383_s0/F</td>
</tr>
<tr>
<td>24.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.990, 49.486%; route: 11.781, 48.622%; tC2Q: 0.458, 1.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n359_s1/I2</td>
</tr>
<tr>
<td>23.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>23.348</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n407_s1/I1</td>
</tr>
<tr>
<td>24.380</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n407_s1/F</td>
</tr>
<tr>
<td>24.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.185, 51.180%; route: 11.165, 46.895%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n359_s1/I2</td>
</tr>
<tr>
<td>23.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>23.348</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n405_s1/I2</td>
</tr>
<tr>
<td>24.380</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n405_s1/F</td>
</tr>
<tr>
<td>24.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.185, 51.180%; route: 11.165, 46.895%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n359_s1/I2</td>
</tr>
<tr>
<td>23.320</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>23.753</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s1/I2</td>
</tr>
<tr>
<td>24.379</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s1/F</td>
</tr>
<tr>
<td>24.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.773, 49.452%; route: 11.576, 48.623%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n359_s1/I2</td>
</tr>
<tr>
<td>23.320</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>23.753</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n406_s1/I3</td>
</tr>
<tr>
<td>24.379</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n406_s1/F</td>
</tr>
<tr>
<td>24.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.773, 49.452%; route: 11.576, 48.623%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n359_s1/I2</td>
</tr>
<tr>
<td>23.320</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n359_s1/F</td>
</tr>
<tr>
<td>23.753</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s1/I2</td>
</tr>
<tr>
<td>24.379</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s1/F</td>
</tr>
<tr>
<td>24.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.773, 49.452%; route: 11.576, 48.623%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n409_s2/I0</td>
</tr>
<tr>
<td>23.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n409_s2/F</td>
</tr>
<tr>
<td>23.337</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n409_s1/I3</td>
</tr>
<tr>
<td>24.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n409_s1/F</td>
</tr>
<tr>
<td>24.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.185, 51.203%; route: 11.154, 46.871%; tC2Q: 0.458, 1.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.294</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n409_s2/I0</td>
</tr>
<tr>
<td>23.326</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n409_s2/F</td>
</tr>
<tr>
<td>23.337</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n403_s3/I3</td>
</tr>
<tr>
<td>24.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n403_s3/F</td>
</tr>
<tr>
<td>24.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.185, 51.203%; route: 11.154, 46.871%; tC2Q: 0.458, 1.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s8/I3</td>
</tr>
<tr>
<td>4.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s8/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s10/I2</td>
</tr>
<tr>
<td>5.303</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s2/I3</td>
</tr>
<tr>
<td>6.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>8.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.515</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s13/I3</td>
</tr>
<tr>
<td>10.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>11.157</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>12.603</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n147_s14/I0</td>
</tr>
<tr>
<td>13.229</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n147_s14/F</td>
</tr>
<tr>
<td>14.717</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>15.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>15.324</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/COUT</td>
</tr>
<tr>
<td>15.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s/CIN</td>
</tr>
<tr>
<td>15.887</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>16.707</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>17.665</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>17.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>18.228</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>19.038</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s6/I3</td>
</tr>
<tr>
<td>20.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C42[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>20.962</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n379_s4/I1</td>
</tr>
<tr>
<td>22.061</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n379_s4/F</td>
</tr>
<tr>
<td>22.066</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n379_s1/I1</td>
</tr>
<tr>
<td>22.868</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C43[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n379_s1/F</td>
</tr>
<tr>
<td>23.287</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n379_s0/I0</td>
</tr>
<tr>
<td>24.319</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n379_s0/F</td>
</tr>
<tr>
<td>24.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.992, 54.709%; route: 10.297, 43.361%; tC2Q: 0.458, 1.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s8/I3</td>
</tr>
<tr>
<td>4.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s8/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s10/I2</td>
</tr>
<tr>
<td>5.303</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s2/I3</td>
</tr>
<tr>
<td>6.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>8.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.515</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s13/I3</td>
</tr>
<tr>
<td>10.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>11.157</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>12.603</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n147_s14/I0</td>
</tr>
<tr>
<td>13.229</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n147_s14/F</td>
</tr>
<tr>
<td>14.717</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>15.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>15.324</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/COUT</td>
</tr>
<tr>
<td>15.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s/CIN</td>
</tr>
<tr>
<td>15.887</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>16.707</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>17.665</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>17.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>18.228</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>19.038</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s6/I3</td>
</tr>
<tr>
<td>20.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C42[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>20.962</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s4/I2</td>
</tr>
<tr>
<td>21.988</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s4/F</td>
</tr>
<tr>
<td>22.407</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s1/I1</td>
</tr>
<tr>
<td>23.229</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s1/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s0/I0</td>
</tr>
<tr>
<td>24.266</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s0/F</td>
</tr>
<tr>
<td>24.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.939, 54.608%; route: 10.297, 43.458%; tC2Q: 0.458, 1.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C37[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_17_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s8/I3</td>
</tr>
<tr>
<td>4.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s8/F</td>
</tr>
<tr>
<td>4.204</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s10/I2</td>
</tr>
<tr>
<td>5.303</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s10/F</td>
</tr>
<tr>
<td>5.639</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s2/I3</td>
</tr>
<tr>
<td>6.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s2/F</td>
</tr>
<tr>
<td>7.161</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>8.193</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>9.515</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s13/I3</td>
</tr>
<tr>
<td>10.337</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s13/F</td>
</tr>
<tr>
<td>11.157</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I2</td>
</tr>
<tr>
<td>11.783</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>12.603</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n147_s14/I0</td>
</tr>
<tr>
<td>13.229</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C44[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n147_s14/F</td>
</tr>
<tr>
<td>14.717</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n223_s/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n223_s/COUT</td>
</tr>
<tr>
<td>15.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/CIN</td>
</tr>
<tr>
<td>15.324</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/COUT</td>
</tr>
<tr>
<td>15.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C45[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s/CIN</td>
</tr>
<tr>
<td>15.887</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s/SUM</td>
</tr>
<tr>
<td>16.707</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/I0</td>
</tr>
<tr>
<td>17.665</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/COUT</td>
</tr>
<tr>
<td>17.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n287_s0/CIN</td>
</tr>
<tr>
<td>18.228</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n287_s0/SUM</td>
</tr>
<tr>
<td>19.038</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s6/I3</td>
</tr>
<tr>
<td>20.137</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C42[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s6/F</td>
</tr>
<tr>
<td>20.953</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s4/I1</td>
</tr>
<tr>
<td>21.985</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s4/F</td>
</tr>
<tr>
<td>21.990</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s1/I1</td>
</tr>
<tr>
<td>22.812</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s1/F</td>
</tr>
<tr>
<td>22.818</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s0/I0</td>
</tr>
<tr>
<td>23.850</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s0/F</td>
</tr>
<tr>
<td>23.850</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.945, 55.611%; route: 9.874, 42.420%; tC2Q: 0.458, 1.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>3.480</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n408_s2/I2</td>
</tr>
<tr>
<td>4.579</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n408_s2/F</td>
</tr>
<tr>
<td>5.901</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I2</td>
</tr>
<tr>
<td>7.000</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.990</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s3/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C35[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.925</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>11.024</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R4C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s12/I2</td>
</tr>
<tr>
<td>12.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s12/F</td>
</tr>
<tr>
<td>13.723</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n260_s5/I3</td>
</tr>
<tr>
<td>14.525</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R4C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n260_s5/F</td>
</tr>
<tr>
<td>14.950</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s17/I0</td>
</tr>
<tr>
<td>15.752</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s17/F</td>
</tr>
<tr>
<td>16.175</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n173_s11/I1</td>
</tr>
<tr>
<td>17.207</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R6C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n173_s11/F</td>
</tr>
<tr>
<td>18.359</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C35[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n181_s0/I0</td>
</tr>
<tr>
<td>19.317</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n181_s0/COUT</td>
</tr>
<tr>
<td>20.684</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C33[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n183_s0/I2</td>
</tr>
<tr>
<td>21.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R5C33[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n183_s0/F</td>
</tr>
<tr>
<td>22.615</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n410_s2/I3</td>
</tr>
<tr>
<td>23.714</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n410_s2/F</td>
</tr>
<tr>
<td>23.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.220, 48.483%; route: 11.464, 49.537%; tC2Q: 0.458, 1.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>3.160</td>
<td>2.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>4.259</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>5.084</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s10/I0</td>
</tr>
<tr>
<td>6.116</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C41[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s10/F</td>
</tr>
<tr>
<td>6.969</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s1/I0</td>
</tr>
<tr>
<td>7.995</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s1/F</td>
</tr>
<tr>
<td>8.414</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I0</td>
</tr>
<tr>
<td>9.475</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>9.915</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>10.541</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>11.692</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>12.514</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>13.825</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n176_s13/I0</td>
</tr>
<tr>
<td>14.857</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C43[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n176_s13/F</td>
</tr>
<tr>
<td>15.694</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C45[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>16.244</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C45[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>16.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C45[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>18.112</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>19.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>19.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>19.633</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>20.449</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n381_s4/I0</td>
</tr>
<tr>
<td>21.548</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n381_s4/F</td>
</tr>
<tr>
<td>21.553</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n381_s1/I1</td>
</tr>
<tr>
<td>22.652</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n381_s1/F</td>
</tr>
<tr>
<td>22.658</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n381_s0/I0</td>
</tr>
<tr>
<td>23.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n381_s0/F</td>
</tr>
<tr>
<td>23.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.562, 54.339%; route: 10.097, 43.678%; tC2Q: 0.458, 1.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C36[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_4_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C36[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_2_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_0_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_7_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C39</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_0/q_out_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/q_out_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C44[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/q_out_8_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/dout_buf2_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44</td>
<td>svo_hdmi_inst/svo_tmds_0/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44</td>
<td>svo_hdmi_inst/svo_tmds_0/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s20</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s20/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
</tr>
<tr>
<td>1.098</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/pipe_out_tdata_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 42.974%; tC2Q: 0.333, 57.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s20</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s20/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C18[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
</tr>
<tr>
<td>1.101</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s10/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s10/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/pipe_out_tdata_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.287%; tC2Q: 0.333, 56.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s20</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s20/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R16C28[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
</tr>
<tr>
<td>1.104</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s14/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s14/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/pipe_out_tdata_0_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 43.597%; tC2Q: 0.333, 56.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2/Q</td>
</tr>
<tr>
<td>1.107</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C37</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 43.850%; tC2Q: 0.333, 56.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_6_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C37</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_5_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C39</td>
<td>svo_hdmi_inst/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s20</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s20/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s20/Q</td>
</tr>
<tr>
<td>1.115</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s12/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s12/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tdata_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 44.611%; tC2Q: 0.333, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s20</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s20/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R8C23[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s20/Q</td>
</tr>
<tr>
<td>1.121</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s8/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_out/pipe_out_tdata_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 45.168%; tC2Q: 0.333, 54.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>svo_hdmi_inst/svo_enc/n412_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n412_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/vcursor_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/vcursor_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>svo_hdmi_inst/svo_enc/n85_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n85_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>svo_hdmi_inst/svo_enc/n80_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n80_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[1][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/n67_s3/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/n67_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tvalid_q0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/svo_axis_pipe/s_tvalid_7_s3/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_out/svo_axis_pipe/s_tvalid_7_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/n41_s1/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/n41_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_8/y_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/svo_axis_pipe/s_tvalid_5_s3/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_out/svo_axis_pipe/s_tvalid_5_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_7/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/n863_s12/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/n863_s12/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p4.x_right_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/n110_s1/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/n110_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_6/p1_x_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/n67_s3/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/n67_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_over/svo_axis_pipe/tvalid_q0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/svo_axis_pipe/s_tvalid_3_s3/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_3/svo_buf_out/svo_axis_pipe/s_tvalid_3_s3/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_5/svo_buf_in/pipe_out_tvalid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C12[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/n42_s1/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C12[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/n42_s1/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C12[1][A]</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_4/y_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.636</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>5.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>5.561</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.636</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>5.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>5.561</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.514</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.636</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>5.606</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>5.561</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.597</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>9.567</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>9.522</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.597</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>9.567</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>9.522</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.483</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.597</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>9.567</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>9.522</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>2.024</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>4.487</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 15.992%; route: 2.830, 72.299%; tC2Q: 0.458, 11.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>1.676</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.422</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.332</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-2.302</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>-2.287</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.422</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.332</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-2.302</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>-2.287</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.287</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1468</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R9C37[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[2][B]</td>
<td>svo_hdmi_inst/n134_s2/I1</td>
</tr>
<tr>
<td>1.477</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>258</td>
<td>R9C37[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n134_s2/F</td>
</tr>
<tr>
<td>3.041</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-2.422</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.332</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-2.302</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>-2.287</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 15.231%; route: 1.809, 71.582%; tC2Q: 0.333, 13.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/x_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/x_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/x_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/r_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/r_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/r_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/doy_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/doy_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/doy_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_control/puck_y_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_control/puck_y_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_control/puck_y_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_1/svo_axis_pipe/tdata_q1_22_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tuser_q0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tuser_q0_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_pong/svo_pong_video/compose_9/svo_buf_over/svo_axis_pipe/tuser_q0_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1468</td>
<td>clk_p</td>
<td>1.074</td>
<td>0.659</td>
</tr>
<tr>
<td>258</td>
<td>n134_7</td>
<td>1.074</td>
<td>2.462</td>
</tr>
<tr>
<td>104</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>28.739</td>
<td>2.985</td>
</tr>
<tr>
<td>103</td>
<td>n3386_3</td>
<td>20.240</td>
<td>4.433</td>
</tr>
<tr>
<td>76</td>
<td>n193_7</td>
<td>32.858</td>
<td>1.996</td>
</tr>
<tr>
<td>62</td>
<td>n2537_5</td>
<td>24.091</td>
<td>2.823</td>
</tr>
<tr>
<td>59</td>
<td>n3234_6</td>
<td>33.089</td>
<td>3.752</td>
</tr>
<tr>
<td>55</td>
<td>n5078_6</td>
<td>27.115</td>
<td>3.600</td>
</tr>
<tr>
<td>55</td>
<td>pixel_fifo_rdaddr[1]</td>
<td>27.876</td>
<td>2.966</td>
</tr>
<tr>
<td>48</td>
<td>tvalid_q1</td>
<td>25.280</td>
<td>2.490</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C37</td>
<td>83.33%</td>
</tr>
<tr>
<td>R20C35</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R23C6</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C6</td>
<td>81.94%</td>
</tr>
<tr>
<td>R5C8</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C11</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
