/**
 * @file os_arch_port_common.h
 * @brief Common architecture port interface shared by all ARM Cortex-M variants.
 *
 * @copyright (c) 2026 Ahura Project Contributors
 *            SPDX-License-Identifier: GPL-3.0-or-later
 *            See LICENSE in the project root for the full license text.
 */

#ifndef OS_ARCH_PORT_COMMON_H
#define OS_ARCH_PORT_COMMON_H

/*
 * ***********************************************************************************************************
 * Includes
 * ***********************************************************************************************************
*/

#include <stdbool.h>
#include <stddef.h>
#include <stdint.h>

/*
 * The application provides the kernel configuration: copy
 * template/os_config.h into the project as os_config.h
 * and make its directory visible to the kernel build (OS_CONFIG_DIR in
 * CMake, see doc/integration.md "Configuration" section).
 */
#if defined(__has_include)
#if !__has_include("os_config.h")
#error "No os_config.h found: copy template/os_config.h into your project as os_config.h and put its directory on the kernel include path (OS_CONFIG_DIR)."
#endif
#endif

#include "os_config.h"

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * ***********************************************************************************************************
 * Macros
 * ***********************************************************************************************************
*/

/* TrustZone mode values for OS_CONFIG_TRUSTZONE: kernel-owned so an
 * application configuration can reference but never change the encoding. */
#define OS_CONFIG_TRUSTZONE_DISABLED    0U
#define OS_CONFIG_TRUSTZONE_NON_SECURE  1U
#define OS_CONFIG_TRUSTZONE_SECURE      2U

/* What os_arch_soc_trustzone_state_cb() returns when the chip cannot be asked - the default, and
 * the answer for every part whose package does not implement it. Distinct from the three modes
 * above so "do not know" can never be mistaken for "disabled". */
#define OS_CONFIG_TRUSTZONE_UNKNOWN     0xFFFFFFFFU

/* Tick source values for OS_CONFIG_TICK_SOURCE, kernel-owned on the same terms
 * as the TrustZone modes above. See the "Tick source" block further down. */
#define OS_CONFIG_TICK_SOURCE_SYSTICK   0U
#define OS_CONFIG_TICK_SOURCE_EXTERNAL  1U

/* Reject incomplete configurations: a missing option would otherwise read
 * as 0 in #if directives and silently disable or misconfigure features.
 * Start from template/os_config.h, which lists every required option. */
#if !defined(OS_CONFIG_MUTEX_ENABLE) || !defined(OS_CONFIG_SEM_ENABLE) ||                   \
    !defined(OS_CONFIG_QUEUE_ENABLE) || !defined(OS_CONFIG_EVENT_ENABLE) ||                 \
    !defined(OS_CONFIG_MSG_ENABLE) ||                                                       \
    !defined(OS_CONFIG_TIMER_ENABLE) || !defined(OS_CONFIG_ALLOC_ENABLE) ||                 \
    !defined(OS_CONFIG_ATOMIC_ENABLE) || !defined(OS_CONFIG_NOTIFY_ENABLE) ||               \
    !defined(OS_CONFIG_LOG_ENABLE) || !defined(OS_CONFIG_ASSERT_ENABLE) ||                  \
    !defined(OS_CONFIG_STACK_WATERMARK_ENABLE) || !defined(OS_CONFIG_STACK_CHECK_ENABLE) || \
    !defined(OS_CONFIG_TASK_NAME_ENABLE) ||                                                 \
    !defined(OS_CONFIG_CPU_USAGE_ENABLE) || !defined(OS_CONFIG_TEST_ENABLE) ||              \
    !defined(OS_CONFIG_TICKLESS_ENABLE) ||                                                  \
    !defined(OS_CONFIG_LOG_LEVEL) || !defined(OS_CONFIG_LOG_BUFFER_SIZE) ||                 \
    !defined(OS_CONFIG_LOG_LINE_MAX) || !defined(OS_CONFIG_LOG_TASK_STACK_SIZE) ||          \
    !defined(OS_CONFIG_LOG_TASK_PRIORITY) || !defined(OS_CONFIG_LOG_CORE_AFFINITY) ||       \
    !defined(OS_CONFIG_TICK_HZ) || !defined(OS_CONFIG_TIME_SLICE_TICKS) ||                  \
    !defined(OS_CONFIG_MAX_USER_TASKS) || !defined(OS_CONFIG_MIN_STACK_SIZE) ||             \
    !defined(OS_CONFIG_HEAP_SIZE) ||                                                        \
    !defined(OS_CONFIG_TIMER_PRIORITY) || !defined(OS_CONFIG_TIMER_STACK_SIZE) ||           \
    !defined(OS_CONFIG_TIMER_CORE_AFFINITY) ||                                              \
    !defined(OS_CONFIG_MAIN_TASK_STACK_SIZE) || !defined(OS_CONFIG_MAIN_TASK_PRIORITY) ||   \
    !defined(OS_CONFIG_TEST_STACK_SIZE) || !defined(OS_CONFIG_TEST_PRIORITY) ||             \
    !defined(OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY) ||                                         \
    !defined(OS_CONFIG_CORE_COUNT) ||                                                       \
    !defined(OS_CONFIG_TICKLESS_MIN_IDLE_MS)
#error "os_config.h is incomplete: it must define every option listed in template/os_config.h."
#endif

/* Asked for only when there is tickless idle to configure: a build without it has no window to
 * sleep through, so it has no depth to answer for. The value is checked here rather than in every
 * SoC package; what a package can do with it stays the package's own check. */
#if (OS_CONFIG_TICKLESS_ENABLE == 1U)
#if !defined(OS_CONFIG_TICKLESS_DEEP_ENABLE)
#error "os_config.h is incomplete: OS_CONFIG_TICKLESS_ENABLE is 1, so OS_CONFIG_TICKLESS_DEEP_ENABLE is required too."
#elif (OS_CONFIG_TICKLESS_DEEP_ENABLE != 0U) && (OS_CONFIG_TICKLESS_DEEP_ENABLE != 1U)
#error "OS_CONFIG_TICKLESS_DEEP_ENABLE must be 0U (light) or 1U (as deep as the SoC package goes)."
#endif
#endif

#if (OS_CONFIG_CORE_COUNT < 1U)
#error "OS_CONFIG_CORE_COUNT must be at least 1."
#endif

#if (OS_CONFIG_CORE_COUNT > 31U)
#error "OS_CONFIG_CORE_COUNT must be at most 31 (core affinity masks are 32 bits wide)."
#endif

/* A stack has to hold the initial exception frame before it holds anything else.
 * os_arch_task_stack_initialize writes 17 words on ARMv7-M, 18 on ARMv8-M, and more again with the
 * FPU context - all of it BELOW the stack top - and the only size check anywhere is
 * "stack_bytes >= OS_CONFIG_MIN_STACK_SIZE". So a project that lowers this constant far enough does
 * not get a rejected task: it gets out-of-bounds writes underneath every task stack, at creation,
 * with no diagnostic and nothing to catch them at runtime.
 *
 * 128 bytes is 32 words - clear of the largest frame the ports write, with room to be entered. The
 * alignment term is the same one os_task_create_any enforces on the buffer itself; a misaligned
 * minimum would let a stack pass the size check and fail the alignment check for reasons the
 * message never explains. Checked here rather than in os_task.c because it is a property of the
 * PORT's frame layout, which is what this header is for. */
#if (OS_CONFIG_MIN_STACK_SIZE < 128U)
#error "OS_CONFIG_MIN_STACK_SIZE must be at least 128 bytes: the initial exception frame the port writes does not fit below that, and a smaller value corrupts memory beneath every task stack."
#endif

#if ((OS_CONFIG_MIN_STACK_SIZE % 8U) != 0U)
#error "OS_CONFIG_MIN_STACK_SIZE must be a multiple of 8 (AAPCS stack alignment)."
#endif

/* The 128 above is the floor for a task that never touches the FPU. With one enabled, a saved
 * context is 204 bytes: 104 for the extended hardware frame (r0-r3, r12, lr, pc, xpsr, s0-s15,
 * FPSCR), 36 for r4-r11 and EXC_RETURN, and 64 for s16-s31, which the port saves itself.
 *
 * Worth a separate check because the failure is late and misleading. A stack sized at 128 builds,
 * boots and runs until the task's FIRST floating-point operation sets FPCA; the switch after that
 * writes an extended frame straight past the bottom of the stack. The idle task never gets there,
 * so the board looks healthy right up to the moment one application task does arithmetic. */
#if defined(__ARM_FP) || (defined(__ARM_FEATURE_MVE) && (__ARM_FEATURE_MVE != 0))
#define OS_ARCH_EXTENDED_CONTEXT 1
#else
#define OS_ARCH_EXTENDED_CONTEXT 0
#endif

#if (OS_ARCH_EXTENDED_CONTEXT == 1)
#if (OS_CONFIG_MIN_STACK_SIZE < 256U)
#error "OS_CONFIG_MIN_STACK_SIZE must be at least 256 bytes on a build with FP or MVE: a saved context is 204 bytes there (104 hardware frame + 36 software frame + 64 for s16-s31), so 128 overflows on the first context switch after a task touches the FPU."
#endif
#endif

/* OPTIONAL configuration (the only options os_config.h may leave out).
 *
 * Everything checked above is mandatory: a missing sizing or feature switch would read as 0 in an
 * #if and silently misconfigure something. These four are names, diagnostics or properties of the
 * silicon that the kernel can default correctly, and #ifndef catches a missing one.
 *
 * OS_CONFIG_TICK_SOURCE and OS_CONFIG_ARCH_VECTOR_CHECK are application choices, documented in
 * template/os_config.h.
 *
 * OS_CONFIG_ARCH_PENDSV_HANDLER and OS_CONFIG_SPINLOCK_SOC_BACKEND are facts about the target,
 * owned by the SoC package (doc/soc.md) and deliberately absent from the template. Include order is
 * why: os_config.h is read BELOW this point, so a stale copy in an application's configuration
 * would be seen after the SoC package's -D and would silently win - on the PendSV name that traps
 * at os_start(), on the spinlock a lock that excludes nothing.
 */

/*
 * The symbol the port gives the PendSV exception handler - the ONE vector the kernel must own,
 * because a context switch has to be the exception entry point itself: it manipulates the frame the
 * hardware pushed and returns through EXC_RETURN, neither of which survives an ordinary C call.
 *
 * PendSV_Handler is the CMSIS-Pack convention that essentially every vendor startup file uses, so
 * the default needs no configuration. Override it for a hand-written startup file, a non-CMSIS
 * environment, or a bootloader's own table.
 *
 * The kernel claims nothing else: SysTick is routed by the application (see "Tick source" below)
 * and SVC is left entirely alone.
 */
#ifndef OS_CONFIG_ARCH_PENDSV_HANDLER
#define OS_CONFIG_ARCH_PENDSV_HANDLER  PendSV_Handler
#endif

/*
 * The symbol the startup file gives the SVC exception, on the same terms as the PendSV name
 * above and for the same reason: it is a property of the vendor's startup code, not of the
 * architecture. SVC_Handler is the CMSIS-Pack convention; the Pico SDK calls it isr_svcall.
 *
 * The KERNEL never uses SVC and claims no handler for it - this exists for code that does. The
 * self-test suite installs one to reach ISR context, and an application may have its own.
 * Getting it wrong is not a link error: the vector table keeps pointing at the startup file's
 * default stub, which on most SDKs is a breakpoint, so the first svc instruction hangs the board
 * with nothing to indicate why.
 */
#ifndef OS_CONFIG_ARCH_SVC_HANDLER
#define OS_CONFIG_ARCH_SVC_HANDLER     SVC_Handler
#endif

/*
 * Boot-time check that the live vector table really routes PendSV to the
 * kernel (1 = on, the default; 0 = skip).
 *
 * Worth leaving on. If another definition of the handler name wins at link time, or the table was
 * relocated and re-populated without the kernel entry, os_start() simply never switches and the
 * board hangs with no clue why. This turns that into an immediate park in
 * os_arch_config_fault_trap(), where the debugger lands on the cause.
 *
 * Set it to 0 only for a boot flow whose vector table cannot be read at os_init() time.
 */
#ifndef OS_CONFIG_ARCH_VECTOR_CHECK
#define OS_CONFIG_ARCH_VECTOR_CHECK    1U
#endif

/*
 * Where the kernel tick comes from.
 *
 *   OS_CONFIG_TICK_SOURCE_SYSTICK   The port programs SysTick from SystemCoreClock and
 *                                   OS_CONFIG_TICK_HZ. The default, and right whenever SysTick is
 *                                   free and keeps running in the sleep modes the product uses.
 *
 *   OS_CONFIG_TICK_SOURCE_EXTERNAL  The application owns the tick hardware: the port programs
 *                                   nothing, calls os_arch_tick_init_cb() so the application can
 *                                   start its own timer, and expects os_tick_handler() from that
 *                                   timer's ISR at OS_CONFIG_TICK_HZ.
 *
 * EXTERNAL exists because SysTick is not universally usable: it does not run in the low-power modes
 * several families ship with (Nordic nRF5x drives time from the RTC for exactly this reason), some
 * SoCs do not implement it, and on others a vendor HAL or bootloader has already claimed it. None
 * of that is detectable, so it is a choice rather than a guess.
 */
#ifndef OS_CONFIG_TICK_SOURCE
#define OS_CONFIG_TICK_SOURCE          OS_CONFIG_TICK_SOURCE_SYSTICK
#endif

#if (OS_CONFIG_TICK_SOURCE != OS_CONFIG_TICK_SOURCE_SYSTICK) && \
    (OS_CONFIG_TICK_SOURCE != OS_CONFIG_TICK_SOURCE_EXTERNAL)
#error "OS_CONFIG_TICK_SOURCE must be OS_CONFIG_TICK_SOURCE_SYSTICK or OS_CONFIG_TICK_SOURCE_EXTERNAL."
#endif

/*
 * Which backend the inter-core kernel spinlock uses (0 = the built-in
 * LDREX/STREX one, the default; 1 = the os_arch_spinlock_*_cb callbacks).
 *
 * A property of the silicon rather than of the application, so the SoC package owns it
 * (doc/soc.md).
 *
 * Set it to 1 when the interconnect implements no GLOBAL exclusive monitor for the spinlock's
 * memory, or that memory cannot be marked Shareable. Without both, two cores can complete STREX at
 * once and the lock stops excluding anything, silently; routing it to the SoC's own hardware
 * semaphore through the callbacks is the fix.
 *
 * ARMv6-M multi-core parts have no LDREX/STREX at all and use the callback backend whatever this
 * says (see OS_ARCH_SPINLOCK_USE_CB below). Only meaningful when OS_CONFIG_CORE_COUNT > 1.
 */
#ifndef OS_CONFIG_SPINLOCK_SOC_BACKEND
#define OS_CONFIG_SPINLOCK_SOC_BACKEND 0U
#endif

/* CMSIS-style register qualifiers; defined here so the kernel does not depend
 * on a CMSIS core header (identical to the CMSIS definitions when both are
 * seen). Use __IO instead of a bare volatile for memory-mapped registers and
 * shared kernel state. */
#ifndef __IO
#define __IO volatile             /*!< read/write */
#endif

#ifndef __I
#define __I  volatile const       /*!< read only  */
#endif

#ifndef __O
#define __O  volatile             /*!< write only */
#endif

/* Weak-linkage marker for user-overridable defaults (the _cb callbacks and
 * optional linker symbols). Same ordering rule as OS_STACK_ALIGNED in ahura.h:
 * armclang also defines __clang__, and clang also defines __GNUC__, so the
 * most specific test comes first or the later branches never match. */
#ifndef OS_WEAK
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6000000)
#define OS_WEAK __attribute__((weak))   /* Arm Compiler 6 (armclang) */
#elif defined(__clang__)
#define OS_WEAK __attribute__((weak))   /* LLVM clang                */
#elif defined(__GNUC__)
#define OS_WEAK __attribute__((weak))   /* GNU GCC                   */
#else
#define OS_WEAK
#endif
#endif

/* Inline marker for the small accessors defined in this header.
 *
 * `static` is part of it on purpose: each one is a definition in a header, so every translation
 * unit needs its own copy with internal linkage. A bare `inline` would leave it to the compiler
 * whether an out-of-line copy is emitted, and then to the linker to find exactly one.
 *
 * Same ordering rule as OS_WEAK above - most specific compiler first - and the same reason for
 * existing: one place to change the spelling if a toolchain ever needs a different one. The final
 * branch is for a pre-C99 compiler, where `inline` is not a keyword and __inline is what the
 * toolchains that predate it accept. */
#ifndef OS_INLINE
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6000000)
#define OS_INLINE static inline           /* Arm Compiler 6 (armclang) */
#elif defined(__clang__)
#define OS_INLINE static inline           /* LLVM clang                */
#elif defined(__GNUC__)
#define OS_INLINE static inline           /* GNU GCC                   */
#elif defined(__STDC_VERSION__) && (__STDC_VERSION__ >= 199901L)
#define OS_INLINE static inline           /* any other C99 compiler    */
#else
#define OS_INLINE static __inline         /* pre-C99 spelling          */
#endif
#endif

/* OS_INLINE that the compiler may not decline.
 *
 * OS_INLINE is a request: a compiler weighs the body against the number of call sites and is free
 * to emit an out-of-line copy instead - and at -O0 or -Og it nearly always does. This is for the
 * few accessors on paths hot enough that the call itself is the cost being removed, where that
 * answer is the wrong one. It costs flash at every site, so it is not the default; OS_INLINE is.
 *
 * Falls back to OS_INLINE rather than to nothing: a compiler without the attribute still gets a
 * correct, if unforced, definition. */
#ifndef OS_FORCE_INLINE
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6000000)
#define OS_FORCE_INLINE static inline __attribute__((always_inline))
#elif defined(__clang__)
#define OS_FORCE_INLINE static inline __attribute__((always_inline))
#elif defined(__GNUC__)
#define OS_FORCE_INLINE static inline __attribute__((always_inline))
#else
#define OS_FORCE_INLINE OS_INLINE
#endif
#endif

/*
 * Architecture capabilities derived from the compiler target: TrustZone (the
 * ARMv8-M Security Extension) and exclusive load/store (LDREX/STREX, absent
 * on ARMv6-M).
 */
#if defined(__ARM_ARCH_8M_BASE__) || defined(__ARM_ARCH_8M_MAIN__) || defined(__ARM_ARCH_8_1M_MAIN__)
#define OS_ARCH_HAS_TRUSTZONE             1
#else
#define OS_ARCH_HAS_TRUSTZONE             0
#endif

#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) || (OS_ARCH_HAS_TRUSTZONE == 1)
#define OS_ARCH_HAS_EXCLUSIVES            1
#else
#define OS_ARCH_HAS_EXCLUSIVES            0
#endif

/* BASEPRI exists on ARMv7-M / ARMv7E-M / ARMv8-M mainline / ARMv8.1-M only;
 * ARMv6-M and ARMv8-M baseline (Cortex-M0/M0+/M23) have PRIMASK alone. */
#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) || defined(__ARM_ARCH_8M_MAIN__) || defined(__ARM_ARCH_8_1M_MAIN__)
#define OS_ARCH_HAS_BASEPRI               1
#else
#define OS_ARCH_HAS_BASEPRI               0
#endif

/* CFSR and HFSR belong to the Main Extension, so the cores without it - ARMv6-M
 * and ARMv8-M baseline (Cortex-M0/M0+/M23) - do not have them at all. Reading
 * those addresses there is a reserved access, not a zero, so a fault report has
 * to leave the two fields out rather than read them and print noise. */
#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) || defined(__ARM_ARCH_8M_MAIN__) || defined(__ARM_ARCH_8_1M_MAIN__)
#define OS_ARCH_HAS_FAULT_STATUS          1
#else
#define OS_ARCH_HAS_FAULT_STATUS          0
#endif

/*
 * Kernel interrupt-mask backend selected by OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY:
 *   0        PRIMASK: critical sections mask every interrupt (all cores).
 *   nonzero  BASEPRI: critical sections mask only interrupts whose NVIC
 *            priority byte is numerically >= the value; interrupts above it
 *            (numerically lower) keep zero kernel latency but MUST NOT call
 *            any kernel API. Requires BASEPRI (see OS_ARCH_HAS_BASEPRI).
 */
#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY != 0U) && (OS_ARCH_HAS_BASEPRI == 0)
#error "OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY requires BASEPRI (ARMv7-M/ARMv7E-M/ARMv8-M mainline); set it to 0 on Cortex-M0/M0+/M23."
#endif

#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY > 255U)
#error "OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY is an 8-bit NVIC priority byte (0..255, pre-shifted into the implemented bits)."
#endif

/* A core without the Security Extension has one possible answer, so a configuration that leaves
 * the option out on such a target gets it rather than a build failure - the same terms the RISC-V
 * port states it on. A v8-M build still has to say which state the product runs in. */
#if (OS_ARCH_HAS_TRUSTZONE == 0)
#ifndef OS_CONFIG_TRUSTZONE
#define OS_CONFIG_TRUSTZONE             OS_CONFIG_TRUSTZONE_DISABLED
#endif
#elif !defined(OS_CONFIG_TRUSTZONE)
#error "os_config.h is incomplete: this core has the Security Extension, so OS_CONFIG_TRUSTZONE is required."
#endif

/* Validate the configured TrustZone mode against the target early, with
 * readable errors instead of a mis-built kernel. __ARM_FEATURE_CMSE is 3 when
 * compiling secure code (-mcmse) and 1 for plain v8-M builds. */
#if (OS_CONFIG_TRUSTZONE != OS_CONFIG_TRUSTZONE_DISABLED) && (OS_ARCH_HAS_TRUSTZONE == 0)
#error "OS_CONFIG_TRUSTZONE requires an ARMv8-M core (Cortex-M23/M33/M35P/M52/M55/M85)."
#endif

#if (OS_CONFIG_TRUSTZONE == OS_CONFIG_TRUSTZONE_SECURE) && (!defined(__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))
#error "OS_CONFIG_TRUSTZONE_SECURE: compile the kernel as secure code (-mcmse)."
#endif

#if (OS_CONFIG_TRUSTZONE == OS_CONFIG_TRUSTZONE_NON_SECURE) && defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE >= 3)
#error "OS_CONFIG_TRUSTZONE_NON_SECURE: do not compile the kernel with -mcmse."
#endif

/* Stringify, used to paste OS_CONFIG_ARCH_PENDSV_HANDLER into the inline
 * assembly that defines the handler. Two levels: the inner one would stringify
 * the macro's NAME instead of its expansion. */
#define OS_ARCH_STRINGIFY_(text)          #text
#define OS_ARCH_STRINGIFY(text)           OS_ARCH_STRINGIFY_(text)

#define OS_ARCH_REG_ICSR                  (*(__IO uint32_t *)0xE000ED04UL)
#define OS_ARCH_ICSR_PENDSVSET_MSK        (1UL << 28)

/* SysTick exception pending. Set by the hardware when the down-counter wraps and cleared
 * when the handler is entered, so it reads as "a tick has happened that has not been
 * counted yet" - which is what the synthesized cycle counter needs and what COUNTFLAG,
 * despite appearances, does not say. */
#define OS_ARCH_ICSR_PENDSTSET_MSK        (1UL << 26)

/* Vector Table Offset Register. Writable on ARMv7-M/ARMv8-M and on most ARMv6-M
 * implementations; where it is not implemented it reads as zero, which is also
 * the fixed table address, so reading it locates the table on every core.
 *
 * The address is a macro of its own because the ports emit it in inline
 * assembly, where the pointer cast cannot follow. It carries no UL suffix for
 * the same reason: the assembler takes the token as written. The LO/HI pair is
 * the movw/movt form the v7m and v8m ports need; v6m emits it as a .word. */
#define OS_ARCH_ADDR_VTOR                 0xE000ED08
#define OS_ARCH_REG_VTOR                  (*(__I uint32_t *)(uintptr_t)OS_ARCH_ADDR_VTOR)
#define OS_ARCH_ASM_VTOR_LO               "#:lower16:" OS_ARCH_STRINGIFY(OS_ARCH_ADDR_VTOR)
#define OS_ARCH_ASM_VTOR_HI               "#:upper16:" OS_ARCH_STRINGIFY(OS_ARCH_ADDR_VTOR)

/* Fault status. CFSR says WHICH fault it was; HFSR usually reads FORCED, meaning
 * the fault escalated from CFSR. Both are memory-mapped, so a fault handler can
 * read them however bad the stack that got it there is. */
#if (OS_ARCH_HAS_FAULT_STATUS == 1)
#define OS_ARCH_REG_CFSR                  (*(__IO uint32_t *)0xE000ED28UL)
#define OS_ARCH_REG_HFSR                  (*(__IO uint32_t *)0xE000ED2CUL)
#endif

/* Exception numbers, which - unlike the handler NAMES - are architectural. */
#define OS_ARCH_VECTOR_PENDSV             14U
#define OS_ARCH_VECTOR_SVC                11U

/*
 * SysTick. Defined here rather than per port because the block is identical on
 * ARMv6-M, ARMv7-M and ARMv8-M, and all three ports need it: as the tick source
 * and, where DWT is unavailable, as the cycle counter behind
 * os_arch_cycle_systick_get() (os_arch_cycle_systick.c).
 */
#define OS_ARCH_REG_SYST_CSR              (*(__IO uint32_t *)0xE000E010UL)
#define OS_ARCH_REG_SYST_RVR              (*(__IO uint32_t *)0xE000E014UL)
#define OS_ARCH_REG_SYST_CVR              (*(__IO uint32_t *)0xE000E018UL)

#define OS_ARCH_SYST_CSR_ENABLE_MSK       (1UL << 0)
#define OS_ARCH_SYST_CSR_TICKINT_MSK      (1UL << 1)
#define OS_ARCH_SYST_CSR_CLKSOURCE_MSK    (1UL << 2)
#define OS_ARCH_SYST_CSR_COUNTFLAG_MSK    (1UL << 16)
#define OS_ARCH_SYST_RVR_RELOAD_MSK       0x00FFFFFFUL

/* Byte-addressable priority register banks, indexed rather than read as whole
 * words (os_arch_isr_priority_check reads one exception's priority byte):
 *   NVIC_IPR   one byte per external interrupt, indexed by IRQ number
 *              (IPSR value - OS_ARCH_IPSR_IRQ_BASE).
 *   SHPR       one byte per configurable-priority system handler, indexed by
 *              (IPSR value - OS_ARCH_IPSR_SYSHANDLER_BASE); the bank starts at
 *              SHPR1, whose first byte is exception number 4 (MemManage). */
#define OS_ARCH_REG_NVIC_IPR_BASE         ((__I uint8_t *)0xE000E400UL)
#define OS_ARCH_REG_SHPR_BASE             ((__I uint8_t *)0xE000ED18UL)

/* The same bank as a word, at SHPR2, whose top byte is SVCall's priority. A word
 * because byte access to this bank is not architecturally guaranteed on ARMv6-M.
 * The kernel never writes it - it does not use SVC - but anything that raises SVC
 * from an ISR has to lower that priority first. */
#define OS_ARCH_REG_SHPR2                 (*(__IO uint32_t *)0xE000ED1CUL)
#define OS_ARCH_SHPR2_SVC_PRI_POS         24U
#define OS_ARCH_SHPR2_SVC_PRI_MSK         (0xFFUL << OS_ARCH_SHPR2_SVC_PRI_POS)

/* IPSR exception-number boundaries: 0 = thread mode, 1..15 = system
 * exceptions, 16+ = external interrupts (IRQ n is IPSR 16 + n). */
#define OS_ARCH_IPSR_THREAD_MODE          0U
#define OS_ARCH_IPSR_SYSHANDLER_BASE      4U   /* MemManage: first byte of the SHPR bank */
#define OS_ARCH_IPSR_IRQ_BASE             16U

#define OS_ARCH_STACK_ALIGNMENT_BYTES     4U
#define OS_ARCH_DSB()                     __asm volatile("dsb 0xF" ::: "memory")

/* Data Memory Barrier: orders memory accesses against each other without waiting for them to
 * complete, which is what makes it the cheap one. DSB is a superset and is what the kernel's own
 * spinlock uses; DMB is enough wherever the requirement is ORDER rather than completion, which is
 * the case for the public atomics (os_atomic.c). Compiles to nothing observable on a single-core
 * build, where there is no second observer for an order to be visible to. */
#define OS_ARCH_DMB()                     __asm volatile("dmb 0xF" ::: "memory")
#define OS_ARCH_ISB()                     __asm volatile("isb 0xF" ::: "memory")

/*
 * The System Control Space is banked per core, so this pends PendSV on the
 * calling core - which is correct now that every scheduling core runs its
 * own PendSV. When a task can only run on another core, the scheduler
 * routes the request through the SoC IPI callback instead (os_task.c,
 * os_task_preempt_request).
 */
/*
 * Pend PendSV. The DSB is required and the ISB is not, which is worth stating because the pair is
 * usually written together out of habit.
 *
 * DSB makes the ICSR write reach the NVIC before anything after it runs - without it a caller can
 * return, drop its interrupt mask and reach the next instruction while the request is still in a
 * write buffer. ISB would additionally flush the pipeline, which matters when the very next
 * instruction must be fetched under new state (a CONTROL or MPU change). Pending an exception is
 * not that: PendSV is taken by the exception mechanism when it becomes the highest pending
 * priority, and nothing about that depends on this core's prefetch.
 *
 * It is on the path of every wake that preempts, every yield and every tick that decides to switch,
 * so the barrier that does nothing here is worth not paying.
 */
#define OS_ARCH_CONTEXT_SWITCH_REQUEST()  do { OS_ARCH_REG_ICSR = OS_ARCH_ICSR_PENDSVSET_MSK; OS_ARCH_DSB(); } while (0)

/*
 * CPS writes to PRIMASK are self-synchronizing on ARMv6-M/v7-M/v8-M: masking
 * is guaranteed to take effect before the next instruction executes (ARM
 * AN321 sec 4.2; only a CONTROL register change needs an ISB). The "memory"
 * clobber is a compiler barrier only (stops instruction reordering across
 * the mask change) and costs nothing at runtime, unlike DSB/ISB, which this
 * pair used to pay on every os_critical_enter/exit, every PendSV, and three
 * times per tick for no architectural reason. Kept out of the BASEPRI mask
 * path (os_arch_kernel_mask_save/restore, os_arch_isr_priority_check),
 * which retains its own DSB/ISB - raising/lowering execution priority via
 * BASEPRI has its own barrier requirements and (on Cortex-M7) an errata
 * history that favors the conservative sequence.
 */
#define OS_ARCH_IRQ_DISABLE()             do { __asm volatile("cpsid i" ::: "memory"); } while (0)
#define OS_ARCH_IRQ_ENABLE()              do { __asm volatile("cpsie i" ::: "memory"); } while (0)
#define OS_ARCH_IDLE()                    do { __asm volatile("wfi"); } while (0)

/* The sleep is a callback rather than the raw WFI it defaults to. By the time it runs the window
 * is already armed - os_arch_sleep_prepare() has silenced the tick and the SoC's own timer is
 * counting the wake out - so the core may go as deep as THAT timer survives, which is Stop mode
 * on an STM32 and dormant on an RP2350. Only the package knows how deep that is; the weak
 * default in os_kernel.c is exactly the WFI this line used to hold. */
/* os_arch_sleep_mask_enter/exit wrap the sleep INSTRUCTION and nothing else: a WFI's wake-up
 * condition ignores PRIMASK and honours BASEPRI, which is the wrong way round for a kernel that
 * masks with BASEPRI and expects a BASEPRI-reachable timer to end the window. See the pair's own
 * comment; both compile away when the kernel mask is already PRIMASK. */
#define OS_ARCH_SLEEP(ticks)                                                                       \
    do {                                                                                           \
        uint32_t os_arch_sleep_mask_state_;                                                        \
        os_arch_sleep_prepare((ticks));                                                            \
        os_arch_sleep_mask_state_ = os_arch_sleep_mask_enter();                                    \
        OS_ARCH_DSB();                                                                             \
        os_arch_soc_sleep_cb();                                                                    \
        OS_ARCH_ISB();                                                                             \
        os_arch_sleep_mask_exit(os_arch_sleep_mask_state_);                                        \
    } while (0)

/* WFE and the event it waits for. WFE's event register LATCHES, so an SEV that
 * arrives before the WFE still wakes it - unlike WFI, where the wake can be
 * lost in the window between deciding to sleep and sleeping. That is what makes
 * the pair the right instrument for an idle core that another core must be
 * able to wake: see os_arch_soc_idle_cb in ahura.h. */
#define OS_ARCH_SEV()                     __asm volatile("sev" ::: "memory")
#define OS_ARCH_WFE()                     __asm volatile("wfe" ::: "memory")

/*
 * Which backend os_arch_atomic.c compiles: 1 for the LDREX/STREX retry loops, 0 for the
 * critical-section fallback.
 *
 * NOT the same question as OS_ARCH_HAS_EXCLUSIVES. ARMv8-M baseline (Cortex-M23) has the exclusive
 * instructions, but runs the Thumb-1 subset, where the three-operand data-processing forms those
 * loops use ("add %1, %0, %4") have no encoding. So baseline takes the critical-section backend
 * despite having the hardware for the other one - the same conclusion its context-switch code
 * reaches when it shares os_arch_port_v6m.c. Rewriting the loops in the flag-setting Thumb-1 forms
 * would lift that, at the cost of constraining register allocation on every core.
 */
#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__) || defined(__ARM_ARCH_8M_MAIN__) || \
    defined(__ARM_ARCH_8_1M_MAIN__)
#define OS_ARCH_ATOMIC_LOCK_FREE          1
#else
#define OS_ARCH_ATOMIC_LOCK_FREE          0
#endif

#define OS_ARCH_SPINLOCK_INIT  { 0U }

/*
 * The SoC-callback spinlock backend is used when the core lacks LDREX/STREX
 * (mandatory - ARMv6-M) or when OS_CONFIG_SPINLOCK_SOC_BACKEND opts
 * out of the built-in LDREX/STREX backend: a core WITH exclusives can still
 * need this when its interconnect implements no GLOBAL exclusive monitor, or
 * the spinlock's memory is not Shareable-mapped - STREX then only excludes
 * within one core and the built-in backend would silently stop locking
 * across cores. See the OS_CONFIG_CORE_COUNT precondition notes in
 * template/os_config.h.
 */
#define OS_ARCH_SPINLOCK_USE_CB  ((OS_ARCH_HAS_EXCLUSIVES == 0) || (OS_CONFIG_SPINLOCK_SOC_BACKEND != 0))

/*
 * ***********************************************************************************************************
 * Types
 * ***********************************************************************************************************
*/

/******************************************************************************************************/
typedef struct
{
    __IO uint32_t locked;

} os_arch_spinlock_t;

/*
 * ***********************************************************************************************************
 * Global variables
 * ***********************************************************************************************************
*/

/* The CPU clock in Hz, as maintained by the device's own startup code. On CMSIS platforms
 * SystemInit() sets it and SystemCoreClockUpdate() refreshes it after every clock-tree change,
 * so reading the live variable is always correct - including on a board that boots on an
 * internal oscillator and only later switches to a PLL.
 *
 * The kernel deliberately does NOT mirror this into a build-time constant: a constant cannot
 * follow a runtime clock switch, and a stale one would silently mis-program the SysTick reload
 * and every busy-wait delay.
 *
 * Devices whose startup code does not provide the CMSIS symbol simply define it themselves,
 * which is all the kernel needs:
 *
 *     uint32_t SystemCoreClock = 120000000U;   // and update it if the clock tree changes
 */
extern uint32_t SystemCoreClock;

/*
 * ***********************************************************************************************************
 * Public function prototypes
 * ***********************************************************************************************************
*/

/******************************************************************************************************/
/**
 * @brief Bring the SoC up far enough for the kernel to start. Called by os_init() before
 *        anything else, including os_arch_init().
 *
 * This is where a SoC package publishes the CPU clock into SystemCoreClock, claims whatever
 * hardware the kernel will use for its spinlock, and arms this core's inter-core interrupt. All
 * of it has to happen before os_init() programs the tick from that clock, which is why the call
 * sits at the very top rather than being left to the application to remember.
 *
 * Unlike the rest of the SoC group this one HAS a weak default, an empty body in os_kernel.c, so
 * a target with no package needs no soc_cb.c to build. A package therefore overrides it with
 * a STRONG definition: two weak definitions would leave the linker keeping whichever it saw
 * first, and the kernel's own is always linked.
 */
void os_arch_soc_init_cb(void);

/******************************************************************************************************/
/**
 * @brief Initialize architecture-specific low-level resources.
 */
void os_arch_init(void);

/******************************************************************************************************/
/**
 * @brief Start the first task context. Does not return.
 */
void os_arch_start_first_task(void);

/******************************************************************************************************/
/**
 * @brief Start the kernel tick at OS_CONFIG_TICK_HZ.
 *
 * With OS_CONFIG_TICK_SOURCE_SYSTICK this programs SysTick from the live CPU clock. With
 * OS_CONFIG_TICK_SOURCE_EXTERNAL it touches no hardware and calls os_arch_tick_init_cb()
 * instead, leaving the tick entirely to the application.
 */
void os_arch_tick_init(void);

/******************************************************************************************************/
/**
 * @brief Build the initial stack frame for a newly created task.
 */
uint32_t* os_arch_task_stack_initialize(uint8_t *stack_base, size_t stack_bytes,
                                        void (*entry)(void *context), void *context);

/******************************************************************************************************/
/**
 * @brief Read the free-running core cycle counter (DWT, or SysTick-derived when absent).
 */
uint32_t os_arch_cycle_count_get(void);

/* Busy-waits require a free-running counter which advances with IRQs masked.
 * Frequency is in Hz; get returns low 32 bits in those units. Frequency 0
 * means unsupported and causes an explicit configuration fault on a nonzero delay. */
/******************************************************************************************************/
/**
 * @brief Rate of the busy-wait counter, in Hz; 0 where the target has none.
 */
uint32_t os_arch_delay_counter_hz_get(void);

/******************************************************************************************************/
/**
 * @brief The busy-wait counter itself: its low 32 bits, in its own units.
 */
uint32_t os_arch_delay_counter_get(void);

/* Optional independent SoC timer, in explicit counter units. Read must be
 * coherent, IRQ-independent, monotonic and global across scheduling cores.
 * LIGHT sleep must retain this timer and the CPU clock frequency. */
/******************************************************************************************************/
/**
 * @brief Rate of the reference clock windows are re-measured against.
 */
uint32_t os_arch_reference_clock_hz_cb(void);

/******************************************************************************************************/
/**
 * @brief Read the reference clock.
 */
uint64_t os_arch_reference_clock_get_cb(void);

/* Required when the SoC sets OS_ARCH_TICKLESS_REFERENCE_CLOCK=1. Return the
 * reference frequency in sleep modes which retain SysTick and its clock ratio;
 * return zero in other sleep modes (the ordinary SoC callback then accounts). */
/******************************************************************************************************/
/**
 * @brief Rate of the SoC's independent reference timer, in Hz; 0 where there is none.
 */
uint32_t os_arch_tick_reference_clock_hz_cb(void);

/******************************************************************************************************/
/**
 * @brief Bracket a tickless window for a cycle counter synthesized from the tick.
 *
 * Only ports that build their counter FROM the tick need these, and only they define them: a
 * window masks the very interrupt that feeds such a counter, so the wraps inside it are invisible
 * and have to be put back deliberately. A port with independent counter hardware neither calls
 * nor provides them.
 *
 * @param[in] elapsed  (close only) Whole tick periods the kernel will announce for the window.
 * @return None.
 */
void os_arch_cycle_window_open(void);

/******************************************************************************************************/
/**
 * @brief Close the window, having the counter advance by exactly `elapsed` tick periods.
 */
void os_arch_cycle_window_close(uint32_t elapsed);

/******************************************************************************************************/
/**
 * @brief Told by the kernel that this core's tick just fired, so a counter synthesized from the
 *        tick timer can close the period. Nothing to do where the counter is real hardware.
 */
void os_arch_cycle_tick(void);

/******************************************************************************************************/
/**
 * @brief Return elapsed ticks while in low-power mode.
 */
uint32_t os_arch_elapsed_ticks_get(void);

/* Atomics.
 *
 * The complete set the portable os_atomic_* API rests on, rather than one primitive it composes
 * from, because how a word updates indivisibly is a property of the core. Two backends, chosen by
 * OS_ARCH_ATOMIC_LOCK_FREE below:
 *
 *   LDREX/STREX        One retry loop per operation. Lock-free: nothing is masked, so an ISR - or
 *                      another core - landing in the middle costs a second pass rather than costing
 *                      anyone correctness.
 *   Critical section   For cores that cannot express those loops. Costs the length of the update in
 *                      interrupt latency, and needs no retry, since nothing can interfere.
 *
 * Both backends live in os_arch_atomic.c, which every port pulls in; only the declarations are
 * here. Every read-modify-write below returns the value the word held BEFORE the operation, takes a
 * pointer to a naturally aligned 32-bit word, and is safe from tasks and from ISRs.
 */

/* Kernel services the atomics fall back on where there are no usable exclusives. Declared here
 * because the port translation unit does not include ahura.h - it needs these two and nothing else
 * from the core. */
/******************************************************************************************************/
/**
 * @brief Enter critical section: raise the kernel interrupt mask, lock out other cores, count
 *        nesting.
 */
void os_critical_enter(void);

/******************************************************************************************************/
/**
 * @brief Exit critical section: release the lock and restore the kernel interrupt mask at the
 *        outermost level.
 */
void os_critical_exit(void);

#if (OS_CONFIG_ATOMIC_ENABLE == 1U)
/******************************************************************************************************/
/**
 * @brief Store a word indivisibly, returning what it held before.
 */
int32_t os_arch_atomic_exchange(__IO int32_t *target, int32_t value);

/******************************************************************************************************/
/**
 * @brief Arithmetic read-modify-write, each returning the value held before the operation.
 *        Overflow wraps rather than being undefined: the lock-free backend computes in raw 32-bit
 *        registers, the critical-section one in the unsigned domain.
 */
int32_t os_arch_atomic_add(__IO int32_t *target, int32_t value);

/******************************************************************************************************/
/**
 * @brief Atomic subtract. See os_arch_port_common.h.
 */
int32_t os_arch_atomic_sub(__IO int32_t *target, int32_t value);

/******************************************************************************************************/
/**
 * @brief Bitwise read-modify-write, each returning the value held before the operation.
 */
int32_t os_arch_atomic_or(__IO int32_t *target, int32_t value);

/******************************************************************************************************/
/**
 * @brief Atomic bitwise AND. See os_arch_port_common.h.
 */
int32_t os_arch_atomic_and(__IO int32_t *target, int32_t value);

/******************************************************************************************************/
/**
 * @brief Atomic bitwise XOR. See os_arch_port_common.h.
 */
int32_t os_arch_atomic_xor(__IO int32_t *target, int32_t value);

/******************************************************************************************************/
/**
 * @brief Atomic bitwise NAND. See os_arch_port_common.h.
 */
int32_t os_arch_atomic_nand(__IO int32_t *target, int32_t value);

/******************************************************************************************************/
/**
 * @brief Atomic compare-and-swap: if *target still holds expected, store desired and report true.
 *
 * On the lock-free backend a spurious reservation loss - an interrupt or another core landing
 * between the LDREX and the STREX - is retried, so a false return means the value genuinely
 * differed and never "I could not try". The critical-section backend cannot fail spuriously at
 * all, since nothing can interfere inside the section.
 *
 * Callers needing certainty about the current value still re-read the word after a false return;
 * callers that only care about the final state loop.
 */
bool os_arch_atomic_cas(__IO int32_t *target, int32_t expected, int32_t desired);
#endif /* OS_CONFIG_ATOMIC_ENABLE */

/******************************************************************************************************/
/**
 * @brief Record low-power entry context for elapsed tick accounting.
 */
void os_arch_sleep_prepare(uint32_t planned_ticks);

/******************************************************************************************************/
/**
 * @brief Close the tickless window opened by os_arch_sleep_prepare, releasing any interrupt mask
 *        it took. Idempotent, and safe when the port never armed a window.
 *
 * Split out of os_arch_elapsed_ticks_get so the kernel can finish accounting for the sleep BEFORE
 * interrupts come back: between measuring the sleep and calling os_tick_announce, os_tick_count is
 * still missing the whole sleep duration, and any tick or timer processing that ran in that gap
 * would decide against a clock several hundred ticks behind reality.
 */
void os_arch_sleep_finish(void);

/******************************************************************************************************/
/**
 * @brief Maximum ticks this port can suppress in a single tickless window, given the current
 *        tick rate and CPU clock (register-width limited - e.g. SysTick's 24-bit reload). 0 if
 *        this port does not yet suppress ticking for real (falls back to a plain WFI - see
 *        doc/porting.md "Tickless idle" for which ports currently do) or the clock/tick source
 *        isn't ready. Portable callers (os_tick.c, tests) use this instead of assuming any fixed
 *        tick count, since it varies with both the platform clock and OS_CONFIG_TICK_HZ.
 */
uint32_t os_arch_max_suppressed_ticks_get(void);

/******************************************************************************************************/
/**
 * @brief Shortest window this port will open, in ticks: what the wake source costs to arm and to
 *        leave.
 *
 * The other half of OS_CONFIG_TICKLESS_MIN_IDLE_MS. That one is what the application prefers; this
 * is what the hardware needs, so the kernel takes whichever is larger and an application cannot
 * configure its way below the floor. 0 means the port has nothing to add.
 */
uint32_t os_arch_min_suppressed_ticks_get(void);

#if (OS_CONFIG_TICK_SOURCE == OS_CONFIG_TICK_SOURCE_EXTERNAL)
/******************************************************************************************************/
/**
 * @brief Application callback: start the timer that will drive the kernel tick, and arrange for its
 *        ISR to call os_tick_handler() OS_CONFIG_TICK_HZ times per second.
 *
 * Called once from os_tick_init(), at the end of os_init(), so the clock tree is already
 * configured.
 *
 * REQUIRED in this mode: the kernel ships no default, so a missing implementation is a link error
 * rather than a kernel whose clock never advances - which would look like every delay, timeout and
 * timer hanging forever, with nothing pointing at the tick as the cause.
 *
 * Give the tick interrupt the LOWEST priority the device offers, matching what the port does for
 * SysTick. Anything else lets a tick preempt application interrupts. The handler must also be
 * reachable by the kernel's interrupt mask: with a nonzero OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY,
 * a tick ISR above the threshold is trapped by os_arch_isr_priority_check the moment it calls in.
 */
void os_arch_tick_init_cb(void);

/******************************************************************************************************/
/**
 * @brief SoC callback: how many ticks this chip can skip in one tickless window, 0 if it cannot.
 *
 * These three exist for ports whose own tick timer cannot safely be suppressed - see
 * os_arch_tickless.c for which those are and why. The package answers with an independent timer of
 * its own: an alarm on an always-on counter, an LPTIM, an RTC. Nothing above this line names one,
 * which is what lets the same port code serve a part nobody has written a package for yet.
 *
 * Each has a weak default that suppresses nothing, so a package without them still links and idles
 * in a plain WFI.
 *
 * @return uint32_t  Ceiling on one suppressed window, in ticks.
 */
uint32_t os_arch_tick_suppress_max_cb(void);

/******************************************************************************************************/
/**
 * @brief SoC callback: the shortest window worth entering the configured sleep for, in ticks.
 *
 * The other half of OS_CONFIG_TICKLESS_MIN_IDLE_MS. That one is the application's preference; this
 * one is the wake source and the sleep mode stating what a window costs to arm and to leave, which
 * is a property of the chip rather than of the program running on it. The kernel takes whichever
 * floor is larger, so a package can raise the bar but an application cannot lower it below what the
 * hardware needs.
 *
 * Answer in ticks rather than microseconds, even though the underlying cost is a duration: the
 * package knows OS_CONFIG_TICK_HZ at compile time and can fold the conversion away, where the
 * kernel would have to divide on every idle pass.
 *
 * Weak default 0, meaning "nothing to add" - the application's figure then stands alone, which is
 * what every package that does not define this gets.
 *
 * @return uint32_t  Floor on one suppressed window, in ticks; 0 for no opinion.
 */
uint32_t os_arch_tick_suppress_min_cb(void);

/******************************************************************************************************/
/**
 * @brief SoC callback: wake this core in `ticks` tick periods from now.
 *
 * Called with the kernel's interrupts already masked and the tick interrupt already silenced. The
 * wake has to be an interrupt, not a poll: the core is about to WFI, and a pending interrupt is
 * what ends that even behind the mask.
 *
 * @param[in] ticks  Tick periods to sleep; always at least the floor OS_CONFIG_TICKLESS_MIN_IDLE_MS
 *                   sets.
 * @return None.
 */
void os_arch_tick_suppress_cb(uint32_t ticks);

/******************************************************************************************************/
/**
 * @brief SoC callback: how many whole tick periods the window actually lasted.
 *
 * Whole periods only. A window cut short by an unrelated interrupt is the normal case, not an
 * error, and reporting the partial remainder would make the kernel announce time that has not
 * happened.
 *
 * @return uint32_t  Whole tick periods elapsed since os_arch_tick_suppress_cb.
 */
uint32_t os_arch_tick_resume_cb(void);
#endif /* OS_CONFIG_TICK_SOURCE_EXTERNAL */

#if (OS_CONFIG_CORE_COUNT > 1U)
/* CONFIGURABLE - Multi-core primitives (OS_CONFIG_CORE_COUNT).
 *
 * Cortex-M has no architectural core-id register and no architectural IPI, so
 * on multi-core builds the SoC layer supplies both through _cb callbacks
 * (e.g. RP2040: SIO CPUID and the inter-core FIFO/doorbell). The spinlock is
 * implemented with LDREX/STREX where the ISA provides them; ARMv6-M SoCs must
 * route it to their hardware spinlocks instead.
 *
 * The type and the two inline entry points stay unguarded so os_critical.c can
 * call them unconditionally - they compile to nothing at OS_CONFIG_CORE_COUNT 1.
 */

/******************************************************************************************************/
/**
 * @brief SoC callback: return the index of the calling core (0-based). No default is provided:
 *        an id fixed at 0 would make every core believe it is core 0.
 */
uint32_t os_arch_core_id_get_cb(void);

/******************************************************************************************************/
/**
 * @brief SoC callback: interrupt another core so it re-evaluates scheduling. No default is
 *        provided: a do-nothing IPI leaves every cross-core wakeup waiting for the next tick.
 */
void os_arch_core_ipi_request_cb(uint32_t core_id);

/******************************************************************************************************/
/**
 * @brief Boot a secondary core so it reaches os_core_start(). Called by os_start() once the
 *        kernel is complete and running, one call per core from 1 to OS_CONFIG_CORE_COUNT-1.
 *
 * REQUIRED when OS_CONFIG_CORE_COUNT is above 1: the kernel ships no default, so a missing one
 * is a link error rather than a second core that silently never runs - a failure that otherwise
 * looks exactly like an application whose tasks are merely never scheduled there.
 *
 * How a core is started has no architectural form at all - it is a chip-level reset release, a
 * mailbox handshake, a boot-address register - so the kernel can only say WHEN. The
 * implementation must point the core at a vector table routing the kernel's context-switch
 * exception, then have it call os_core_start(), which does not return.
 *
 * Called with the kernel running but before core 0 has entered its own first task. The new core
 * may begin scheduling immediately, so everything it can reach must already be consistent.
 */
void os_arch_core_launch_cb(uint32_t core_id);

/******************************************************************************************************/
/**
 * @brief SoC callback: top of the given core's handler (MSP) stack.
 *
 * Called from the context-switch handler's first-start path, which resets MSP to a clean top
 * while abandoning the boot context. The vector table only ever names ONE initial stack pointer
 * - core 0's - so a secondary core that read it there would reset its MSP into core 0's stack,
 * and both cores' handler frames would then overwrite each other. No default is provided: a
 * missing one is a link error rather than a second core silently sharing the first core's stack.
 *
 * The value returned must be the address a full stack pointer starts at (the top): the
 * highest address of the region, not the first usable word below it.
 */
uint32_t os_arch_handler_stack_top_cb(uint32_t core_id);
#endif /* OS_CONFIG_CORE_COUNT > 1U */

/******************************************************************************************************/
/**
 * @brief SoC callback: bottom of the given core's handler (MSP) stack, for the ARMv8-M MSPLIM
 *        guard. Return 0 to leave that core's guard off.
 *
 * Declared outside the multi-core guard because the ARMv8-M port calls it on every build -
 * MSPLIM guards a single-core handler stack just as usefully as a dual-core one. The kernel ships
 * a weak default that answers from the linker's single-stack symbols, which can only be right for
 * core 0. A multi-core SoC package should override it: that layer placed the other cores' stacks
 * and is the only one that knows where they are. ARMv8-M only; other ports have no MSPLIM and
 * never call it.
 */
uint32_t os_arch_handler_stack_limit_cb(uint32_t core_id);

#if (OS_CONFIG_CORE_COUNT > 1U) && (OS_ARCH_SPINLOCK_USE_CB)
/******************************************************************************************************/
/**
 * @brief SoC callbacks backing the kernel spinlock: mandatory on cores without LDREX/STREX
 *        (ARMv6-M multi-core SoCs, e.g. hardware SIO spinlocks on the RP2040), optional
 *        elsewhere via OS_CONFIG_SPINLOCK_SOC_BACKEND. No default is provided
 *        on purpose: a missing implementation must fail at link time rather than silently
 *        not lock.
 */
void os_arch_spinlock_acquire_cb(os_arch_spinlock_t *lock);

/******************************************************************************************************/
/**
 * @brief Release the kernel spinlock taken by os_arch_spinlock_acquire_cb.
 */
void os_arch_spinlock_release_cb(os_arch_spinlock_t *lock);
#endif

#if (OS_CONFIG_TRUSTZONE == OS_CONFIG_TRUSTZONE_NON_SECURE)
/******************************************************************************************************/
/**
 * @brief The security state the SILICON is actually in, or OS_CONFIG_TRUSTZONE_UNKNOWN.
 *
 * OS_CONFIG_TRUSTZONE says which state the product intends to run in, and the compile-time checks
 * further up already confirm that intent against the core and against -mcmse. What none of them can
 * see is the device itself: on STM32 TrustZone is armed by the TZEN option byte, programmed into
 * flash rather than compiled in, and other vendors gate it their own way. A build that says SECURE
 * on a device where that bit was never set is consistent with everything the compiler can check and
 * still wrong.
 *
 * Where that bit lives is a fact about the chip, so reading it belongs to a SoC package - which is
 * also why the kernel asks rather than looks. The default returns UNKNOWN and the check below does
 * nothing, so an unpackaged part behaves exactly as it always has.
 *
 * @return One of OS_CONFIG_TRUSTZONE_DISABLED / _NON_SECURE / _SECURE, or _UNKNOWN.
 */
uint32_t os_arch_soc_trustzone_state_cb(void);

/******************************************************************************************************/
/**
 * @brief Application callback: bank the secure-side context of the task being switched out.
 *        Called from the context-switch handler; task_id 0 means the idle task (no secure
 *        context). REQUIRED in this mode: the kernel ships no default, so a missing one is a
 *        link error rather than a task switched without its secure state.
 */
void os_arch_tz_context_save_cb(uint32_t task_id);

/******************************************************************************************************/
/**
 * @brief Application callback: restore the secure-side context of the task being switched in.
 *        REQUIRED in this mode, like its save counterpart above.
 */
void os_arch_tz_context_restore_cb(uint32_t task_id);
#endif /* OS_CONFIG_TRUSTZONE_NON_SECURE */

/******************************************************************************************************/
/**
 * @brief Read the PRIMASK register (1 when interrupts are masked).
 */
OS_INLINE uint32_t os_arch_primask_get(void);

/******************************************************************************************************/
/**
 * @brief Return true when executing in interrupt (handler) context.
 */
OS_INLINE bool os_arch_in_isr(void);

/******************************************************************************************************/
/**
 * @brief Raise the kernel interrupt mask; returns the previous mask state for restore.
 */
OS_INLINE uint32_t os_arch_kernel_mask_save(void);

/******************************************************************************************************/
/**
 * @brief Restore the kernel interrupt mask to a state returned by os_arch_kernel_mask_save.
 */
OS_INLINE void os_arch_kernel_mask_restore(uint32_t saved_state);

/******************************************************************************************************/
/**
 * @brief Return nonzero while the kernel interrupt mask is raised (diagnostics/self-test).
 */
OS_INLINE uint32_t os_arch_kernel_mask_active(void);

/******************************************************************************************************/
/**
 * @brief Swap the kernel's BASEPRI mask for a PRIMASK one, around the sleep instruction ONLY.
 */
OS_INLINE uint32_t os_arch_sleep_mask_enter(void);

/******************************************************************************************************/
/**
 * @brief Undo os_arch_sleep_mask_enter: BASEPRI back first, then PRIMASK. See it for the ordering.
 */
OS_INLINE void os_arch_sleep_mask_exit(uint32_t state);

/******************************************************************************************************/
/**
 * @brief Trap for unrecoverable configuration faults detected at runtime; parks the core
 *        with all interrupts masked so a debugger lands right at the cause.
 */
OS_INLINE void os_arch_config_fault_trap(void);

/******************************************************************************************************/
/**
 * @brief Verify that the live vector table routes PendSV to the kernel's handler, and park in
 *        os_arch_config_fault_trap() if it does not. Called from os_arch_init() on every core.
 */
OS_INLINE void os_arch_vector_check(void (*pendsv_handler)(void));

/******************************************************************************************************/
/**
 * @brief In BASEPRI mode, trap a kernel API call from an interrupt the kernel mask cannot
 *        reach (NVIC priority numerically below OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY):
 *        such a call could corrupt kernel state, so it parks in os_arch_config_fault_trap.
 *        Compiles to nothing in PRIMASK mode, where every interrupt is maskable.
 */
OS_INLINE void os_arch_isr_priority_check(void);

/******************************************************************************************************/
/**
 * @brief Index of the highest set bit in a non-zero bitmap (the scheduler's ready-priority pick).
 *        One CLZ instruction on ARMv7-M and up; ARMv6-M has no CLZ, so GCC emits its small
 *        library routine there - still cheaper than scanning the task table.
 */
OS_INLINE uint32_t os_arch_highest_bit_get(uint32_t bitmap);

/******************************************************************************************************/
/**
 * @brief Index of the lowest set bit in a non-zero bitmap (picks the IPI target from an
 *        affinity mask).
 */
OS_INLINE uint32_t os_arch_lowest_bit_get(uint32_t bitmap);

/******************************************************************************************************/
/**
 * @brief Current CPU clock in Hz. Lives in the arch layer because SystemCoreClock is an
 *        ARM/CMSIS convention, not a portable one.
 */
OS_INLINE uint32_t os_arch_clock_hz_get(void);

/******************************************************************************************************/
/**
 * @brief Read a word indivisibly.
 */
OS_INLINE int32_t os_arch_atomic_load(const __IO int32_t *target);

/******************************************************************************************************/
/**
 * @brief Index of the calling core; always 0 on single-core builds.
 */
OS_INLINE uint32_t os_arch_core_id_get(void);

/******************************************************************************************************/
/**
 * @brief Acquire an inter-core spinlock (busy-waits; call with interrupts disabled).
 *        Compiles to nothing on single-core builds.
 */
OS_INLINE void os_arch_spinlock_acquire(os_arch_spinlock_t *lock);

/******************************************************************************************************/
/**
 * @brief Release an inter-core spinlock. Compiles to nothing on single-core builds.
 */
OS_INLINE void os_arch_spinlock_release(os_arch_spinlock_t *lock);

/*
 * ***********************************************************************************************************
 * Public function implementations
 * ***********************************************************************************************************
*/

/******************************************************************************************************/
/**
 * @brief Read the PRIMASK register (1 when interrupts are masked).
 *
 * @return PRIMASK as it stands.
 */
OS_INLINE uint32_t os_arch_primask_get(void)
{
    uint32_t primask;

    __asm volatile("mrs %0, primask" : "=r"(primask));

    return primask;
}

/******************************************************************************************************/
/**
 * @brief Return true when executing in interrupt (handler) context.
 *
 * @return True when the caller is in interrupt context.
 */
OS_INLINE bool os_arch_in_isr(void)
{
    uint32_t ipsr;

    __asm volatile("mrs %0, ipsr" : "=r"(ipsr));

    return (ipsr != 0U);
}

/* Kernel interrupt mask.
 *
 * Every kernel critical section and ISR-safe walk masks interrupts through
 * this pair. With OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY == 0 it is the
 * classic PRIMASK mask (everything). With a nonzero value it raises BASEPRI
 * instead, so interrupts of numerically lower (more urgent) priority stay
 * enabled with zero kernel-induced latency - in exchange they must never
 * call a kernel API (os_arch_isr_priority_check traps violations).
 */

/******************************************************************************************************/
/**
 * @brief Raise the kernel interrupt mask; returns the previous mask state for restore.
 *
 * @return Opaque token for os_arch_kernel_mask_restore.
 */
OS_INLINE uint32_t os_arch_kernel_mask_save(void)
{
#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY != 0U)
    uint32_t previous;

    __asm volatile("mrs %0, basepri" : "=r"(previous));

    /* basepri_max only ever tightens the mask: a nested save can never
     * accidentally lower a threshold already raised by an outer level. */
    __asm volatile("msr basepri_max, %0" :: "r"((uint32_t)OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY) : "memory");
    OS_ARCH_DSB();
    OS_ARCH_ISB();

    return previous;
#else
    uint32_t previous = os_arch_primask_get();

    OS_ARCH_IRQ_DISABLE();

    return previous;
#endif
}

/******************************************************************************************************/
/**
 * @brief Restore the kernel interrupt mask to a state returned by os_arch_kernel_mask_save.
 *
 * @param[in] saved_state  Token from os_arch_kernel_mask_save.
 */
OS_INLINE void os_arch_kernel_mask_restore(uint32_t saved_state)
{
#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY != 0U)
    __asm volatile("msr basepri, %0" :: "r"(saved_state) : "memory");
    OS_ARCH_ISB();
#else
    if (saved_state == 0U)
    {
        OS_ARCH_IRQ_ENABLE();
    }
#endif
}

/******************************************************************************************************/
/**
 * @brief Return nonzero while the kernel interrupt mask is raised (diagnostics/self-test).
 *
 * @return Nonzero while the kernel mask is raised.
 */
OS_INLINE uint32_t os_arch_kernel_mask_active(void)
{
#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY != 0U)
    uint32_t basepri;

    __asm volatile("mrs %0, basepri" : "=r"(basepri));

    return basepri;
#else
    return os_arch_primask_get();
#endif
}

/******************************************************************************************************/
/**
 * @brief Swap the kernel's BASEPRI mask for a PRIMASK one, around the sleep instruction ONLY.
 *
 * A WFI's wake-up condition is not its interrupt mask. The architecture tests wake-up as "an
 * exception at a priority that, IF PRIMASK WAS SET TO 0, would preempt" - PRIMASK is virtually
 * cleared for that test and BASEPRI is not, so an interrupt held off by BASEPRI is not a
 * guaranteed wake-up at all.
 *
 * Fatal here: every source that can end a tickless window is BASEPRI-reachable by construction -
 * the tick, the SoC alarm, the IPI - because the kernel has to be able to exclude them. Sleeping
 * with BASEPRI raised asks to be woken by exactly what is masked, and on silicon that is a core
 * that does not come back.
 *
 * The order is not interchangeable:
 *
 *   1. PRIMASK on.    Nothing can run from here, whatever BASEPRI says next.
 *   2. BASEPRI to 0.  Safe only because of step 1; this is what makes the wake-up test pass.
 *   3. WFI.           Wakes on any enabled interrupt. PRIMASK keeps it from being TAKEN.
 *   4. BASEPRI back.  The kernel's own mask is whole again.
 *   5. PRIMASK off.   Anything pending is taken now, subject to BASEPRI exactly as before.
 *
 * Compiles away with OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY at 0, where the kernel mask is already
 * PRIMASK. FreeRTOS brackets its own tickless WFI the same way, for the same reason.
 *
 * @return uint32_t  Opaque state for os_arch_sleep_mask_exit: PRIMASK in bit 8, BASEPRI in bits
 *                   0-7.
 */
OS_INLINE uint32_t os_arch_sleep_mask_enter(void)
{
    uint32_t state = 0U;

#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY != 0U)
    uint32_t basepri;

    /* PRIMASK is captured rather than assumed clear: nothing in the kernel holds it across a call
     * on this path, but restoring a state that was never sampled is how a mask leaks. */
    state = os_arch_primask_get() << 8;

    OS_ARCH_IRQ_DISABLE();

    __asm volatile("mrs %0, basepri" : "=r"(basepri));
    __asm volatile("msr basepri, %0" :: "r"(0U) : "memory");
    OS_ARCH_DSB();
    OS_ARCH_ISB();

    state |= (basepri & 0xFFU);
#endif

    return state;
}

/******************************************************************************************************/
/**
 * @brief Undo os_arch_sleep_mask_enter: BASEPRI back first, then PRIMASK. See it for the ordering.
 *
 * @param[in] state  The value os_arch_sleep_mask_enter returned.
 */
OS_INLINE void os_arch_sleep_mask_exit(uint32_t state)
{
#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY != 0U)
    __asm volatile("msr basepri, %0" :: "r"(state & 0xFFU) : "memory");
    OS_ARCH_DSB();
    OS_ARCH_ISB();

    /* Only if this pair is what set it. A caller that arrived with PRIMASK already raised keeps it.
     */
    if ((state & 0x100U) == 0U)
    {
        OS_ARCH_IRQ_ENABLE();
    }
#else
    (void)state;
#endif
}

/******************************************************************************************************/
/**
 * @brief Trap for unrecoverable configuration faults detected at runtime; parks the core
 *        with all interrupts masked so a debugger lands right at the cause.
 */
OS_INLINE void os_arch_config_fault_trap(void)
{
    OS_ARCH_IRQ_DISABLE();

    while (1)
    {
    }
}

/******************************************************************************************************/
/**
 * @brief Verify that the live vector table routes PendSV to the kernel's handler, and park in
 *        os_arch_config_fault_trap() if it does not. Called from os_arch_init() on every core.
 *
 * PendSV is the only vector the kernel must own, and the linker cannot confirm it: if another
 * definition of the configured handler name wins (a vendor IDE's generated interrupt file is the
 * usual one), or a bootloader relocated and repopulated the table, the build still succeeds and the
 * symptom is a board that reaches os_start() and stops - no fault, no output. Comparing the table
 * against the address the port assembled turns that into a halt at the cause, at boot.
 *
 * Compiles to nothing when OS_CONFIG_ARCH_VECTOR_CHECK is 0.
 *
 * @param[in] pendsv_handler  Address the port's PendSV handler assembled to.
 * @return None.
 */
OS_INLINE void os_arch_vector_check(void (*pendsv_handler)(void))
{
#if (OS_CONFIG_ARCH_VECTOR_CHECK != 0U)
    const uint32_t *vector_table = (const uint32_t *)(uintptr_t)OS_ARCH_REG_VTOR;
    uint32_t        installed;
    uint32_t        expected;

    /* Bit 0 of a vector entry is the Thumb bit and bit 0 of a function pointer
     * is the same flag, so both sides normally carry it - masking it off makes
     * the comparison independent of how either was produced. */
    installed = vector_table[OS_ARCH_VECTOR_PENDSV] & ~(uint32_t)1U;
    expected  = (uint32_t)(uintptr_t)pendsv_handler & ~(uint32_t)1U;

    if (installed != expected)
    {
        os_arch_config_fault_trap();
    }
#else
    (void)pendsv_handler;
#endif
}

/******************************************************************************************************/
/**
 * @brief In BASEPRI mode, trap a kernel API call from an interrupt the kernel mask cannot
 *        reach (NVIC priority numerically below OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY):
 *        such a call could corrupt kernel state, so it parks in os_arch_config_fault_trap.
 *        Compiles to nothing in PRIMASK mode, where every interrupt is maskable.
 */
OS_INLINE void os_arch_isr_priority_check(void)
{
#if (OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY != 0U)
    uint32_t ipsr;
    uint32_t priority = 0U;
    bool     checked  = false;

    __asm volatile("mrs %0, ipsr" : "=r"(ipsr));

    /* Task context has no interrupt priority to check, so it simply never reaches the
     * comparison; `checked` is what carries that instead of an early return. */
    if (ipsr == OS_ARCH_IPSR_THREAD_MODE)
    {
        checked = false;
    }
    else if (ipsr >= OS_ARCH_IPSR_IRQ_BASE)
    {
        /* External interrupt: priority byte in NVIC_IPR. */
        priority = (uint32_t)OS_ARCH_REG_NVIC_IPR_BASE[ipsr - OS_ARCH_IPSR_IRQ_BASE];
        checked  = true;
    }
    else if (ipsr >= OS_ARCH_IPSR_SYSHANDLER_BASE)
    {
        /* Configurable-priority system handler (MemManage, BusFault,
         * UsageFault, SVCall, SecureFault, DebugMonitor): priority byte in
         * SHPR1-SHPR3. These reset to 0 = above any threshold, so an
         * application-enabled fault handler calling kernel APIs is caught
         * here. SVCall (11) gets no exemption: the kernel no longer uses SVC
         * for anything, so an SVC handler is application code like any other
         * and is held to the same rule. PendSV (14) and SysTick (15) sit at
         * the lowest priority and pass the comparison anyway. */
        priority = (uint32_t)OS_ARCH_REG_SHPR_BASE[ipsr - OS_ARCH_IPSR_SYSHANDLER_BASE];
        checked  = true;
    }
    else
    {
        /* NMI and HardFault execute above every configurable priority:
         * no mask backend can defer them, so a kernel API call from them
         * is never safe - trap unconditionally. */
        os_arch_config_fault_trap();
    }

    /* Raw-byte comparison is exact because os_arch_init rejects thresholds
     * with unimplemented bits and priority groupings with subpriority bits
     * (both would make this differ from the hardware's masking decision). */
    if (checked && (priority < (uint32_t)OS_CONFIG_MAX_SYSCALL_IRQ_PRIORITY))
    {
        os_arch_config_fault_trap();
    }
#endif
}

/******************************************************************************************************/
/**
 * @brief Index of the highest set bit in a non-zero bitmap (the scheduler's ready-priority pick).
 *        One CLZ instruction on ARMv7-M and up; ARMv6-M has no CLZ, so GCC emits its small
 *        library routine there - still cheaper than scanning the task table.
 *
 * @param[in] bitmap       Word to scan.
 * @return Index of the highest set bit; 0 when the word is empty.
 */
OS_INLINE uint32_t os_arch_highest_bit_get(uint32_t bitmap)
{
    return 31U - (uint32_t)__builtin_clz(bitmap);
}

/******************************************************************************************************/
/**
 * @brief Index of the lowest set bit in a non-zero bitmap (picks the IPI target from an
 *        affinity mask).
 *
 * @param[in] bitmap       Word to scan.
 * @return Index of the lowest set bit; 0 when the word is empty.
 */
OS_INLINE uint32_t os_arch_lowest_bit_get(uint32_t bitmap)
{
    return (uint32_t)__builtin_ctz(bitmap);
}

/******************************************************************************************************/
/**
 * @brief Current CPU clock in Hz. Lives in the arch layer because SystemCoreClock is an
 *        ARM/CMSIS convention, not a portable one.
 *
 * @return uint32_t  CPU clock frequency in Hz.
 */
OS_INLINE uint32_t os_arch_clock_hz_get(void)
{
    return SystemCoreClock;
}

/******************************************************************************************************/
/**
 * @brief Read a word indivisibly.
 *
 * The one operation that is identical on every ARM core and needs no backend split, so it is inline
 * here instead of written out in os_arch_atomic.c: a single naturally aligned 32-bit load is
 * already indivisible everywhere this port runs, which makes the whole operation one LDR - calling
 * across to the port to perform it would cost several times what it does. What the volatile access
 * adds over reading the variable directly is that the compiler may not reuse a value it cached
 * before some other code path changed the word.
 *
 * @param[in] target       Word to operate on.
 * @return The word as read.
 */
OS_INLINE int32_t os_arch_atomic_load(const __IO int32_t *target)
{
    return *target;
}

/******************************************************************************************************/
/**
 * @brief Index of the calling core; always 0 on single-core builds.
 *
 * @return This core's index.
 */
OS_INLINE uint32_t os_arch_core_id_get(void)
{
#if (OS_CONFIG_CORE_COUNT == 1U)
    return 0U;
#elif defined(OS_ARCH_CORE_ID_REG)
    /* One load instead of a call. The callback below is a WEAK symbol in another translation unit,
     * so the compiler must emit a bl for it - a link-time override is allowed - and the body it
     * reaches is three instructions. That trade is fine anywhere except here: this is the most
     * called function in an SMP build, twice per os_critical_enter/exit pair alone.
     *
     * A package whose core index is readable from a single register publishes its address through
     * AHURA_SOC_COMPILE_DEFINITIONS and gets the load. Everything else keeps the callback, so
     * nothing is required of a port that cannot do this. The package is expected to pin the
     * address it published against its own SDK with a static assert, because a literal here and
     * the real register are two copies of one fact. */
    return *(__IO uint32_t *)(OS_ARCH_CORE_ID_REG);
#else
    return os_arch_core_id_get_cb();
#endif
}

/******************************************************************************************************/
/**
 * @brief Acquire an inter-core spinlock (busy-waits; call with interrupts disabled).
 *        Compiles to nothing on single-core builds.
 *
 * @param[in] lock         Spinlock object.
 */
OS_INLINE void os_arch_spinlock_acquire(os_arch_spinlock_t *lock)
{
#if (OS_CONFIG_CORE_COUNT == 1U)
    (void)lock;
#elif (OS_ARCH_SPINLOCK_USE_CB)
    os_arch_spinlock_acquire_cb(lock);
#else
    uint32_t fail;

    do
    {
        uint32_t current;

        do
        {
            __asm volatile("ldrex %0, [%1]" : "=r"(current) : "r"(&lock->locked) : "memory");
        } while (current != 0U);

        __asm volatile("strex %0, %1, [%2]" : "=&r"(fail) : "r"(1U), "r"(&lock->locked) : "memory");
    } while (fail != 0U);

    OS_ARCH_DSB();
#endif
}

/******************************************************************************************************/
/**
 * @brief Release an inter-core spinlock. Compiles to nothing on single-core builds.
 *
 * @param[in] lock         Spinlock object.
 */
OS_INLINE void os_arch_spinlock_release(os_arch_spinlock_t *lock)
{
#if (OS_CONFIG_CORE_COUNT == 1U)
    (void)lock;
#elif (OS_ARCH_SPINLOCK_USE_CB)
    os_arch_spinlock_release_cb(lock);
#else
    OS_ARCH_DSB();
    lock->locked = 0U;
    OS_ARCH_DSB();
#endif
}

#ifdef __cplusplus
}
#endif

#endif /* OS_ARCH_PORT_COMMON_H */
