
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.10000000000000000000;
3.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_8_8_20_1";
mvm_8_8_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_8_8_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_8_8_20_1' with
	the parameters "8,8,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k8_p8_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k8_p8_b20_g1' with
	the parameters "4,8". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP8 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k8_p8_b20_g1' with
	the parameters "1,8,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col8_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col8_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b20_g1' with
	the parameters "20,8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col8_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE8' with
	the parameters "20,8,3". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE8_LOGSIZE3 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE8_LOGSIZE3 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b20_SIZE8_LOGSIZE3/105 |   8    |   20    |      3       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE8' with
	the parameters "3,7". (HDL-193)

Inferred memory devices in process
	in routine increaser_b3_TOP7 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 519 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b3_TOP7_0'
  Processing 'memory_b20_SIZE8_LOGSIZE3_0'
  Processing 'seqMemory_b20_SIZE8_0'
  Processing 'singlepath_n_row1_n_col8_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP8'
  Processing 'multipath_k8_p8_b20_g1'
  Processing 'mvm_8_8_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   52162.9      1.25     144.8    7706.4                          
    0:00:10   52162.9      1.25     144.8    7706.4                          
    0:00:18   53649.8      0.78      90.4     131.4                          
    0:00:18   53643.4      0.78      90.4     131.4                          
    0:00:18   53643.4      0.78      90.4     131.4                          
    0:00:18   53644.0      0.78      90.4     131.4                          
    0:00:18   53644.0      0.78      90.4     131.4                          
    0:00:22   48803.8      0.84      85.2     131.4                          
    0:00:23   48801.7      0.78      83.1     129.0                          
    0:00:24   48803.3      0.76      80.9     121.7                          
    0:00:24   48808.3      0.73      79.5     114.4                          
    0:00:24   48816.3      0.72      77.9     111.9                          
    0:00:24   48825.4      0.72      76.3     111.9                          
    0:00:25   48832.0      0.70      75.4     109.5                          
    0:00:25   48843.2      0.69      74.7     104.6                          
    0:00:25   48852.2      0.69      73.9     102.2                          
    0:00:26   48858.3      0.68      73.4      99.8                          
    0:00:26   48868.2      0.67      73.1      99.8                          
    0:00:26   48871.9      0.67      72.9      99.8                          
    0:00:26   48875.9      0.66      72.6      97.3                          
    0:00:27   48879.4      0.66      72.4      97.3                          
    0:00:27   48887.3      0.66      72.1      97.3                          
    0:00:27   48461.5      0.66      72.1      97.3                          
    0:00:27   48461.5      0.66      72.1      97.3                          
    0:00:27   48466.3      0.66      72.1      77.9                          
    0:00:28   48471.6      0.66      72.1      58.4                          
    0:00:28   48477.7      0.66      72.1      38.9                          
    0:00:28   48483.8      0.66      72.1      19.5                          
    0:00:28   48489.9      0.66      72.1       0.0                          
    0:00:28   48489.9      0.66      72.1       0.0                          
    0:00:28   48489.9      0.66      72.1       0.0                          
    0:00:28   48489.9      0.66      72.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:28   48489.9      0.66      72.1       0.0                          
    0:00:28   48507.2      0.65      71.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:29   48526.9      0.65      70.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:29   48557.2      0.64      70.0      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:00:29   48573.5      0.64      69.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:29   48598.2      0.64      69.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:29   48630.4      0.63      67.5      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:29   48691.0      0.63      64.6      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:29   48723.0      0.62      63.3      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:29   48756.2      0.61      62.4      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:00:29   48769.0      0.61      62.1      96.9 path/path/path/genblk1.add_in_reg[38]/D
    0:00:29   48795.8      0.60      60.9      96.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:29   48845.3      0.60      58.2     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:29   48872.2      0.59      56.6     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:30   48898.8      0.58      55.3     121.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:30   48911.8      0.57      54.9     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:30   48928.0      0.57      54.5     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:30   48953.8      0.56      53.3     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:30   48974.6      0.55      52.5     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:30   48985.8      0.55      52.3     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:30   49001.7      0.55      51.5     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:30   49011.3      0.54      51.3     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:30   49032.0      0.54      50.6     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:30   49045.3      0.54      50.2     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:30   49072.5      0.53      49.2     121.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:30   49087.1      0.53      48.6     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:30   49106.3      0.53      48.0     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:31   49113.7      0.53      48.0     121.1 path/path/path/genblk1.add_in_reg[38]/D
    0:00:31   49117.4      0.52      47.7     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:31   49124.1      0.52      47.6     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:31   49142.4      0.52      47.2     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:31   49149.6      0.51      47.0     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:31   49162.9      0.51      46.7     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:31   49164.2      0.51      46.7     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:31   49181.3      0.51      46.1     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:31   49194.0      0.50      45.4     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:31   49218.5      0.50      44.7     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:31   49218.2      0.50      44.7     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:31   49235.8      0.50      44.1     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:31   49246.7      0.50      43.4     121.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:00:32   49272.2      0.49      42.8     121.1 path/path/path/genblk1.add_in_reg[39]/D
    0:00:32   49274.6      0.49      42.7     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49285.5      0.49      42.1     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49289.0      0.48      42.0     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49300.2      0.48      41.7     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49306.3      0.48      41.4     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49309.5      0.47      41.3     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49336.1      0.47      40.9     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49340.3      0.47      40.8     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:32   49342.2      0.47      40.6     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:32   49358.2      0.46      40.1     145.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:33   49372.3      0.46      39.6     145.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:33   49402.6      0.46      38.7     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:33   49410.6      0.45      38.5     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:33   49418.5      0.45      38.3     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:33   49452.1      0.45      37.1     145.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:33   49469.1      0.45      36.5     145.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:33   49492.8      0.44      36.1     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:33   49504.7      0.44      36.0     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:33   49526.8      0.44      35.2     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:33   49530.3      0.43      35.1     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:33   49538.0      0.43      34.6     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:33   49538.0      0.43      34.6     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:34   49538.8      0.43      34.5     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:34   49539.8      0.43      34.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:34   49549.1      0.42      34.2     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:34   49550.5      0.42      34.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:34   49552.6      0.42      34.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:34   49558.7      0.42      34.1     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:34   49576.8      0.42      33.5     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:34   49579.2      0.42      33.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:34   49587.2      0.42      33.3     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:34   49602.3      0.42      32.5     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:35   49602.3      0.41      32.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:35   49605.8      0.41      32.3     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:35   49617.2      0.41      31.9     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:35   49624.4      0.40      31.6     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:35   49638.5      0.40      31.4     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:35   49663.5      0.40      31.0     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:35   49672.3      0.40      30.6     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:35   49684.8      0.40      30.5     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:00:35   49699.2      0.40      30.1     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:35   49723.1      0.39      29.2     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:35   49724.4      0.39      29.2     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:35   49740.7      0.39      28.9     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:35   49741.5      0.39      28.9     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:36   49742.0      0.38      28.8     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:36   49754.0      0.38      28.5     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:36   49756.4      0.38      28.5     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:36   49756.4      0.38      28.5     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:36   49756.9      0.38      28.5     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:36   49776.3      0.38      28.1     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:36   49776.0      0.37      28.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:36   49776.8      0.37      28.1     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:36   49776.8      0.37      28.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:36   49778.2      0.37      28.0     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:36   49792.3      0.37      27.4     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:36   49793.9      0.36      27.2     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:36   49795.2      0.36      27.1     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:37   49812.8      0.36      26.4     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:37   49813.6      0.36      26.3     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:37   49832.4      0.36      25.7     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:37   49831.9      0.36      25.7     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:37   49853.7      0.36      25.1     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:37   49863.6      0.36      24.8     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:37   49864.4      0.35      24.8     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:37   49881.9      0.35      24.6     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:37   49896.8      0.35      24.3     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:37   49904.0      0.35      24.1     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:38   49904.8      0.35      24.0     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:38   49906.4      0.35      24.0     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:38   49926.9      0.34      23.4     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:38   49936.7      0.34      23.2     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:38   49948.1      0.34      22.8     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:38   49963.8      0.34      22.3     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:38   49974.0      0.34      22.2     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:38   49988.0      0.33      21.9     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:38   49988.0      0.33      21.9     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:38   49989.6      0.32      21.8     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:38   49998.2      0.32      21.7     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50005.6      0.32      21.4     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50006.4      0.32      21.4     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:39   50006.9      0.32      21.3     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50006.9      0.32      21.2     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50008.5      0.31      21.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50013.3      0.31      21.0     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50014.1      0.31      21.0     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50018.1      0.31      20.9     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50022.1      0.31      20.9     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:39   50026.4      0.30      20.7     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   50026.4      0.30      20.7     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50027.9      0.30      20.7     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:40   50028.2      0.30      20.7     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50033.0      0.30      20.4     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   50037.0      0.30      20.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50039.4      0.30      20.3     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   50039.4      0.30      20.3     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50040.2      0.30      20.3     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   50040.5      0.30      20.2     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   50042.0      0.30      20.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50045.0      0.30      20.0     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:40   50048.7      0.30      19.9     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50050.3      0.30      19.9     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:40   50060.7      0.30      19.7     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:41   50060.1      0.30      19.6     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:41   50060.7      0.30      19.6     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50075.6      0.30      19.5     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50075.6      0.29      19.4     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:41   50075.6      0.29      19.4     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:41   50090.5      0.29      18.9     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:41   50100.6      0.29      18.5     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:41   50101.1      0.29      18.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50101.9      0.29      18.5     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50102.7      0.29      18.5     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:41   50105.1      0.29      18.3     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:41   50105.9      0.29      18.3     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:41   50106.4      0.29      18.3     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50106.4      0.29      18.3     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:42   50106.4      0.29      18.3     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:42   50107.0      0.29      18.3     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:42   50122.1      0.28      18.0     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:42   50134.1      0.28      17.8     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50145.0      0.28      17.6     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:42   50153.0      0.27      17.4     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:43   50164.4      0.27      17.1     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50175.0      0.27      16.9     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:43   50184.1      0.27      16.7     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50197.9      0.26      16.4     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:43   50209.6      0.26      16.2     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50220.5      0.26      16.0     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50231.7      0.26      15.9     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50239.2      0.25      15.6     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50248.5      0.25      15.5     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:43   50267.3      0.25      15.1     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:43   50269.5      0.25      15.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50279.9      0.24      14.9     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50289.4      0.24      14.7     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50300.3      0.24      14.5     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:44   50306.7      0.24      14.5     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50315.8      0.24      14.4     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50323.7      0.24      14.3     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50332.5      0.23      14.1     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50340.0      0.23      14.0     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50351.7      0.23      13.8     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:44   50361.2      0.23      13.6     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50369.2      0.23      13.6     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:44   50376.4      0.22      13.4     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:44   50383.1      0.22      13.3     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50396.1      0.22      13.1     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:45   50404.9      0.22      13.0     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50417.6      0.22      12.9     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50426.4      0.22      12.7     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:45   50437.6      0.21      12.5     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:45   50444.2      0.21      12.5     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50464.7      0.21      12.2     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:45   50470.8      0.21      12.1     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:45   50479.4      0.21      12.0     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:45   50496.6      0.20      11.8     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50504.6      0.20      11.8     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:45   50511.5      0.20      11.6     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50520.6      0.20      11.5     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:45   50532.0      0.20      11.3     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50541.1      0.19      11.3     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:46   50551.4      0.19      11.1     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:46   50561.8      0.19      11.1     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:46   50570.6      0.19      11.0     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:46   50574.8      0.19      10.9     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:46   50585.5      0.19      10.8     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50594.3      0.18      10.7     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:46   50602.2      0.18      10.6     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:46   50606.5      0.18      10.5     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50616.1      0.18      10.3     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50627.0      0.18      10.1     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50634.4      0.17      10.0     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50641.1      0.17       9.9     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:46   50642.7      0.17       9.9     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50651.7      0.17       9.7     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:47   50661.0      0.17       9.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50669.0      0.17       9.3     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:47   50673.8      0.16       9.2     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50682.6      0.16       9.0     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:47   50688.7      0.16       8.9     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50694.8      0.16       8.8     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50696.4      0.16       8.8     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50698.0      0.16       8.8     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50703.6      0.16       8.6     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:47   50707.0      0.16       8.6     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50710.2      0.15       8.5     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:47   50717.7      0.15       8.4     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:47   50724.1      0.15       8.3     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:48   50727.5      0.15       8.2     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50734.4      0.15       8.1     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:48   50737.9      0.15       8.1     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50743.5      0.15       7.9     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50746.9      0.15       7.9     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50747.7      0.14       7.9     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50750.4      0.14       7.8     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:48   50752.0      0.14       7.8     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50758.1      0.14       7.7     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50758.9      0.14       7.7     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:48   50763.4      0.14       7.6     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:48   50766.9      0.14       7.6     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:48   50766.9      0.14       7.6     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50772.5      0.14       7.5     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:49   50773.3      0.14       7.5     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:49   50774.9      0.14       7.4     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50775.7      0.14       7.4     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:49   50775.7      0.14       7.4     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50775.7      0.14       7.4     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:49   50775.7      0.14       7.4     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50776.7      0.14       7.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50779.1      0.14       7.3     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:49   50781.0      0.14       7.3     169.5 path/path/path/genblk1.add_in_reg[39]/D
    0:00:49   50783.4      0.14       7.3     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:50   50783.4      0.14       7.3     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:50   50783.4      0.14       7.2     169.5                          
    0:00:51   50760.5      0.14       7.2     169.5                          
    0:00:51   50755.2      0.14       7.2     169.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51   50755.2      0.14       7.2     169.5                          
    0:00:51   50723.8      0.14       7.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:51   50723.8      0.14       7.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   50725.7      0.14       7.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:52   50726.7      0.14       7.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:52   50726.7      0.14       7.1       0.0                          
    0:00:52   50726.7      0.14       7.1       0.0                          
    0:00:53   50523.2      0.14       7.1       0.0                          
    0:00:53   50504.6      0.14       7.1       0.0                          
    0:00:54   50498.2      0.14       7.1       0.0                          
    0:00:54   50487.6      0.14       7.2       0.0                          
    0:00:54   50483.3      0.14       7.2       0.0                          
    0:00:54   50483.3      0.14       7.2       0.0                          
    0:00:54   50483.1      0.14       7.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   50485.5      0.14       7.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   50561.0      0.13       6.0       0.0                          
    0:00:55   50511.3      0.13       6.0       0.0                          
    0:00:56   50511.0      0.13       6.1       0.0                          
    0:00:56   50511.0      0.13       6.1       0.0                          
    0:00:56   50511.0      0.13       6.1       0.0                          
    0:00:56   50511.0      0.13       6.1       0.0                          
    0:00:56   50511.0      0.13       6.1       0.0                          
    0:00:56   50511.0      0.13       6.1       0.0                          
    0:00:56   50513.1      0.13       6.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50513.7      0.13       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50515.0      0.12       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50515.8      0.12       6.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50520.0      0.12       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50519.0      0.12       6.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50529.1      0.12       5.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:00:56   50529.1      0.12       5.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   50529.6      0.12       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50530.2      0.12       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50530.7      0.12       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50534.9      0.12       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50536.3      0.12       5.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:57   50541.9      0.12       5.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:57   50542.1      0.12       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50543.2      0.12       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50543.2      0.12       5.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50543.2      0.12       5.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:58   50545.1      0.12       5.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:58   50547.4      0.12       5.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:58   50549.6      0.12       5.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:00:58   50549.0      0.12       5.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:58   50550.6      0.12       5.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50553.6      0.11       5.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   50554.9      0.11       5.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50556.5      0.11       5.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   50556.8      0.11       5.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   50556.8      0.11       5.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50556.8      0.11       5.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50559.7      0.11       5.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:59   50561.0      0.11       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50561.0      0.11       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:00:59   50566.1      0.11       5.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:00:59   50566.1      0.11       5.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   50567.7      0.11       5.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   50568.7      0.11       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50570.3      0.11       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50570.3      0.11       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50571.9      0.11       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50572.2      0.11       5.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:00   50573.0      0.11       5.2       0.0                          
    0:01:01   50541.1      0.11       5.2       0.0                          
    0:01:01   50523.8      0.11       5.2       0.0                          
    0:01:01   50496.6      0.11       5.2       0.0                          
    0:01:01   50466.3      0.11       5.2       0.0                          
    0:01:02   50358.3      0.11       5.2       0.0                          
    0:01:02   50274.8      0.11       5.2       0.0                          
    0:01:03   50201.1      0.11       5.2       0.0                          
    0:01:03   50192.6      0.11       5.2       0.0                          
    0:01:03   50191.3      0.11       5.2       0.0                          
    0:01:03   50189.4      0.11       5.2       0.0                          
    0:01:04   50184.4      0.11       5.2       0.0                          
    0:01:04   50173.7      0.11       5.3       0.0                          
    0:01:04   50173.2      0.11       5.3       0.0                          
    0:01:04   50173.2      0.11       5.3       0.0                          
    0:01:04   50173.2      0.11       5.3       0.0                          
    0:01:04   50173.2      0.11       5.3       0.0                          
    0:01:04   50173.2      0.11       5.3       0.0                          
    0:01:04   50173.2      0.11       5.3       0.0                          
    0:01:04   50178.8      0.11       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:04   50180.1      0.11       5.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:05   50179.8      0.11       5.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:05   50179.0      0.11       5.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   50179.0      0.11       5.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   50179.8      0.11       5.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:05   50189.1      0.11       5.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   50196.1      0.11       5.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:05   50207.8      0.11       4.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   50208.0      0.11       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   50209.4      0.11       4.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   50209.4      0.11       4.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:06   50220.0      0.11       4.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   50220.0      0.11       4.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   50220.8      0.11       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   50222.1      0.11       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:07   50222.9      0.11       4.8       0.0                          
    0:01:07   50227.4      0.11       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:07   50227.2      0.11       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:07   50228.2      0.11       4.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:08   50229.8      0.11       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:08   50229.6      0.11       4.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   50229.6      0.11       4.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   50230.4      0.11       4.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   50230.9      0.11       4.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:08   50231.7      0.11       4.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:08   50231.2      0.11       4.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:08   50232.0      0.11       4.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:08   50232.0      0.11       4.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   50232.8      0.11       4.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:09   50233.0      0.11       4.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   50233.8      0.11       4.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   50235.7      0.10       4.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:09   50237.3      0.10       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   50240.7      0.10       4.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   50246.9      0.10       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   50253.0      0.10       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50256.4      0.10       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50262.3      0.10       4.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50266.0      0.10       4.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50273.7      0.10       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50283.0      0.09       4.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50287.8      0.09       4.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   50296.3      0.09       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50304.6      0.09       3.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50311.0      0.09       3.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50319.0      0.09       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50323.7      0.09       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50326.9      0.08       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   50333.3      0.08       3.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   50338.4      0.08       3.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   50343.7      0.08       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50348.5      0.08       3.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   50351.1      0.08       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50357.0      0.08       3.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50360.2      0.08       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50365.2      0.08       3.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   50368.7      0.08       3.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50369.8      0.08       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50377.5      0.08       3.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50380.1      0.08       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50383.6      0.08       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:11   50383.6      0.08       3.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   50387.6      0.07       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50388.4      0.07       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50392.6      0.07       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50395.0      0.07       3.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50400.6      0.07       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50406.2      0.07       3.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50408.6      0.07       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:12   50410.2      0.07       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50414.7      0.07       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50416.3      0.07       3.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50421.6      0.07       2.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50424.0      0.07       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50429.1      0.07       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:12   50433.9      0.07       2.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50437.3      0.07       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50438.9      0.07       2.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   50441.3      0.07       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13   50448.0      0.07       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13   50455.7      0.07       2.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   50458.9      0.07       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50465.8      0.06       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50467.9      0.06       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:13   50471.1      0.06       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50474.0      0.06       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:13   50478.3      0.06       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50478.8      0.06       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50479.6      0.06       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   50481.2      0.06       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50483.9      0.06       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50484.7      0.06       2.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   50487.9      0.06       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:14   50492.9      0.06       2.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   50492.9      0.06       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50494.0      0.06       2.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   50495.3      0.06       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50498.5      0.06       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50501.4      0.06       2.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   50502.2      0.06       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50503.0      0.06       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:14   50503.0      0.06       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50504.4      0.06       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   50504.4      0.06       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50504.1      0.06       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   50506.2      0.06       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50510.2      0.06       2.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   50510.2      0.06       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50512.9      0.06       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50514.5      0.06       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   50517.1      0.06       2.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   50517.4      0.06       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   50518.5      0.06       2.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   50519.0      0.06       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50521.6      0.06       2.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   50521.6      0.06       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50524.8      0.06       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50528.8      0.06       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50528.8      0.06       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:16   50528.3      0.06       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   50530.7      0.06       2.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   50532.3      0.06       2.2       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_8_8_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 4967 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_8_8_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:13:35 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_8_8_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              27064.436065
Buf/Inv area:                     1587.753986
Noncombinational area:           23467.849200
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 50532.285265
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_8_8_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:13:38 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_8_8_20_1           5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   8.8947 mW   (88%)
  Net Switching Power  =   1.1909 mW   (12%)
                         ---------
Total Dynamic Power    =  10.0856 mW  (100%)

Cell Leakage Power     =   1.0420 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.2690e+03          198.3896        3.9159e+05        8.8591e+03  (  79.61%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    625.5306          992.5575        6.5040e+05        2.2685e+03  (  20.39%)
--------------------------------------------------------------------------------------------------
Total          8.8946e+03 uW     1.1909e+03 uW     1.0420e+06 nW     1.1128e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_8_8_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 02:13:38 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[4].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_8_8_20_1       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[4].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[4].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[4].path/path/add_42/A[0] (mac_b20_g1_4_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[4].path/path/add_42/U279/ZN (AND2_X1)      0.04       0.12 f
  path/genblk1[4].path/path/add_42/U1_1/CO (FA_X1)        0.09       0.21 f
  path/genblk1[4].path/path/add_42/U1_2/CO (FA_X1)        0.09       0.30 f
  path/genblk1[4].path/path/add_42/U1_3/CO (FA_X1)        0.10       0.40 f
  path/genblk1[4].path/path/add_42/U91/ZN (NAND2_X1)      0.04       0.44 r
  path/genblk1[4].path/path/add_42/U10/ZN (NAND3_X1)      0.04       0.48 f
  path/genblk1[4].path/path/add_42/U32/ZN (NAND2_X1)      0.03       0.51 r
  path/genblk1[4].path/path/add_42/U16/ZN (NAND3_X1)      0.05       0.55 f
  path/genblk1[4].path/path/add_42/U1/ZN (NAND2_X1)       0.04       0.59 r
  path/genblk1[4].path/path/add_42/U107/ZN (NAND3_X1)     0.03       0.62 f
  path/genblk1[4].path/path/add_42/U187/ZN (NAND2_X1)     0.03       0.66 r
  path/genblk1[4].path/path/add_42/U70/ZN (NAND3_X1)      0.04       0.69 f
  path/genblk1[4].path/path/add_42/U139/ZN (NAND2_X1)     0.04       0.73 r
  path/genblk1[4].path/path/add_42/U75/ZN (NAND3_X1)      0.04       0.76 f
  path/genblk1[4].path/path/add_42/U166/ZN (NAND2_X1)     0.04       0.80 r
  path/genblk1[4].path/path/add_42/U169/ZN (NAND3_X1)     0.04       0.84 f
  path/genblk1[4].path/path/add_42/U243/ZN (NAND2_X1)     0.04       0.87 r
  path/genblk1[4].path/path/add_42/U220/ZN (NAND3_X1)     0.04       0.91 f
  path/genblk1[4].path/path/add_42/U268/ZN (NAND2_X1)     0.04       0.95 r
  path/genblk1[4].path/path/add_42/U271/ZN (NAND3_X1)     0.04       0.98 f
  path/genblk1[4].path/path/add_42/U173/ZN (NAND2_X1)     0.03       1.02 r
  path/genblk1[4].path/path/add_42/U147/ZN (NAND3_X1)     0.04       1.06 f
  path/genblk1[4].path/path/add_42/U203/ZN (NAND2_X1)     0.04       1.09 r
  path/genblk1[4].path/path/add_42/U198/ZN (NAND3_X1)     0.04       1.13 f
  path/genblk1[4].path/path/add_42/U230/ZN (NAND2_X1)     0.03       1.16 r
  path/genblk1[4].path/path/add_42/U233/ZN (NAND3_X1)     0.03       1.19 f
  path/genblk1[4].path/path/add_42/U1_15/CO (FA_X1)       0.09       1.28 f
  path/genblk1[4].path/path/add_42/U1_16/CO (FA_X1)       0.10       1.38 f
  path/genblk1[4].path/path/add_42/U85/ZN (NAND2_X1)      0.04       1.42 r
  path/genblk1[4].path/path/add_42/U8/ZN (NAND3_X1)       0.04       1.46 f
  path/genblk1[4].path/path/add_42/U38/ZN (NAND2_X1)      0.03       1.49 r
  path/genblk1[4].path/path/add_42/U7/ZN (NAND3_X1)       0.05       1.54 f
  path/genblk1[4].path/path/add_42/U2/ZN (NAND2_X1)       0.04       1.57 r
  path/genblk1[4].path/path/add_42/U101/ZN (NAND3_X1)     0.03       1.61 f
  path/genblk1[4].path/path/add_42/U134/ZN (NAND2_X1)     0.03       1.64 r
  path/genblk1[4].path/path/add_42/U72/ZN (NAND3_X1)      0.04       1.67 f
  path/genblk1[4].path/path/add_42/U192/ZN (NAND2_X1)     0.04       1.71 r
  path/genblk1[4].path/path/add_42/U177/ZN (NAND3_X1)     0.04       1.75 f
  path/genblk1[4].path/path/add_42/U236/ZN (NAND2_X1)     0.04       1.78 r
  path/genblk1[4].path/path/add_42/U219/ZN (NAND3_X1)     0.04       1.82 f
  path/genblk1[4].path/path/add_42/U262/ZN (NAND2_X1)     0.04       1.85 r
  path/genblk1[4].path/path/add_42/U176/ZN (NAND3_X1)     0.04       1.89 f
  path/genblk1[4].path/path/add_42/U209/ZN (NAND2_X1)     0.04       1.93 r
  path/genblk1[4].path/path/add_42/U197/ZN (NAND3_X1)     0.04       1.96 f
  path/genblk1[4].path/path/add_42/U224/ZN (NAND2_X1)     0.04       2.00 r
  path/genblk1[4].path/path/add_42/U71/ZN (NAND3_X1)      0.04       2.04 f
  path/genblk1[4].path/path/add_42/U45/ZN (NAND2_X1)      0.04       2.08 r
  path/genblk1[4].path/path/add_42/U79/ZN (NAND3_X1)      0.03       2.11 f
  path/genblk1[4].path/path/add_42/U127/ZN (NAND2_X1)     0.03       2.14 r
  path/genblk1[4].path/path/add_42/U115/ZN (NAND3_X1)     0.04       2.18 f
  path/genblk1[4].path/path/add_42/U160/ZN (NAND2_X1)     0.04       2.22 r
  path/genblk1[4].path/path/add_42/U62/ZN (NAND3_X1)      0.04       2.25 f
  path/genblk1[4].path/path/add_42/U180/ZN (NAND2_X1)     0.04       2.29 r
  path/genblk1[4].path/path/add_42/U13/ZN (NAND3_X1)      0.04       2.32 f
  path/genblk1[4].path/path/add_42/U26/ZN (NAND2_X1)      0.04       2.36 r
  path/genblk1[4].path/path/add_42/U12/ZN (NAND3_X1)      0.04       2.40 f
  path/genblk1[4].path/path/add_42/U121/ZN (NAND2_X1)     0.04       2.43 r
  path/genblk1[4].path/path/add_42/U114/ZN (NAND3_X1)     0.04       2.47 f
  path/genblk1[4].path/path/add_42/U154/ZN (NAND2_X1)     0.04       2.50 r
  path/genblk1[4].path/path/add_42/U157/ZN (NAND3_X1)     0.04       2.54 f
  path/genblk1[4].path/path/add_42/U216/ZN (NAND2_X1)     0.04       2.58 r
  path/genblk1[4].path/path/add_42/U199/ZN (NAND3_X1)     0.04       2.62 f
  path/genblk1[4].path/path/add_42/U46/ZN (NAND2_X1)      0.04       2.66 r
  path/genblk1[4].path/path/add_42/U246/ZN (NAND3_X1)     0.03       2.69 f
  path/genblk1[4].path/path/add_42/U258/ZN (NAND2_X1)     0.03       2.72 r
  path/genblk1[4].path/path/add_42/U196/ZN (NAND3_X1)     0.04       2.76 f
  path/genblk1[4].path/path/add_42/U275/ZN (NAND2_X1)     0.03       2.79 r
  path/genblk1[4].path/path/add_42/U278/ZN (NAND3_X1)     0.03       2.82 f
  path/genblk1[4].path/path/add_42/U1_37/CO (FA_X1)       0.10       2.92 f
  path/genblk1[4].path/path/add_42/U21/ZN (NAND2_X1)      0.03       2.95 r
  path/genblk1[4].path/path/add_42/U23/ZN (NAND3_X1)      0.03       2.99 f
  path/genblk1[4].path/path/add_42/U272/ZN (XNOR2_X1)     0.06       3.04 f
  path/genblk1[4].path/path/add_42/SUM[39] (mac_b20_g1_4_DW01_add_0)
                                                          0.00       3.04 f
  path/genblk1[4].path/path/out[39] (mac_b20_g1_4)        0.00       3.04 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_4)
                                                          0.00       3.04 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_4)
                                                          0.00       3.04 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/U170/ZN (INV_X1)
                                                          0.03       3.07 r
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/U169/ZN (OAI22_X1)
                                                          0.03       3.10 f
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.11 f
  data arrival time                                                  3.11

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       3.10 r
  library setup time                                     -0.05       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 7 nets to module multipath_k8_p8_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
