{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 22:54:19 2015 " "Info: Processing started: Thu May 14 22:54:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off leds_pwm -c leds_pwm --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off leds_pwm -c leds_pwm --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "modra\[8\] " "Info: Detected ripple clock \"modra\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 55 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modra\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zelena\[8\] " "Info: Detected ripple clock \"zelena\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zelena\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz " "Info: Detected ripple clock \"hz\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cervena\[8\] " "Info: Detected ripple clock \"cervena\[8\]\" as buffer" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 48 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cervena\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register prepin2\[5\] register prepin2\[7\] 161.45 MHz 6.194 ns Internal " "Info: Clock \"clk\" has Internal fmax of 161.45 MHz between source register \"prepin2\[5\]\" and destination register \"prepin2\[7\]\" (period= 6.194 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.930 ns + Longest register register " "Info: + Longest register to register delay is 5.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prepin2\[5\] 1 REG LCFF_X15_Y11_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N27; Fanout = 5; REG Node = 'prepin2\[5\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin2[5] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.651 ns) 2.127 ns Add8~2 2 COMB LCCOMB_X20_Y11_N8 1 " "Info: 2: + IC(1.476 ns) + CELL(0.651 ns) = 2.127 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'Add8~2'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { prepin2[5] Add8~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.319 ns) 2.822 ns Add8~3 3 COMB LCCOMB_X20_Y11_N26 3 " "Info: 3: + IC(0.376 ns) + CELL(0.319 ns) = 2.822 ns; Loc. = LCCOMB_X20_Y11_N26; Fanout = 3; COMB Node = 'Add8~3'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { Add8~2 Add8~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.596 ns) 4.800 ns prepin2\[0\]~9 4 COMB LCCOMB_X15_Y11_N16 2 " "Info: 4: + IC(1.382 ns) + CELL(0.596 ns) = 4.800 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; COMB Node = 'prepin2\[0\]~9'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { Add8~3 prepin2[0]~9 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.886 ns prepin2\[1\]~11 5 COMB LCCOMB_X15_Y11_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.886 ns; Loc. = LCCOMB_X15_Y11_N18; Fanout = 2; COMB Node = 'prepin2\[1\]~11'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin2[0]~9 prepin2[1]~11 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.972 ns prepin2\[2\]~13 6 COMB LCCOMB_X15_Y11_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.972 ns; Loc. = LCCOMB_X15_Y11_N20; Fanout = 2; COMB Node = 'prepin2\[2\]~13'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin2[1]~11 prepin2[2]~13 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.058 ns prepin2\[3\]~15 7 COMB LCCOMB_X15_Y11_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.058 ns; Loc. = LCCOMB_X15_Y11_N22; Fanout = 2; COMB Node = 'prepin2\[3\]~15'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin2[2]~13 prepin2[3]~15 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.144 ns prepin2\[4\]~17 8 COMB LCCOMB_X15_Y11_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.144 ns; Loc. = LCCOMB_X15_Y11_N24; Fanout = 2; COMB Node = 'prepin2\[4\]~17'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin2[3]~15 prepin2[4]~17 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.230 ns prepin2\[5\]~19 9 COMB LCCOMB_X15_Y11_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.230 ns; Loc. = LCCOMB_X15_Y11_N26; Fanout = 2; COMB Node = 'prepin2\[5\]~19'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin2[4]~17 prepin2[5]~19 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.316 ns prepin2\[6\]~21 10 COMB LCCOMB_X15_Y11_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.316 ns; Loc. = LCCOMB_X15_Y11_N28; Fanout = 1; COMB Node = 'prepin2\[6\]~21'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin2[5]~19 prepin2[6]~21 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.822 ns prepin2\[7\]~22 11 COMB LCCOMB_X15_Y11_N30 1 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 5.822 ns; Loc. = LCCOMB_X15_Y11_N30; Fanout = 1; COMB Node = 'prepin2\[7\]~22'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { prepin2[6]~21 prepin2[7]~22 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.930 ns prepin2\[7\] 12 REG LCFF_X15_Y11_N31 4 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 5.930 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 4; REG Node = 'prepin2\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { prepin2[7]~22 prepin2[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.696 ns ( 45.46 % ) " "Info: Total cell delay = 2.696 ns ( 45.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.234 ns ( 54.54 % ) " "Info: Total interconnect delay = 3.234 ns ( 54.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { prepin2[5] Add8~2 Add8~3 prepin2[0]~9 prepin2[1]~11 prepin2[2]~13 prepin2[3]~15 prepin2[4]~17 prepin2[5]~19 prepin2[6]~21 prepin2[7]~22 prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { prepin2[5] {} Add8~2 {} Add8~3 {} prepin2[0]~9 {} prepin2[1]~11 {} prepin2[2]~13 {} prepin2[3]~15 {} prepin2[4]~17 {} prepin2[5]~19 {} prepin2[6]~21 {} prepin2[7]~22 {} prepin2[7] {} } { 0.000ns 1.476ns 0.376ns 1.382ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.651ns 0.319ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.565 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns hz 2 REG LCFF_X3_Y6_N21 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 4.057 ns hz~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.126 ns) + CELL(0.000 ns) = 4.057 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.565 ns prepin2\[7\] 4 REG LCFF_X15_Y11_N31 4 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.565 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 4; REG Node = 'prepin2\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { hz~clkctrl prepin2[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.16 % ) " "Info: Total cell delay = 2.736 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.829 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.565 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns hz 2 REG LCFF_X3_Y6_N21 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 4.057 ns hz~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.126 ns) + CELL(0.000 ns) = 4.057 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.565 ns prepin2\[5\] 4 REG LCFF_X15_Y11_N27 5 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.565 ns; Loc. = LCFF_X15_Y11_N27; Fanout = 5; REG Node = 'prepin2\[5\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { hz~clkctrl prepin2[5] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.16 % ) " "Info: Total cell delay = 2.736 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.829 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[5] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[5] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[5] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[5] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { prepin2[5] Add8~2 Add8~3 prepin2[0]~9 prepin2[1]~11 prepin2[2]~13 prepin2[3]~15 prepin2[4]~17 prepin2[5]~19 prepin2[6]~21 prepin2[7]~22 prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { prepin2[5] {} Add8~2 {} Add8~3 {} prepin2[0]~9 {} prepin2[1]~11 {} prepin2[2]~13 {} prepin2[3]~15 {} prepin2[4]~17 {} prepin2[5]~19 {} prepin2[6]~21 {} prepin2[7]~22 {} prepin2[7] {} } { 0.000ns 1.476ns 0.376ns 1.382ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.651ns 0.319ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[5] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[5] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "prepin2\[7\] green~reg0 clk 832 ps " "Info: Found hold time violation between source  pin or register \"prepin2\[7\]\" and destination pin or register \"green~reg0\" for clock \"clk\" (Hold time is 832 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.029 ns + Largest " "Info: + Largest clock skew is 2.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.594 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.970 ns) 3.638 ns zelena\[8\] 2 REG LCFF_X20_Y10_N15 2 " "Info: 2: + IC(1.568 ns) + CELL(0.970 ns) = 3.638 ns; Loc. = LCFF_X20_Y10_N15; Fanout = 2; REG Node = 'zelena\[8\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { clk zelena[8] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(0.000 ns) 6.082 ns zelena\[8\]~clkctrl 3 COMB CLKCTRL_G6 9 " "Info: 3: + IC(2.444 ns) + CELL(0.000 ns) = 6.082 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'zelena\[8\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { zelena[8] zelena[8]~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 7.594 ns green~reg0 4 REG LCFF_X15_Y11_N15 1 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 7.594 ns; Loc. = LCFF_X15_Y11_N15; Fanout = 1; REG Node = 'green~reg0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.03 % ) " "Info: Total cell delay = 2.736 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.858 ns ( 63.97 % ) " "Info: Total interconnect delay = 4.858 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.568ns 2.444ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.565 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns hz 2 REG LCFF_X3_Y6_N21 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 4.057 ns hz~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.126 ns) + CELL(0.000 ns) = 4.057 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.565 ns prepin2\[7\] 4 REG LCFF_X15_Y11_N31 4 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 5.565 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 4; REG Node = 'prepin2\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { hz~clkctrl prepin2[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.16 % ) " "Info: Total cell delay = 2.736 ns ( 49.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 50.84 % ) " "Info: Total interconnect delay = 2.829 ns ( 50.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.568ns 2.444ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.199 ns - Shortest register register " "Info: - Shortest register to register delay is 1.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prepin2\[7\] 1 REG LCFF_X15_Y11_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N31; Fanout = 4; REG Node = 'prepin2\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin2[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.624 ns) 1.091 ns LessThan2~14 2 COMB LCCOMB_X15_Y11_N14 1 " "Info: 2: + IC(0.467 ns) + CELL(0.624 ns) = 1.091 ns; Loc. = LCCOMB_X15_Y11_N14; Fanout = 1; COMB Node = 'LessThan2~14'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { prepin2[7] LessThan2~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "//room1/38/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.199 ns green~reg0 3 REG LCFF_X15_Y11_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.199 ns; Loc. = LCFF_X15_Y11_N15; Fanout = 1; REG Node = 'green~reg0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LessThan2~14 green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 61.05 % ) " "Info: Total cell delay = 0.732 ns ( 61.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.467 ns ( 38.95 % ) " "Info: Total interconnect delay = 0.467 ns ( 38.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { prepin2[7] LessThan2~14 green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "1.199 ns" { prepin2[7] {} LessThan2~14 {} green~reg0 {} } { 0.000ns 0.467ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.568ns 2.444ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { clk hz hz~clkctrl prepin2[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.842ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { prepin2[7] LessThan2~14 green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "1.199 ns" { prepin2[7] {} LessThan2~14 {} green~reg0 {} } { 0.000ns 0.467ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "stat1 blue_b clk 5.696 ns register " "Info: tsu for register \"stat1\" (data pin = \"blue_b\", clock pin = \"clk\") is 5.696 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.311 ns + Longest pin register " "Info: + Longest pin to register delay is 11.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns blue_b 1 PIN PIN_142 3 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_142; Fanout = 3; PIN Node = 'blue_b'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_b } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.030 ns) + CELL(0.651 ns) 10.635 ns stat1~0 2 COMB LCCOMB_X20_Y11_N6 1 " "Info: 2: + IC(9.030 ns) + CELL(0.651 ns) = 10.635 ns; Loc. = LCCOMB_X20_Y11_N6; Fanout = 1; COMB Node = 'stat1~0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.681 ns" { blue_b stat1~0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 11.203 ns stat1~1 3 COMB LCCOMB_X20_Y11_N24 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 11.203 ns; Loc. = LCCOMB_X20_Y11_N24; Fanout = 1; COMB Node = 'stat1~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { stat1~0 stat1~1 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.311 ns stat1 4 REG LCFF_X20_Y11_N25 18 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 11.311 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 18; REG Node = 'stat1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stat1~1 stat1 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 16.97 % ) " "Info: Total cell delay = 1.919 ns ( 16.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.392 ns ( 83.03 % ) " "Info: Total interconnect delay = 9.392 ns ( 83.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.311 ns" { blue_b stat1~0 stat1~1 stat1 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "11.311 ns" { blue_b {} blue_b~combout {} stat1~0 {} stat1~1 {} stat1 {} } { 0.000ns 0.000ns 9.030ns 0.362ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.575 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns hz 2 REG LCFF_X3_Y6_N21 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 4.057 ns hz~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.126 ns) + CELL(0.000 ns) = 4.057 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 5.575 ns stat1 4 REG LCFF_X20_Y11_N25 18 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 5.575 ns; Loc. = LCFF_X20_Y11_N25; Fanout = 18; REG Node = 'stat1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { hz~clkctrl stat1 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.08 % ) " "Info: Total cell delay = 2.736 ns ( 49.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.839 ns ( 50.92 % ) " "Info: Total interconnect delay = 2.839 ns ( 50.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { clk hz hz~clkctrl stat1 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1 {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.311 ns" { blue_b stat1~0 stat1~1 stat1 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "11.311 ns" { blue_b {} blue_b~combout {} stat1~0 {} stat1~1 {} stat1 {} } { 0.000ns 0.000ns 9.030ns 0.362ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.206ns 0.108ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.575 ns" { clk hz hz~clkctrl stat1 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.575 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1 {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.852ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk green green~reg0 13.261 ns register " "Info: tco from clock \"clk\" to destination pin \"green\" through register \"green~reg0\" is 13.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.594 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.970 ns) 3.638 ns zelena\[8\] 2 REG LCFF_X20_Y10_N15 2 " "Info: 2: + IC(1.568 ns) + CELL(0.970 ns) = 3.638 ns; Loc. = LCFF_X20_Y10_N15; Fanout = 2; REG Node = 'zelena\[8\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { clk zelena[8] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.444 ns) + CELL(0.000 ns) 6.082 ns zelena\[8\]~clkctrl 3 COMB CLKCTRL_G6 9 " "Info: 3: + IC(2.444 ns) + CELL(0.000 ns) = 6.082 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'zelena\[8\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { zelena[8] zelena[8]~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 7.594 ns green~reg0 4 REG LCFF_X15_Y11_N15 1 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 7.594 ns; Loc. = LCFF_X15_Y11_N15; Fanout = 1; REG Node = 'green~reg0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.03 % ) " "Info: Total cell delay = 2.736 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.858 ns ( 63.97 % ) " "Info: Total interconnect delay = 4.858 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.568ns 2.444ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.363 ns + Longest register pin " "Info: + Longest register to pin delay is 5.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns green~reg0 1 REG LCFF_X15_Y11_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N15; Fanout = 1; REG Node = 'green~reg0'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { green~reg0 } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 180 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.127 ns) + CELL(3.236 ns) 5.363 ns green 2 PIN PIN_139 0 " "Info: 2: + IC(2.127 ns) + CELL(3.236 ns) = 5.363 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'green'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { green~reg0 green } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 60.34 % ) " "Info: Total cell delay = 3.236 ns ( 60.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.127 ns ( 39.66 % ) " "Info: Total interconnect delay = 2.127 ns ( 39.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { green~reg0 green } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.363 ns" { green~reg0 {} green {} } { 0.000ns 2.127ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { clk zelena[8] zelena[8]~clkctrl green~reg0 } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { clk {} clk~combout {} zelena[8] {} zelena[8]~clkctrl {} green~reg0 {} } { 0.000ns 0.000ns 1.568ns 2.444ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { green~reg0 green } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.363 ns" { green~reg0 {} green {} } { 0.000ns 2.127ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "prepin0\[7\] reset clk -1.933 ns register " "Info: th for register \"prepin0\[7\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.933 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.573 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.970 ns) 2.931 ns hz 2 REG LCFF_X3_Y6_N21 2 " "Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 2; REG Node = 'hz'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clk hz } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.000 ns) 4.057 ns hz~clkctrl 3 COMB CLKCTRL_G0 30 " "Info: 3: + IC(1.126 ns) + CELL(0.000 ns) = 4.057 ns; Loc. = CLKCTRL_G0; Fanout = 30; COMB Node = 'hz~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { hz hz~clkctrl } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 5.573 ns prepin0\[7\] 4 REG LCFF_X9_Y11_N27 4 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 5.573 ns; Loc. = LCFF_X9_Y11_N27; Fanout = 4; REG Node = 'prepin0\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { hz~clkctrl prepin0[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.09 % ) " "Info: Total cell delay = 2.736 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.837 ns ( 50.91 % ) " "Info: Total interconnect delay = 2.837 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { clk hz hz~clkctrl prepin0[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.573 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin0[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.812 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 60 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 60; PIN Node = 'reset'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.187 ns) + CELL(0.660 ns) 7.812 ns prepin0\[7\] 2 REG LCFF_X9_Y11_N27 4 " "Info: 2: + IC(6.187 ns) + CELL(0.660 ns) = 7.812 ns; Loc. = LCFF_X9_Y11_N27; Fanout = 4; REG Node = 'prepin0\[7\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.847 ns" { reset prepin0[7] } "NODE_NAME" } } { "leds_pwm.vhd" "" { Text "//room1/38/CST - 3led_pwm/leds_pwm.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 20.80 % ) " "Info: Total cell delay = 1.625 ns ( 20.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.187 ns ( 79.20 % ) " "Info: Total interconnect delay = 6.187 ns ( 79.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.812 ns" { reset prepin0[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.812 ns" { reset {} reset~combout {} prepin0[7] {} } { 0.000ns 0.000ns 6.187ns } { 0.000ns 0.965ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.573 ns" { clk hz hz~clkctrl prepin0[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.573 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin0[7] {} } { 0.000ns 0.000ns 0.861ns 1.126ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.812 ns" { reset prepin0[7] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.812 ns" { reset {} reset~combout {} prepin0[7] {} } { 0.000ns 0.000ns 6.187ns } { 0.000ns 0.965ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 22:54:21 2015 " "Info: Processing ended: Thu May 14 22:54:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
