
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003566                       # Number of seconds simulated
sim_ticks                                  3566262813                       # Number of ticks simulated
final_tick                               533137607067                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139823                       # Simulator instruction rate (inst/s)
host_op_rate                                   181082                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 125907                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923120                       # Number of bytes of host memory used
host_seconds                                 28324.47                       # Real time elapsed on the host
sim_insts                                  3960407809                       # Number of instructions simulated
sim_ops                                    5129039831                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       226688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       195968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       232064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::total               779520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       221184                       # Number of bytes written to this memory
system.physmem.bytes_written::total            221184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1771                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1813                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6090                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1728                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1728                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1543352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63564581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1579244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54950521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1399785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     65072041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1399785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29072451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               218581759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1543352                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1579244                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1399785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1399785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5922166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          62021228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               62021228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          62021228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1543352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63564581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1579244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54950521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1399785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     65072041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1399785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29072451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              280602988                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8552190                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085170                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531404                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206279                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1251401                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193882                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300253                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8816                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16786588                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085170                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494135                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037537                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        696575                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634338                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8441174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.440778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4844812     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354023      4.19%     61.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336147      3.98%     65.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315419      3.74%     69.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          262174      3.11%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189109      2.24%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134847      1.60%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210010      2.49%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794633     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8441174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360746                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.962841                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475780                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       662974                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436679                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41518                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824220                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497228                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19960162                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10399                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824220                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657786                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         310601                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73187                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289501                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285876                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364329                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155275                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26847606                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90207220                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90207220                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10052436                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3573                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1855                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           697151                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23610                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414334                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18046887                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608973                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23242                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17458563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          212                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8441174                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.730680                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2962584     35.10%     35.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711706     20.28%     55.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353165     16.03%     71.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815997      9.67%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835589      9.90%     90.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380417      4.51%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243710      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67803      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70203      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8441174                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64181     58.24%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21569     19.57%     77.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24459     22.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014363     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200631      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544059     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848326      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608973                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.708214                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110209                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007544                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37792568                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23764759                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14719182                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45632                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          408                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233107                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824220                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         224624                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13935                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18050354                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899009                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015078                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1844                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1384                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122020                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116507                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238527                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366586                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465982                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242384                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300974                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018519                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834992                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.679872                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246247                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235744                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203278                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24905975                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664573                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369521                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5811960                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205445                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7616954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606835                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117787                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3027774     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048911     26.90%     66.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850261     11.16%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429755      5.64%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450822      5.92%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226278      2.97%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155029      2.04%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89351      1.17%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338773      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7616954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338773                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25329176                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36927036                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 111016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.855219                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.855219                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169291                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169291                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64939840                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19479809                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18723508                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8552190                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071439                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2675043                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201938                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1546797                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1483429                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217283                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6209                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3743925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17039016                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071439                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1700712                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3613382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         937377                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        357990                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1841089                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8449487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.328011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4836105     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643904      7.62%     64.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          318598      3.77%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237078      2.81%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198300      2.35%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169326      2.00%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59030      0.70%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213010      2.52%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1774136     21.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8449487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359141                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.992357                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3877370                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       332584                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3490781                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17606                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        731142                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340050                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3074                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19076578                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4639                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        731142                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4038408                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         139058                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        42699                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3345743                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       152433                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18475595                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76863                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62057                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24496456                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84162813                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84162813                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16110075                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8386299                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2328                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1243                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           390534                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2810257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       645406                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8027                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       147998                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17385761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14826835                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19968                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4984338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13624750                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8449487                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754762                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.863355                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3008045     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1819987     21.54%     57.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       886976     10.50%     67.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1064718     12.60%     80.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       816880      9.67%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513729      6.08%     95.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222582      2.63%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65475      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51095      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8449487                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63171     72.82%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13435     15.49%     88.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10149     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11645568     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118788      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1085      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2520927     17.00%     96.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       540467      3.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14826835                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.733689                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86755                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005851                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38209876                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22372544                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14317863                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14913590                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24043                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       782832                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168390                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        731142                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          75968                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7413                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17388095                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68120                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2810257                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       645406                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1230                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118408                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221278                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14507634                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2412267                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319197                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2937813                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2172762                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            525546                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.696365                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14344691                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14317863                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8627481                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21320301                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.674175                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404660                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10788744                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12279304                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5108853                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2214                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200051                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7718345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.590924                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.298057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3576495     46.34%     46.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1659762     21.50%     67.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900885     11.67%     79.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329254      4.27%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       281522      3.65%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124109      1.61%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       303003      3.93%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81161      1.05%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       462154      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7718345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10788744                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12279304                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2504436                       # Number of memory references committed
system.switch_cpus1.commit.loads              2027420                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1919646                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10726258                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167734                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       462154                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24644244                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35508506                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 102703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10788744                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12279304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10788744                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.792696                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.792696                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.261518                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.261518                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67145544                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18805491                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19645017                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2208                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8552190                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3143835                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2549137                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213588                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1298967                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1234005                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          334442                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9271                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3286726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17315218                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3143835                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1568447                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3653989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1123512                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        567216                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1617441                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8412987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.537933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4758998     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          228341      2.71%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259580      3.09%     62.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          473813      5.63%     68.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          215399      2.56%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328056      3.90%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178642      2.12%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          152338      1.81%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1817820     21.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8412987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367606                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.024653                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3469585                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       518558                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3486560                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35314                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        902967                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       535415                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3198                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20611213                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4799                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        902967                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3659086                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         137204                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       121323                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3328133                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       264267                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19800939                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3774                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        142099                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          814                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27723086                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92231185                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92231185                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17060170                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10662907                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4173                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2516                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           677617                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1846182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       944350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13510                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       290742                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18597976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14979298                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29323                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6274578                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18778895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8412987                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780497                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.924899                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2933300     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1789362     21.27%     56.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1212976     14.42%     70.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       845390     10.05%     80.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       709782      8.44%     89.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       382321      4.54%     93.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377046      4.48%     98.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87675      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75135      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8412987                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108462     76.39%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15360     10.82%     87.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18156     12.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12486988     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211845      1.41%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1492959      9.97%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       785856      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14979298                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751516                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141980                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009478                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38542886                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24876873                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14545268                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15121278                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29056                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       720859                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239144                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        902967                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          56948                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8793                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18602140                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1846182                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       944350                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2480                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          166                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248824                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14695944                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1393644                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       283354                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2148201                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2081572                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            754557                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.718384                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14556788                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14545268                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9519850                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26706023                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700765                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356468                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9999403                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12281280                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6320923                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216304                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7510020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.635319                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163578                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2950655     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2051788     27.32%     66.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       841653     11.21%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       419972      5.59%     83.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       428675      5.71%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       168031      2.24%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183788      2.45%     93.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94977      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370481      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7510020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9999403                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12281280                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1830529                       # Number of memory references committed
system.switch_cpus2.commit.loads              1125323                       # Number of loads committed
system.switch_cpus2.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1765676                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11064469                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249899                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370481                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25741573                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38108197                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 139203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9999403                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12281280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9999403                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855270                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855270                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.169221                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.169221                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66066884                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20103885                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19072097                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8552190                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3233319                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2634339                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       214583                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1341819                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1257023                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          345635                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9559                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3332716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17677024                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3233319                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1602658                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3702625                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1154817                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        475326                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1635695                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        92992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8447803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.591501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.375106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4745178     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          257687      3.05%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270045      3.20%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          426111      5.04%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          199407      2.36%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          283700      3.36%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          192143      2.27%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          140858      1.67%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1932674     22.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8447803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.378069                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.066959                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3509707                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       429552                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3542771                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        29755                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        936017                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       548357                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1122                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21114126                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4230                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        936017                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3686559                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         103573                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        97225                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3393807                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       230614                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20354328                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        133658                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        67673                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28497431                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94905879                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94905879                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17392518                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11104856                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3498                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           602053                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1893444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       979965                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10603                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       358839                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19075677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15153847                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27502                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6566664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20281581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8447803                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.793821                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.929144                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2905772     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1831193     21.68%     56.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1216519     14.40%     70.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       809834      9.59%     80.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       736442      8.72%     88.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413751      4.90%     93.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       373241      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82263      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78788      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8447803                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         113645     77.98%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16103     11.05%     89.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15995     10.97%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12647158     83.46%     83.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       201611      1.33%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1504942      9.93%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       798425      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15153847                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.771926                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             145743                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009618                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38928736                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25645972                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14722008                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15299590                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21595                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       754913                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       259174                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        936017                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          62168                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12932                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19079191                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        48907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1893444                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       979965                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1775                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249941                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14881327                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1404298                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       272514                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2175284                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2114652                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            770986                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740060                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14733056                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14722008                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9662437                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27472554                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.721431                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351712                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10135546                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12479693                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6599495                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216504                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7511786                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.661348                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.174890                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2854449     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2135444     28.43%     66.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       849129     11.30%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       426133      5.67%     83.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       393513      5.24%     88.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       180600      2.40%     91.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       194750      2.59%     93.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100104      1.33%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       377664      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7511786                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10135546                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12479693                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859315                       # Number of memory references committed
system.switch_cpus3.commit.loads              1138528                       # Number of loads committed
system.switch_cpus3.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1801972                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11242449                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       257337                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       377664                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26213141                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39095501                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 104387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10135546                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12479693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10135546                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843782                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843782                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185140                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185140                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66821136                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20414250                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19442475                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3472                       # number of misc regfile writes
system.l2.replacements                           6090                       # number of replacements
system.l2.tagsinuse                      32762.686608                       # Cycle average of tags in use
system.l2.total_refs                          1314708                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38853                       # Sample count of references to valid blocks.
system.l2.avg_refs                          33.838005                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           431.454568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.321718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    878.595608                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.751456                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    795.536360                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     34.570232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    912.176349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     35.652128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    414.602977                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8558.679467                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8269.864630                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7416.813539                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4936.667575                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.026813                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.027837                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001088                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012653                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.261190                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.252376                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.226343                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.150655                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999838                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8601                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4125                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5731                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3695                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22163                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6038                       # number of Writeback hits
system.l2.Writeback_hits::total                  6038                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   186                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8649                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5793                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3747                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22349                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8649                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4149                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5793                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3747                       # number of overall hits
system.l2.overall_hits::total                   22349                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1771                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1531                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1813                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          810                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6090                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1771                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1531                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1813                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          810                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6090                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1771                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1531                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1813                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          810                       # number of overall misses
system.l2.overall_misses::total                  6090                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1921023                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     85404728                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1975692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     70647072                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1767178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     82483419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1989109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     37288343                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       283476564                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1921023                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     85404728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1975692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     70647072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1767178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     82483419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1989109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     37288343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        283476564                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1921023                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     85404728                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1975692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     70647072                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1767178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     82483419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1989109                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     37288343                       # number of overall miss cycles
system.l2.overall_miss_latency::total       283476564                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28253                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6038                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6038                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               186                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5680                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7606                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4557                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28439                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5680                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7606                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4557                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28439                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.170748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.270686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.240323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.179800                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215552                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.169962                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.269542                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.238364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.177749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214143                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.169962                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.269542                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.238364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.177749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214143                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44674.953488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48224.013552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44902.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46144.397126                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45312.256410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45495.542747                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 51002.794872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46034.991358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46547.875862                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44674.953488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48224.013552                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44902.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46144.397126                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45312.256410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45495.542747                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 51002.794872                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46034.991358                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46547.875862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44674.953488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48224.013552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44902.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46144.397126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45312.256410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45495.542747                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 51002.794872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46034.991358                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46547.875862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1728                       # number of writebacks
system.l2.writebacks::total                      1728                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1771                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1531                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1813                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          810                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6090                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6090                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1676004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     75250001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1723344                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     61790997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1543987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     72011051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1768628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     32605950                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    248369962                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1676004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     75250001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1723344                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     61790997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1543987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     72011051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1768628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     32605950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    248369962                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1676004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     75250001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1723344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     61790997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1543987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     72011051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1768628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     32605950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    248369962                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.170748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.270686                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.240323                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179800                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215552                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.169962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.269542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.238364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.177749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214143                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.169962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.269542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.238364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.177749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214143                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38976.837209                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42490.119142                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39166.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40359.893534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39589.410256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39719.277992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45349.435897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40254.259259                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40783.244992                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38976.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42490.119142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39166.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40359.893534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39589.410256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39719.277992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 45349.435897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40254.259259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40783.244992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38976.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42490.119142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39166.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40359.893534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39589.410256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39719.277992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 45349.435897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40254.259259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40783.244992                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               577.757114                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642971                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712210.206838                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.260770                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.496344                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062918                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862975                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925893                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634277                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634277                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634277                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3326257                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3326257                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3326257                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3326257                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3326257                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3326257                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634338                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634338                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634338                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634338                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54528.803279                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54528.803279                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54528.803279                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54528.803279                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54528.803279                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54528.803279                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           17                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           17                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2495291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2495291                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2495291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2495291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2495291                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2495291                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56711.159091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56711.159091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56711.159091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56711.159091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56711.159091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56711.159091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10420                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374438                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10676                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16333.311915                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.221805                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.778195                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899304                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100696                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129715                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129715                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1707                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1707                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908201                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908201                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908201                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908201                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37085                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37244                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37244                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37244                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37244                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1115740475                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1115740475                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4621237                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4621237                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1120361712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1120361712                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1120361712                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1120361712                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945445                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945445                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945445                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945445                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031784                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031784                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019144                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019144                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019144                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019144                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30086.031414                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30086.031414                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29064.383648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29064.383648                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30081.669853                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30081.669853                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30081.669853                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30081.669853                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1762                       # number of writebacks
system.cpu0.dcache.writebacks::total             1762                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26713                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26713                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26824                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26824                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26824                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10372                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10372                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10420                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10420                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10420                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    183474349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    183474349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       955599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       955599                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    184429948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    184429948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    184429948                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    184429948                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17689.389607                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17689.389607                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19908.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19908.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17699.611132                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17699.611132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17699.611132                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17699.611132                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               557.986712                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913282344                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1613573.045936                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.211496                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.775216                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069249                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824960                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894209                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1841035                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1841035                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1841035                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1841035                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1841035                       # number of overall hits
system.cpu1.icache.overall_hits::total        1841035                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2837094                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2837094                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2837094                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2837094                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2837094                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2837094                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1841089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1841089                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1841089                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1841089                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1841089                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1841089                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52538.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52538.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52538.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52538.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52538.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52538.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2481638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2481638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2481638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2481638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2481638                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2481638                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51700.791667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51700.791667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51700.791667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51700.791667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51700.791667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51700.791667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5680                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206880590                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5936                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34851.851415                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.136033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.863967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.801313                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.198687                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2195142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2195142                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474667                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474667                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1211                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1211                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1104                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1104                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2669809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2669809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2669809                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2669809                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17506                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17506                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17578                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17578                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17578                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17578                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    644873899                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    644873899                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2559131                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2559131                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    647433030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    647433030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    647433030                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    647433030                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2212648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2212648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1104                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2687387                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2687387                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2687387                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2687387                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007912                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007912                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006541                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006541                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006541                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006541                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36837.307152                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36837.307152                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35543.486111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35543.486111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36832.007623                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36832.007623                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36832.007623                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36832.007623                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1150                       # number of writebacks
system.cpu1.dcache.writebacks::total             1150                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11850                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11850                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11898                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11898                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11898                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11898                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5656                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5680                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5680                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    112483814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    112483814                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       594887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       594887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    113078701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    113078701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    113078701                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    113078701                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19887.520156                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19887.520156                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24786.958333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24786.958333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19908.222007                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19908.222007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19908.222007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19908.222007                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.385301                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006661631                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1954682.778641                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.385301                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061515                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817925                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1617385                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1617385                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1617385                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1617385                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1617385                       # number of overall hits
system.cpu2.icache.overall_hits::total        1617385                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2830698                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2830698                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2830698                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2830698                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2830698                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2830698                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1617441                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1617441                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1617441                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1617441                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1617441                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1617441                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50548.178571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50548.178571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50548.178571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50548.178571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50548.178571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50548.178571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2216611                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2216611                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2216611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2216611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2216611                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2216611                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51549.093023                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51549.093023                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 51549.093023                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51549.093023                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 51549.093023                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51549.093023                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7606                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165348012                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7862                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21031.291274                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.226851                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.773149                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887605                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112395                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1086859                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1086859                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       701540                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        701540                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2414                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2414                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1681                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1788399                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1788399                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1788399                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1788399                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14802                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14802                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          231                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          231                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15033                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15033                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15033                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15033                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    448474587                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    448474587                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10217275                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10217275                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    458691862                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    458691862                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    458691862                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    458691862                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1101661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1101661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       701771                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701771                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1803432                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1803432                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1803432                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1803432                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013436                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013436                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000329                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000329                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008336                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30298.242602                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30298.242602                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 44230.627706                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44230.627706                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30512.330340                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30512.330340                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30512.330340                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30512.330340                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2115                       # number of writebacks
system.cpu2.dcache.writebacks::total             2115                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7258                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7258                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          169                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7427                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7427                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7544                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7544                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7606                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7606                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7606                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7606                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    147861411                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    147861411                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1906002                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1906002                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    149767413                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    149767413                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    149767413                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    149767413                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006848                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19599.868902                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19599.868902                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 30741.967742                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30741.967742                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19690.693268                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19690.693268                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19690.693268                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19690.693268                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               499.511223                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004684206                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1997384.107356                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.511223                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060114                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.800499                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1635643                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1635643                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1635643                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1635643                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1635643                       # number of overall hits
system.cpu3.icache.overall_hits::total        1635643                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3151804                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3151804                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3151804                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3151804                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3151804                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3151804                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1635695                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1635695                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1635695                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1635695                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1635695                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1635695                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60611.615385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60611.615385                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60611.615385                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60611.615385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60611.615385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60611.615385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2459636                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2459636                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2459636                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2459636                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2459636                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2459636                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 59991.121951                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59991.121951                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 59991.121951                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59991.121951                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 59991.121951                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59991.121951                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4557                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153826422                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4813                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31960.611261                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.822930                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.177070                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882121                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117879                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1099423                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1099423                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717132                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717132                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1737                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1736                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1816555                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1816555                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1816555                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1816555                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11381                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11381                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          166                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11547                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11547                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11547                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11547                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    364589468                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    364589468                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5246639                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5246639                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    369836107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    369836107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    369836107                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    369836107                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1110804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1110804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       717298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       717298                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1828102                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1828102                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1828102                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1828102                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010246                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010246                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000231                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006316                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006316                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006316                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006316                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32034.923820                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32034.923820                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 31606.259036                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31606.259036                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32028.761323                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32028.761323                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32028.761323                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32028.761323                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1011                       # number of writebacks
system.cpu3.dcache.writebacks::total             1011                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6876                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6876                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          114                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6990                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6990                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6990                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6990                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4505                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4505                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4557                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4557                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4557                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4557                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     74707372                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     74707372                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1122884                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1122884                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     75830256                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     75830256                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     75830256                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     75830256                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004056                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002493                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002493                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16583.212431                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16583.212431                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21593.923077                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21593.923077                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16640.389730                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16640.389730                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16640.389730                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16640.389730                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
