

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Thu May 30 11:14:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spmv_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_spmv_Pipeline_spmv_2_fu_94  |spmv_Pipeline_spmv_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_1  |        ?|        ?|         ?|          -|          -|   494|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|    1141|    1231|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      34|    -|
|Register         |        -|     -|      88|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    14|    1229|    1297|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+----+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+----+------+------+-----+
    |grp_spmv_Pipeline_spmv_2_fu_94  |spmv_Pipeline_spmv_2  |        0|  14|  1141|  1231|    0|
    +--------------------------------+----------------------+---------+----+------+------+-----+
    |Total                           |                      |        0|  14|  1141|  1231|    0|
    +--------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_123_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln12_fu_117_p2  |      icmp|   0|  0|  16|           9|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          18|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          6|    1|          6|
    |i_fu_48    |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  34|          8|   10|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   5|   0|    5|          0|
    |grp_spmv_Pipeline_spmv_2_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_48                                      |   9|   0|    9|          0|
    |tmp_begin_reg_183                            |  32|   0|   32|          0|
    |tmp_end_reg_188                              |  32|   0|   32|          0|
    |zext_ln12_reg_168                            |   9|   0|   64|         55|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |  88|   0|  143|         55|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|           spmv|  return value|
|val_r_address0          |  out|   11|   ap_memory|          val_r|         array|
|val_r_ce0               |  out|    1|   ap_memory|          val_r|         array|
|val_r_q0                |   in|   64|   ap_memory|          val_r|         array|
|cols_address0           |  out|   11|   ap_memory|           cols|         array|
|cols_ce0                |  out|    1|   ap_memory|           cols|         array|
|cols_q0                 |   in|   32|   ap_memory|           cols|         array|
|rowDelimiters_address0  |  out|    9|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_ce0       |  out|    1|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_q0        |   in|   32|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_address1  |  out|    9|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_ce1       |  out|    1|   ap_memory|  rowDelimiters|         array|
|rowDelimiters_q1        |   in|   32|   ap_memory|  rowDelimiters|         array|
|vec_address0            |  out|    9|   ap_memory|            vec|         array|
|vec_ce0                 |  out|    1|   ap_memory|            vec|         array|
|vec_q0                  |   in|   64|   ap_memory|            vec|         array|
|out_r_address0          |  out|    9|   ap_memory|          out_r|         array|
|out_r_ce0               |  out|    1|   ap_memory|          out_r|         array|
|out_r_we0               |  out|    1|   ap_memory|          out_r|         array|
|out_r_d0                |  out|   64|   ap_memory|          out_r|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [spmv.c:9]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 7 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [spmv.c:8]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %val_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowDelimiters, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rowDelimiters"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %vec"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%store_ln9 = store i9 0, i9 %i" [spmv.c:9]   --->   Operation 19 'store' 'store_ln9' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br void %spmv_2" [spmv.c:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [spmv.c:15]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_1, i9 494" [spmv.c:12]   --->   Operation 22 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "%add_ln15 = add i9 %i_1, i9 1" [spmv.c:15]   --->   Operation 23 'add' 'add_ln15' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %spmv_2.split, void %for.end17" [spmv.c:12]   --->   Operation 24 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_1" [spmv.c:12]   --->   Operation 25 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rowDelimiters_addr = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln12" [spmv.c:14]   --->   Operation 26 'getelementptr' 'rowDelimiters_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.26ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [spmv.c:14]   --->   Operation 27 'load' 'tmp_begin' <Predicate = (!icmp_ln12)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i9 %add_ln15" [spmv.c:15]   --->   Operation 28 'zext' 'zext_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rowDelimiters_addr_1 = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln15" [spmv.c:15]   --->   Operation 29 'getelementptr' 'rowDelimiters_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [spmv.c:15]   --->   Operation 30 'load' 'tmp_end' <Predicate = (!icmp_ln12)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln9 = store i9 %add_ln15, i9 %i" [spmv.c:9]   --->   Operation 31 'store' 'store_ln9' <Predicate = (!icmp_ln12)> <Delay = 0.84>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [spmv.c:22]   --->   Operation 32 'ret' 'ret_ln22' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.11>
ST_3 : Operation 33 [1/2] (2.26ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [spmv.c:14]   --->   Operation 33 'load' 'tmp_begin' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 34 [1/2] (2.26ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [spmv.c:15]   --->   Operation 34 'load' 'tmp_end' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 35 [2/2] (0.84ns)   --->   "%call_ln14 = call void @spmv_Pipeline_spmv_2, i32 %tmp_begin, i32 %tmp_end, i64 %val_r, i32 %cols, i64 %vec, i64 %sum_loc" [spmv.c:14]   --->   Operation 35 'call' 'call_ln14' <Predicate = true> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln14 = call void @spmv_Pipeline_spmv_2, i32 %tmp_begin, i32 %tmp_end, i64 %val_r, i32 %cols, i64 %vec, i64 %sum_loc" [spmv.c:14]   --->   Operation 36 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 494, i64 494, i64 494" [spmv.c:9]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [spmv.c:12]   --->   Operation 38 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 39 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %sum_loc_load" [spmv.c:20]   --->   Operation 40 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i64 %out_r, i64 0, i64 %zext_ln12" [spmv.c:20]   --->   Operation 41 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.26ns)   --->   "%store_ln20 = store i64 %bitcast_ln20, i9 %out_r_addr" [spmv.c:20]   --->   Operation 42 'store' 'store_ln20' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 494> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln12 = br void %spmv_2" [spmv.c:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rowDelimiters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011111]
sum_loc               (alloca           ) [ 001111]
spectopmodule_ln8     (spectopmodule    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000]
store_ln9             (store            ) [ 000000]
br_ln12               (br               ) [ 000000]
i_1                   (load             ) [ 000000]
icmp_ln12             (icmp             ) [ 001111]
add_ln15              (add              ) [ 000000]
br_ln12               (br               ) [ 000000]
zext_ln12             (zext             ) [ 000111]
rowDelimiters_addr    (getelementptr    ) [ 000100]
zext_ln15             (zext             ) [ 000000]
rowDelimiters_addr_1  (getelementptr    ) [ 000100]
store_ln9             (store            ) [ 000000]
ret_ln22              (ret              ) [ 000000]
tmp_begin             (load             ) [ 000010]
tmp_end               (load             ) [ 000010]
call_ln14             (call             ) [ 000000]
speclooptripcount_ln9 (speclooptripcount) [ 000000]
specloopname_ln12     (specloopname     ) [ 000000]
sum_loc_load          (load             ) [ 000000]
bitcast_ln20          (bitcast          ) [ 000000]
out_r_addr            (getelementptr    ) [ 000000]
store_ln20            (store            ) [ 000000]
br_ln12               (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rowDelimiters">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowDelimiters"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spmv_Pipeline_spmv_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sum_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="rowDelimiters_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="9" slack="0"/>
<pin id="60" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowDelimiters_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="9" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_begin/2 tmp_end/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="rowDelimiters_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rowDelimiters_addr_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="out_r_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="3"/>
<pin id="85" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln20_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_spmv_Pipeline_spmv_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="64" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="64" slack="0"/>
<pin id="101" dir="0" index="6" bw="64" slack="2"/>
<pin id="102" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln9_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="9" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="1"/>
<pin id="116" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln12_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="9" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln15_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln12_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln15_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln9_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="9" slack="1"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sum_loc_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="4"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="bitcast_ln20_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="159" class="1005" name="sum_loc_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="2"/>
<pin id="161" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="168" class="1005" name="zext_ln12_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="3"/>
<pin id="170" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="173" class="1005" name="rowDelimiters_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="1"/>
<pin id="175" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rowDelimiters_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="rowDelimiters_addr_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="1"/>
<pin id="180" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rowDelimiters_addr_1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_begin_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_begin "/>
</bind>
</comp>

<comp id="188" class="1005" name="tmp_end_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_end "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="63" pin="7"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="63" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="137"><net_src comp="123" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="143"><net_src comp="123" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="155"><net_src comp="48" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="162"><net_src comp="52" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="171"><net_src comp="129" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="176"><net_src comp="56" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="181"><net_src comp="73" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="186"><net_src comp="63" pin="7"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="191"><net_src comp="63" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: spmv : val_r | {3 4 }
	Port: spmv : cols | {3 4 }
	Port: spmv : rowDelimiters | {2 3 }
	Port: spmv : vec | {3 4 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		icmp_ln12 : 1
		add_ln15 : 1
		br_ln12 : 2
		zext_ln12 : 1
		rowDelimiters_addr : 2
		tmp_begin : 3
		zext_ln15 : 2
		rowDelimiters_addr_1 : 3
		tmp_end : 4
		store_ln9 : 2
	State 3
		call_ln14 : 1
	State 4
	State 5
		bitcast_ln20 : 1
		store_ln20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_spmv_Pipeline_spmv_2_fu_94 |    14   |  5.064  |   1352  |   1181  |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln12_fu_117        |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |         add_ln15_fu_123        |    0    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln12_fu_129        |    0    |    0    |    0    |    0    |
|          |        zext_ln15_fu_134        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    14   |  5.064  |   1352  |   1213  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          i_reg_152         |    9   |
|rowDelimiters_addr_1_reg_178|    9   |
| rowDelimiters_addr_reg_173 |    9   |
|       sum_loc_reg_159      |   64   |
|      tmp_begin_reg_183     |   32   |
|       tmp_end_reg_188      |   32   |
|      zext_ln12_reg_168     |   64   |
+----------------------------+--------+
|            Total           |   219  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_63        |  p0  |   2  |   9  |   18   ||    9    |
|        grp_access_fu_63        |  p2  |   2  |   0  |    0   ||    9    |
| grp_spmv_Pipeline_spmv_2_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
| grp_spmv_Pipeline_spmv_2_fu_94 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   146  ||  3.376  ||    36   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    5   |  1352  |  1213  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   219  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    8   |  1571  |  1249  |
+-----------+--------+--------+--------+--------+
