#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 22 11:10:57 2024
# Process ID: 9116
# Current directory: C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17240 C:\Users\riyas\Desktop\RVNE-ISA-proc\riscv_test\riscv_test.xpr
# Log file: C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/vivado.log
# Journal file: C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test\vivado.jou
# Running On: RiyaSachLaptop, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 33945 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1471.023 ; gain = 235.238
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_riscv_pipeline_basic'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_pipeline_basic_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_basic_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline_basic} -tclbatch {tb_riscv_pipeline_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_riscv_pipeline_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | PC: 0 | IF_ID_instr: 00000000 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          0 | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          0 | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 15ns | PC: 1 | IF_ID_instr: 0e001801 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          0 | ID_EX_rd:  0 | ID_EX_rs1:  0 | ID_EX_hint: 0 | ID_EX_imm:    0 | ID_EX_funct3: 000 | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          0 | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 25ns | PC: 2 | IF_ID_instr: 0040a081 | IF_ID_PC:          1 | ID_EX_PC:          0 | ID_EX_instr: 0e001801 | ID_EX_read_data:          0 | ID_EX_rd: 16 | ID_EX_rs1:  0 | ID_EX_hint: 1 | ID_EX_imm:  224 | ID_EX_funct3: 001 | EX_MEM_alu_result:          0 | EX_MEM_rd:  0 | EX_MEM_hint: 0 | EX_MEM_funct3: 000 | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 35ns | PC: 3 | IF_ID_instr: 11814901 | IF_ID_PC:          2 | ID_EX_PC:          1 | ID_EX_instr: 0040a081 | ID_EX_read_data:          1 | ID_EX_rd: 17 | ID_EX_rs1:  1 | ID_EX_hint: 0 | ID_EX_imm:    4 | ID_EX_funct3: 010 | EX_MEM_alu_result:        224 | EX_MEM_rd: 16 | EX_MEM_hint: 1 | EX_MEM_funct3: 001 | MEM_WB_alu_result:          0 | MEM_WB_rd:  0 | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 45ns | PC: 4 | IF_ID_instr: 01019182 | IF_ID_PC:          3 | ID_EX_PC:          2 | ID_EX_instr: 11814901 | ID_EX_read_data:          2 | ID_EX_rd: 18 | ID_EX_rs1:  2 | ID_EX_hint: 1 | ID_EX_imm:  280 | ID_EX_funct3: 100 | EX_MEM_alu_result:          5 | EX_MEM_rd: 17 | EX_MEM_hint: 0 | EX_MEM_funct3: 010 | MEM_WB_alu_result:        224 | MEM_WB_rd: 16 | MEM_WB_memOut[0]:        224 | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:        224 | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 55ns | PC: 5 | IF_ID_instr: 05022a02 | IF_ID_PC:          4 | ID_EX_PC:          3 | ID_EX_instr: 01019182 | ID_EX_read_data:          3 | ID_EX_rd:  3 | ID_EX_rs1:  3 | ID_EX_hint: 0 | ID_EX_imm:   16 | ID_EX_funct3: 001 | EX_MEM_alu_result:        282 | EX_MEM_rd: 18 | EX_MEM_hint: 1 | EX_MEM_funct3: 100 | MEM_WB_alu_result:          5 | MEM_WB_rd: 17 | MEM_WB_memOut[0]:        224 | MEM_WB_memOut[1]:          5 | MEM_WB_memOut[2]:          6 | MEM_WB_memOut[3]:          7 | MEM_WB_memOut[4]:          8 | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:        224 | SVR_WVR[17]:          5 | SVR_WVR[18]:          6 | SVR_WVR[19]:          7 | SVR_WVR[20]:          8 | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 65ns | PC: 6 | IF_ID_instr: b002c282 | IF_ID_PC:          5 | ID_EX_PC:          4 | ID_EX_instr: 05022a02 | ID_EX_read_data:          4 | ID_EX_rd:  4 | ID_EX_rs1:  4 | ID_EX_hint: 1 | ID_EX_imm:   80 | ID_EX_funct3: 010 | EX_MEM_alu_result:         19 | EX_MEM_rd:  3 | EX_MEM_hint: 0 | EX_MEM_funct3: 001 | MEM_WB_alu_result:        282 | MEM_WB_rd: 18 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         27 | MEM_WB_memOut[4]:         28 | MEM_WB_memOut[5]:         29 | MEM_WB_memOut[6]:         30 | MEM_WB_memOut[7]:         31 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 75ns | PC: 7 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          6 | ID_EX_PC:          5 | ID_EX_instr: b002c282 | ID_EX_read_data:          5 | ID_EX_rd:  5 | ID_EX_rs1:  5 | ID_EX_hint: 0 | ID_EX_imm: 2816 | ID_EX_funct3: 100 | EX_MEM_alu_result:         84 | EX_MEM_rd:  4 | EX_MEM_hint: 1 | EX_MEM_funct3: 010 | MEM_WB_alu_result:         19 | MEM_WB_rd:  3 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         28 | MEM_WB_memOut[5]:         29 | MEM_WB_memOut[6]:         30 | MEM_WB_memOut[7]:         31 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:         19 | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 85ns | PC: 8 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          7 | ID_EX_PC:          6 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:       2821 | EX_MEM_rd:  5 | EX_MEM_hint: 0 | EX_MEM_funct3: 100 | MEM_WB_alu_result:         84 | MEM_WB_rd:  4 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         84 | MEM_WB_memOut[5]:         85 | MEM_WB_memOut[6]:         86 | MEM_WB_memOut[7]:         87 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:         19 | SVR_WVR[4]:         84 | SVR_WVR[5]:         85 | SVR_WVR[6]:         86 | SVR_WVR[7]:         87 | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 95ns | PC: 9 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          8 | ID_EX_PC:          7 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:       2821 | MEM_WB_rd:  5 | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 105ns | PC: 10 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          9 | ID_EX_PC:          8 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 115ns | PC: 11 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         10 | ID_EX_PC:          9 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 125ns | PC: 12 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         11 | ID_EX_PC:         10 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 135ns | PC: 13 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         12 | ID_EX_PC:         11 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 145ns | PC: 14 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         13 | ID_EX_PC:         12 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 155ns | PC: 15 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         14 | ID_EX_PC:         13 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 165ns | PC: 16 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         15 | ID_EX_PC:         14 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 175ns | PC: 17 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         16 | ID_EX_PC:         15 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 185ns | PC: 18 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         17 | ID_EX_PC:         16 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 195ns | PC: 19 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         18 | ID_EX_PC:         17 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
$finish called at time : 200 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1576.137 ; gain = 34.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_riscv_pipeline_basic'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_pipeline_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_pipeline_basic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.tb_riscv_pipeline_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_pipeline_basic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_basic_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline_basic} -tclbatch {tb_riscv_pipeline_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_riscv_pipeline_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | PC: 0 | IF_ID_instr: 00000000 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          0 | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          0 | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 15ns | PC: 1 | IF_ID_instr: 0e001801 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          0 | ID_EX_rd:  0 | ID_EX_rs1:  0 | ID_EX_hint: 0 | ID_EX_imm:    0 | ID_EX_funct3: 000 | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          0 | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 25ns | PC: 2 | IF_ID_instr: 0040a081 | IF_ID_PC:          1 | ID_EX_PC:          0 | ID_EX_instr: 0e001801 | ID_EX_read_data:          0 | ID_EX_rd: 16 | ID_EX_rs1:  0 | ID_EX_hint: 1 | ID_EX_imm:  224 | ID_EX_funct3: 001 | EX_MEM_alu_result:          0 | EX_MEM_rd:  0 | EX_MEM_hint: 0 | EX_MEM_funct3: 000 | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 35ns | PC: 3 | IF_ID_instr: 11814901 | IF_ID_PC:          2 | ID_EX_PC:          1 | ID_EX_instr: 0040a081 | ID_EX_read_data:          1 | ID_EX_rd: 17 | ID_EX_rs1:  1 | ID_EX_hint: 0 | ID_EX_imm:    4 | ID_EX_funct3: 010 | EX_MEM_alu_result:        224 | EX_MEM_rd: 16 | EX_MEM_hint: 1 | EX_MEM_funct3: 001 | MEM_WB_alu_result:          0 | MEM_WB_rd:  0 | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 45ns | PC: 4 | IF_ID_instr: 01019182 | IF_ID_PC:          3 | ID_EX_PC:          2 | ID_EX_instr: 11814901 | ID_EX_read_data:          2 | ID_EX_rd: 18 | ID_EX_rs1:  2 | ID_EX_hint: 1 | ID_EX_imm:  280 | ID_EX_funct3: 100 | EX_MEM_alu_result:          5 | EX_MEM_rd: 17 | EX_MEM_hint: 0 | EX_MEM_funct3: 010 | MEM_WB_alu_result:        224 | MEM_WB_rd: 16 | MEM_WB_memOut[0]:        224 | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:        224 | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 55ns | PC: 5 | IF_ID_instr: 05022a02 | IF_ID_PC:          4 | ID_EX_PC:          3 | ID_EX_instr: 01019182 | ID_EX_read_data:          3 | ID_EX_rd:  3 | ID_EX_rs1:  3 | ID_EX_hint: 0 | ID_EX_imm:   16 | ID_EX_funct3: 001 | EX_MEM_alu_result:        282 | EX_MEM_rd: 18 | EX_MEM_hint: 1 | EX_MEM_funct3: 100 | MEM_WB_alu_result:          5 | MEM_WB_rd: 17 | MEM_WB_memOut[0]:        224 | MEM_WB_memOut[1]:          5 | MEM_WB_memOut[2]:          6 | MEM_WB_memOut[3]:          7 | MEM_WB_memOut[4]:          8 | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:        224 | SVR_WVR[17]:          5 | SVR_WVR[18]:          6 | SVR_WVR[19]:          7 | SVR_WVR[20]:          8 | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 65ns | PC: 6 | IF_ID_instr: b002c282 | IF_ID_PC:          5 | ID_EX_PC:          4 | ID_EX_instr: 05022a02 | ID_EX_read_data:          4 | ID_EX_rd:  4 | ID_EX_rs1:  4 | ID_EX_hint: 1 | ID_EX_imm:   80 | ID_EX_funct3: 010 | EX_MEM_alu_result:         19 | EX_MEM_rd:  3 | EX_MEM_hint: 0 | EX_MEM_funct3: 001 | MEM_WB_alu_result:        282 | MEM_WB_rd: 18 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         27 | MEM_WB_memOut[4]:         28 | MEM_WB_memOut[5]:         29 | MEM_WB_memOut[6]:         30 | MEM_WB_memOut[7]:         31 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 75ns | PC: 7 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          6 | ID_EX_PC:          5 | ID_EX_instr: b002c282 | ID_EX_read_data:          5 | ID_EX_rd:  5 | ID_EX_rs1:  5 | ID_EX_hint: 0 | ID_EX_imm: 2816 | ID_EX_funct3: 100 | EX_MEM_alu_result:         84 | EX_MEM_rd:  4 | EX_MEM_hint: 1 | EX_MEM_funct3: 010 | MEM_WB_alu_result:         19 | MEM_WB_rd:  3 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         28 | MEM_WB_memOut[5]:         29 | MEM_WB_memOut[6]:         30 | MEM_WB_memOut[7]:         31 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:         19 | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 85ns | PC: 8 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          7 | ID_EX_PC:          6 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:       2821 | EX_MEM_rd:  5 | EX_MEM_hint: 0 | EX_MEM_funct3: 100 | MEM_WB_alu_result:         84 | MEM_WB_rd:  4 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         84 | MEM_WB_memOut[5]:         85 | MEM_WB_memOut[6]:         86 | MEM_WB_memOut[7]:         87 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:         19 | SVR_WVR[4]:         84 | SVR_WVR[5]:         85 | SVR_WVR[6]:         86 | SVR_WVR[7]:         87 | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 95ns | PC: 9 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          8 | ID_EX_PC:          7 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:       2821 | MEM_WB_rd:  5 | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 105ns | PC: 10 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          9 | ID_EX_PC:          8 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 115ns | PC: 11 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         10 | ID_EX_PC:          9 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 125ns | PC: 12 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         11 | ID_EX_PC:         10 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 135ns | PC: 13 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         12 | ID_EX_PC:         11 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 145ns | PC: 14 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         13 | ID_EX_PC:         12 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 155ns | PC: 15 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         14 | ID_EX_PC:         13 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 165ns | PC: 16 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         15 | ID_EX_PC:         14 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 175ns | PC: 17 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         16 | ID_EX_PC:         15 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 185ns | PC: 18 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         17 | ID_EX_PC:         16 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 195ns | PC: 19 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         18 | ID_EX_PC:         17 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
$finish called at time : 200 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.410 ; gain = 46.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_riscv_pipeline_basic'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_pipeline_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_pipeline_basic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.tb_riscv_pipeline_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_pipeline_basic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_basic_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline_basic} -tclbatch {tb_riscv_pipeline_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_riscv_pipeline_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0ns | PC: 0 | IF_ID_instr: 00000000 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          0 | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          0 | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 15ns | PC: 1 | IF_ID_instr: 0e001801 | IF_ID_PC:          0 | ID_EX_PC:          0 | ID_EX_instr: 00000000 | ID_EX_read_data:          0 | ID_EX_rd:  0 | ID_EX_rs1:  0 | ID_EX_hint: 0 | ID_EX_imm:    0 | ID_EX_funct3: 000 | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          0 | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 25ns | PC: 2 | IF_ID_instr: 0040a081 | IF_ID_PC:          1 | ID_EX_PC:          0 | ID_EX_instr: 0e001801 | ID_EX_read_data:          0 | ID_EX_rd: 16 | ID_EX_rs1:  0 | ID_EX_hint: 1 | ID_EX_imm:  224 | ID_EX_funct3: 001 | EX_MEM_alu_result:          0 | EX_MEM_rd:  0 | EX_MEM_hint: 0 | EX_MEM_funct3: 000 | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 35ns | PC: 3 | IF_ID_instr: 11814901 | IF_ID_PC:          2 | ID_EX_PC:          1 | ID_EX_instr: 0040a081 | ID_EX_read_data:          1 | ID_EX_rd: 17 | ID_EX_rs1:  1 | ID_EX_hint: 0 | ID_EX_imm:    4 | ID_EX_funct3: 010 | EX_MEM_alu_result:        224 | EX_MEM_rd: 16 | EX_MEM_hint: 1 | EX_MEM_funct3: 001 | MEM_WB_alu_result:          0 | MEM_WB_rd:  0 | MEM_WB_memOut[0]:          x | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:          x | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 45ns | PC: 4 | IF_ID_instr: 01019182 | IF_ID_PC:          3 | ID_EX_PC:          2 | ID_EX_instr: 11814901 | ID_EX_read_data:          2 | ID_EX_rd: 18 | ID_EX_rs1:  2 | ID_EX_hint: 1 | ID_EX_imm:  280 | ID_EX_funct3: 100 | EX_MEM_alu_result:          5 | EX_MEM_rd: 17 | EX_MEM_hint: 0 | EX_MEM_funct3: 010 | MEM_WB_alu_result:        224 | MEM_WB_rd: 16 | MEM_WB_memOut[0]:        224 | MEM_WB_memOut[1]:          x | MEM_WB_memOut[2]:          x | MEM_WB_memOut[3]:          x | MEM_WB_memOut[4]:          x | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:        224 | SVR_WVR[17]:          x | SVR_WVR[18]:          x | SVR_WVR[19]:          x | SVR_WVR[20]:          x | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 55ns | PC: 5 | IF_ID_instr: 05022a02 | IF_ID_PC:          4 | ID_EX_PC:          3 | ID_EX_instr: 01019182 | ID_EX_read_data:          3 | ID_EX_rd:  3 | ID_EX_rs1:  3 | ID_EX_hint: 0 | ID_EX_imm:   16 | ID_EX_funct3: 001 | EX_MEM_alu_result:        282 | EX_MEM_rd: 18 | EX_MEM_hint: 1 | EX_MEM_funct3: 100 | MEM_WB_alu_result:          5 | MEM_WB_rd: 17 | MEM_WB_memOut[0]:        224 | MEM_WB_memOut[1]:          5 | MEM_WB_memOut[2]:          6 | MEM_WB_memOut[3]:          7 | MEM_WB_memOut[4]:          8 | MEM_WB_memOut[5]:          x | MEM_WB_memOut[6]:          x | MEM_WB_memOut[7]:          x | MEM_WB_memOut[8]:          x | MEM_WB_memOut[9]:          x | MEM_WB_memOut[10]:          x | MEM_WB_memOut[11]:          x | MEM_WB_memOut[12]:          x | MEM_WB_memOut[13]:          x | MEM_WB_memOut[14]:          x | MEM_WB_memOut[15]:          x | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:        224 | SVR_WVR[17]:          5 | SVR_WVR[18]:          6 | SVR_WVR[19]:          7 | SVR_WVR[20]:          8 | SVR_WVR[21]:          x | SVR_WVR[22]:          x | SVR_WVR[23]:          x | SVR_WVR[24]:          x | SVR_WVR[25]:          x | SVR_WVR[26]:          x | SVR_WVR[27]:          x | SVR_WVR[28]:          x | SVR_WVR[29]:          x | SVR_WVR[30]:          x | SVR_WVR[31]:          x
Time: 65ns | PC: 6 | IF_ID_instr: b002c282 | IF_ID_PC:          5 | ID_EX_PC:          4 | ID_EX_instr: 05022a02 | ID_EX_read_data:          4 | ID_EX_rd:  4 | ID_EX_rs1:  4 | ID_EX_hint: 1 | ID_EX_imm:   80 | ID_EX_funct3: 010 | EX_MEM_alu_result:         19 | EX_MEM_rd:  3 | EX_MEM_hint: 0 | EX_MEM_funct3: 001 | MEM_WB_alu_result:        282 | MEM_WB_rd: 18 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         27 | MEM_WB_memOut[4]:         28 | MEM_WB_memOut[5]:         29 | MEM_WB_memOut[6]:         30 | MEM_WB_memOut[7]:         31 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:          x | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 75ns | PC: 7 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          6 | ID_EX_PC:          5 | ID_EX_instr: b002c282 | ID_EX_read_data:          5 | ID_EX_rd:  5 | ID_EX_rs1:  5 | ID_EX_hint: 0 | ID_EX_imm: 2816 | ID_EX_funct3: 100 | EX_MEM_alu_result:         84 | EX_MEM_rd:  4 | EX_MEM_hint: 1 | EX_MEM_funct3: 010 | MEM_WB_alu_result:         19 | MEM_WB_rd:  3 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         28 | MEM_WB_memOut[5]:         29 | MEM_WB_memOut[6]:         30 | MEM_WB_memOut[7]:         31 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:         19 | SVR_WVR[4]:          x | SVR_WVR[5]:          x | SVR_WVR[6]:          x | SVR_WVR[7]:          x | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 85ns | PC: 8 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          7 | ID_EX_PC:          6 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:       2821 | EX_MEM_rd:  5 | EX_MEM_hint: 0 | EX_MEM_funct3: 100 | MEM_WB_alu_result:         84 | MEM_WB_rd:  4 | MEM_WB_memOut[0]:         40 | MEM_WB_memOut[1]:         41 | MEM_WB_memOut[2]:         26 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         84 | MEM_WB_memOut[5]:         85 | MEM_WB_memOut[6]:         86 | MEM_WB_memOut[7]:         87 | MEM_WB_memOut[8]:         32 | MEM_WB_memOut[9]:         33 | MEM_WB_memOut[10]:         34 | MEM_WB_memOut[11]:         35 | MEM_WB_memOut[12]:         36 | MEM_WB_memOut[13]:         37 | MEM_WB_memOut[14]:         38 | MEM_WB_memOut[15]:         39 | SVR_WVR[0]:          x | SVR_WVR[1]:          x | SVR_WVR[2]:          x | SVR_WVR[3]:         19 | SVR_WVR[4]:         84 | SVR_WVR[5]:         85 | SVR_WVR[6]:         86 | SVR_WVR[7]:         87 | SVR_WVR[8]:          x | SVR_WVR[9]:          x | SVR_WVR[10]:          x | SVR_WVR[11]:          x | SVR_WVR[12]:          x | SVR_WVR[13]:          x | SVR_WVR[14]:          x | SVR_WVR[15]:          x | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 95ns | PC: 9 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          8 | ID_EX_PC:          7 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:       2821 | MEM_WB_rd:  5 | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 105ns | PC: 10 | IF_ID_instr: xxxxxxxx | IF_ID_PC:          9 | ID_EX_PC:          8 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 115ns | PC: 11 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         10 | ID_EX_PC:          9 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 125ns | PC: 12 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         11 | ID_EX_PC:         10 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 135ns | PC: 13 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         12 | ID_EX_PC:         11 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 145ns | PC: 14 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         13 | ID_EX_PC:         12 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 155ns | PC: 15 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         14 | ID_EX_PC:         13 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 165ns | PC: 16 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         15 | ID_EX_PC:         14 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 175ns | PC: 17 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         16 | ID_EX_PC:         15 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 185ns | PC: 18 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         17 | ID_EX_PC:         16 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
Time: 195ns | PC: 19 | IF_ID_instr: xxxxxxxx | IF_ID_PC:         18 | ID_EX_PC:         17 | ID_EX_instr: xxxxxxxx | ID_EX_read_data:          x | ID_EX_rd:  x | ID_EX_rs1:  x | ID_EX_hint: x | ID_EX_imm:    x | ID_EX_funct3: xxx | EX_MEM_alu_result:          x | EX_MEM_rd:  x | EX_MEM_hint: x | EX_MEM_funct3: xxx | MEM_WB_alu_result:          x | MEM_WB_rd:  x | MEM_WB_memOut[0]:         16 | MEM_WB_memOut[1]:         17 | MEM_WB_memOut[2]:         18 | MEM_WB_memOut[3]:         19 | MEM_WB_memOut[4]:         20 | MEM_WB_memOut[5]:          5 | MEM_WB_memOut[6]:          6 | MEM_WB_memOut[7]:          7 | MEM_WB_memOut[8]:          8 | MEM_WB_memOut[9]:          9 | MEM_WB_memOut[10]:         10 | MEM_WB_memOut[11]:         11 | MEM_WB_memOut[12]:         12 | MEM_WB_memOut[13]:         13 | MEM_WB_memOut[14]:         14 | MEM_WB_memOut[15]:         15 | SVR_WVR[0]:         16 | SVR_WVR[1]:         17 | SVR_WVR[2]:         18 | SVR_WVR[3]:         19 | SVR_WVR[4]:         20 | SVR_WVR[5]:          5 | SVR_WVR[6]:          6 | SVR_WVR[7]:          7 | SVR_WVR[8]:          8 | SVR_WVR[9]:          9 | SVR_WVR[10]:         10 | SVR_WVR[11]:         11 | SVR_WVR[12]:         12 | SVR_WVR[13]:         13 | SVR_WVR[14]:         14 | SVR_WVR[15]:         15 | SVR_WVR[16]:         40 | SVR_WVR[17]:         41 | SVR_WVR[18]:         26 | SVR_WVR[19]:         27 | SVR_WVR[20]:         28 | SVR_WVR[21]:         29 | SVR_WVR[22]:         30 | SVR_WVR[23]:         31 | SVR_WVR[24]:         32 | SVR_WVR[25]:         33 | SVR_WVR[26]:         34 | SVR_WVR[27]:         35 | SVR_WVR[28]:         36 | SVR_WVR[29]:         37 | SVR_WVR[30]:         38 | SVR_WVR[31]:         39
$finish called at time : 200 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 218
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1655.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_riscv_pipeline_basic'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline_basic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_pipeline_basic_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_pipeline_basic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_pipeline_basic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_riscv_pipeline_basic_behav xil_defaultlib.tb_riscv_pipeline_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sources_1/new/top.v" Line 1. Module riscv_pipeline_basic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscv_pipeline_basic
Compiling module xil_defaultlib.tb_riscv_pipeline_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_pipeline_basic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_basic_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline_basic} -tclbatch {tb_riscv_pipeline_basic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_riscv_pipeline_basic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/riyas/Desktop/RVNE-ISA-proc/riscv_test/riscv_test.srcs/sim_1/new/tb_riscv_pipeline.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_basic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1663.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 11:41:03 2024...
