TimeQuest Timing Analyzer report for RAMCore2
Sat Jun 08 16:38:14 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SW[0]'
 15. Slow 1200mV 85C Model Setup: 'RAMs_drive:RAM_controller|v_count_write[0]'
 16. Slow 1200mV 85C Model Hold: 'SW[0]'
 17. Slow 1200mV 85C Model Hold: 'RAMs_drive:RAM_controller|v_count_write[0]'
 18. Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'SW[0]'
 43. Slow 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write[0]'
 44. Slow 1200mV 0C Model Hold: 'SW[0]'
 45. Slow 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write[0]'
 46. Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Setup: 'SW[0]'
 70. Fast 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write[0]'
 71. Fast 1200mV 0C Model Hold: 'SW[0]'
 72. Fast 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write[0]'
 73. Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write[0]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Board Trace Model Assignments
 95. Input Transition Times
 96. Slow Corner Signal Integrity Metrics
 97. Fast Corner Signal Integrity Metrics
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; RAMCore2                                           ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 39.729   ; 25.17 MHz  ; 0.000 ; 19.864  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1280.000 ; 0.78 MHz   ; 0.000 ; 640.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { RAMs_drive:RAM_controller|v_count_write[0] }          ;
; SW[0]                                               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[0] }                                               ;
+-----------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                 ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------------+
; 51.79 MHz  ; 51.79 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;                                                      ;
; 90.69 MHz  ; 90.69 MHz       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;                                                      ;
; 242.48 MHz ; 242.48 MHz      ; SW[0]                                               ;                                                      ;
; 363.11 MHz ; 220.85 MHz      ; RAMs_drive:RAM_controller|v_count_write[0]          ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -9.811 ; -700.630      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -6.393 ; -592.357      ;
; SW[0]                                               ; -3.636 ; -81.447       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -2.277 ; -15.075       ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.427 ; -41.765       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -1.681 ; -9.410        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.388 ; -0.686        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.342  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -2.787 ; -125.507      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -1.933 ; -34.418       ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.024 ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 1.086 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -3.000        ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -1.764  ; -42.935       ;
; CLOCK_50                                            ; 9.824   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.622  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.736 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -9.811 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.916     ; 3.864      ;
; -9.811 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.916     ; 3.864      ;
; -9.759 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.924     ; 3.804      ;
; -9.759 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.924     ; 3.804      ;
; -9.719 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.865     ; 3.823      ;
; -9.719 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.865     ; 3.823      ;
; -9.708 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.915     ; 3.762      ;
; -9.708 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.915     ; 3.762      ;
; -9.696 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.915     ; 3.750      ;
; -9.696 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.915     ; 3.750      ;
; -9.686 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.915     ; 3.740      ;
; -9.686 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.915     ; 3.740      ;
; -9.673 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.881     ; 3.761      ;
; -9.673 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.881     ; 3.761      ;
; -9.633 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.917     ; 3.685      ;
; -9.633 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.917     ; 3.685      ;
; -9.625 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.931     ; 3.663      ;
; -9.625 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.931     ; 3.663      ;
; -9.622 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.867     ; 3.724      ;
; -9.622 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.867     ; 3.724      ;
; -9.585 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.924     ; 3.630      ;
; -9.585 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.924     ; 3.630      ;
; -9.558 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.604      ;
; -9.558 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.604      ;
; -9.547 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.914     ; 3.602      ;
; -9.547 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.914     ; 3.602      ;
; -9.539 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.926     ; 3.582      ;
; -9.539 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.926     ; 3.582      ;
; -9.525 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.571      ;
; -9.525 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.571      ;
; -9.500 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.866     ; 3.603      ;
; -9.500 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.866     ; 3.603      ;
; -9.491 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.928     ; 3.532      ;
; -9.491 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.928     ; 3.532      ;
; -9.482 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.865     ; 3.586      ;
; -9.482 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.865     ; 3.586      ;
; -9.460 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.865     ; 3.564      ;
; -9.460 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.865     ; 3.564      ;
; -9.449 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.932     ; 3.486      ;
; -9.449 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.932     ; 3.486      ;
; -9.438 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.862     ; 3.545      ;
; -9.438 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.862     ; 3.545      ;
; -9.414 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.930     ; 3.453      ;
; -9.414 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.930     ; 3.453      ;
; -9.413 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.874     ; 3.508      ;
; -9.413 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.874     ; 3.508      ;
; -9.405 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.924     ; 3.450      ;
; -9.405 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.924     ; 3.450      ;
; -9.379 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.925     ; 3.423      ;
; -9.379 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.925     ; 3.423      ;
; -9.372 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.875     ; 3.466      ;
; -9.372 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.875     ; 3.466      ;
; -9.358 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.874     ; 3.453      ;
; -9.358 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.874     ; 3.453      ;
; -9.356 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.926     ; 3.399      ;
; -9.356 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.926     ; 3.399      ;
; -9.333 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.379      ;
; -9.333 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.379      ;
; -9.327 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.864     ; 3.432      ;
; -9.327 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.864     ; 3.432      ;
; -9.325 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.901     ; 3.393      ;
; -9.324 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.901     ; 3.392      ;
; -9.317 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.863     ; 3.423      ;
; -9.317 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.863     ; 3.423      ;
; -9.314 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.894     ; 3.389      ;
; -9.310 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.356      ;
; -9.310 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.356      ;
; -9.296 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.932     ; 3.333      ;
; -9.296 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.932     ; 3.333      ;
; -9.274 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.930     ; 3.313      ;
; -9.274 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.930     ; 3.313      ;
; -9.274 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.873     ; 3.370      ;
; -9.274 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.873     ; 3.370      ;
; -9.271 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.861     ; 3.379      ;
; -9.271 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.861     ; 3.379      ;
; -9.249 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.870     ; 3.348      ;
; -9.249 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.870     ; 3.348      ;
; -9.228 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.876     ; 3.321      ;
; -9.228 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.876     ; 3.321      ;
; -9.215 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.873     ; 3.311      ;
; -9.215 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.873     ; 3.311      ;
; -9.210 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.862     ; 3.317      ;
; -9.210 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.862     ; 3.317      ;
; -9.199 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.245      ;
; -9.199 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.923     ; 3.245      ;
; -9.188 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.862     ; 3.295      ;
; -9.188 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.862     ; 3.295      ;
; -9.184 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.928     ; 3.225      ;
; -9.184 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.928     ; 3.225      ;
; -9.164 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.878     ; 3.255      ;
; -9.164 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.878     ; 3.255      ;
; -9.139 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.873     ; 3.235      ;
; -9.139 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.873     ; 3.235      ;
; -9.133 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.878     ; 3.224      ;
; -9.133 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.878     ; 3.224      ;
; -9.132 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.935     ; 3.166      ;
; -9.132 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.935     ; 3.166      ;
; -9.120 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.871     ; 3.218      ;
; -9.120 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.871     ; 3.218      ;
; -9.092 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.882     ; 3.179      ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -6.393 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.401     ; 2.960      ;
; -6.393 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.401     ; 2.960      ;
; -6.391 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.396     ; 2.963      ;
; -6.353 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.415     ; 2.906      ;
; -6.353 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.415     ; 2.906      ;
; -6.351 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.410     ; 2.909      ;
; -6.334 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.418     ; 2.884      ;
; -6.334 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.418     ; 2.884      ;
; -6.332 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.413     ; 2.887      ;
; -6.265 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.404     ; 2.829      ;
; -6.265 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.404     ; 2.829      ;
; -6.264 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.413     ; 2.819      ;
; -6.264 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.413     ; 2.819      ;
; -6.263 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.399     ; 2.832      ;
; -6.262 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.408     ; 2.822      ;
; -6.245 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.401     ; 2.812      ;
; -6.245 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.401     ; 2.812      ;
; -6.243 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.396     ; 2.815      ;
; -6.233 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.234     ; 2.967      ;
; -6.233 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.234     ; 2.967      ;
; -6.231 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.229     ; 2.970      ;
; -6.221 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.778      ;
; -6.221 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.778      ;
; -6.220 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.416     ; 2.772      ;
; -6.220 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.416     ; 2.772      ;
; -6.219 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.406     ; 2.781      ;
; -6.218 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.775      ;
; -6.206 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.426     ; 2.748      ;
; -6.206 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.426     ; 2.748      ;
; -6.204 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.421     ; 2.751      ;
; -6.201 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.419     ; 2.750      ;
; -6.201 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.419     ; 2.750      ;
; -6.199 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.414     ; 2.753      ;
; -6.156 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.400     ; 2.724      ;
; -6.156 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.400     ; 2.724      ;
; -6.154 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.395     ; 2.727      ;
; -6.153 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.429     ; 2.692      ;
; -6.153 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.429     ; 2.692      ;
; -6.151 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.424     ; 2.695      ;
; -6.143 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.235     ; 2.876      ;
; -6.143 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.235     ; 2.876      ;
; -6.142 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.412     ; 2.698      ;
; -6.142 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.412     ; 2.698      ;
; -6.141 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.230     ; 2.879      ;
; -6.141 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.403     ; 2.706      ;
; -6.141 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.403     ; 2.706      ;
; -6.140 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.407     ; 2.701      ;
; -6.139 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.401     ; 2.706      ;
; -6.139 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.401     ; 2.706      ;
; -6.139 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.398     ; 2.709      ;
; -6.137 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.396     ; 2.709      ;
; -6.137 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.250     ; 2.855      ;
; -6.137 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.250     ; 2.855      ;
; -6.135 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.245     ; 2.858      ;
; -6.134 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.691      ;
; -6.134 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.691      ;
; -6.134 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.417     ; 2.685      ;
; -6.134 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.417     ; 2.685      ;
; -6.132 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.406     ; 2.694      ;
; -6.132 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.412     ; 2.688      ;
; -6.126 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.410     ; 2.684      ;
; -6.126 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.410     ; 2.684      ;
; -6.124 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.681      ;
; -6.124 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.681      ;
; -6.124 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.405     ; 2.687      ;
; -6.122 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.406     ; 2.684      ;
; -6.118 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.253     ; 2.833      ;
; -6.118 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.253     ; 2.833      ;
; -6.116 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.248     ; 2.836      ;
; -6.115 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.410     ; 2.673      ;
; -6.115 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.410     ; 2.673      ;
; -6.113 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.405     ; 2.676      ;
; -6.103 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.249     ; 2.822      ;
; -6.103 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.249     ; 2.822      ;
; -6.103 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.234     ; 2.837      ;
; -6.103 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.234     ; 2.837      ;
; -6.101 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.244     ; 2.825      ;
; -6.101 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.229     ; 2.840      ;
; -6.094 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.413     ; 2.649      ;
; -6.094 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.413     ; 2.649      ;
; -6.094 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.651      ;
; -6.094 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.651      ;
; -6.092 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.408     ; 2.652      ;
; -6.092 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.406     ; 2.654      ;
; -6.087 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.425     ; 2.630      ;
; -6.087 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.425     ; 2.630      ;
; -6.085 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.420     ; 2.633      ;
; -6.077 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.416     ; 2.629      ;
; -6.077 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.416     ; 2.629      ;
; -6.075 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.411     ; 2.632      ;
; -6.074 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.244     ; 2.798      ;
; -6.074 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.244     ; 2.798      ;
; -6.072 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.239     ; 2.801      ;
; -6.057 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.400     ; 2.625      ;
; -6.057 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.400     ; 2.625      ;
; -6.055 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.395     ; 2.628      ;
; -6.052 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.414     ; 2.606      ;
; -6.052 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.414     ; 2.606      ;
; -6.050 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.409     ; 2.609      ;
; -6.045 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.400     ; 2.613      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                                                         ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -3.636 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.082      ; 7.854      ;
; -3.544 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.113      ; 7.793      ;
; -3.516 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.113      ; 7.765      ;
; -3.479 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.478      ; 8.093      ;
; -3.469 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.064      ; 7.479      ;
; -3.462 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.750      ; 7.164      ;
; -3.459 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.750      ; 7.161      ;
; -3.436 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.975      ; 7.479      ;
; -3.431 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.072      ; 7.449      ;
; -3.397 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.072      ; 7.415      ;
; -3.388 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.065      ; 7.399      ;
; -3.386 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.134      ; 7.472      ;
; -3.363 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.430      ; 7.739      ;
; -3.354 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.034      ; 7.334      ;
; -3.340 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.975      ; 7.383      ;
; -3.316 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.072      ; 7.334      ;
; -3.316 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.430      ; 7.692      ;
; -3.306 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.120      ; 7.562      ;
; -3.272 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.120      ; 7.528      ;
; -3.264 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.437      ; 7.647      ;
; -3.264 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.134      ; 7.350      ;
; -3.256 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.112      ; 7.504      ;
; -3.251 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.062      ; 7.462      ;
; -3.248 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.082      ; 7.466      ;
; -3.245 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.134      ; 7.331      ;
; -3.241 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.135      ; 7.328      ;
; -3.227 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.134      ; 7.313      ;
; -3.222 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.135      ; 7.348      ;
; -3.210 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.061      ; 7.420      ;
; -3.199 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.975      ; 7.242      ;
; -3.196 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.072      ; 7.214      ;
; -3.191 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.120      ; 7.447      ;
; -3.181 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.437      ; 7.564      ;
; -3.181 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.975      ; 7.224      ;
; -3.168 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.478      ; 7.782      ;
; -3.165 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.135      ; 7.291      ;
; -3.157 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.429      ; 7.532      ;
; -3.154 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.135      ; 7.241      ;
; -3.146 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.437      ; 7.529      ;
; -3.139 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.485      ; 7.760      ;
; -3.131 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.034      ; 7.111      ;
; -3.116 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.072      ; 7.134      ;
; -3.106 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.427      ; 7.682      ;
; -3.104 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.427      ; 7.680      ;
; -3.091 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.135      ; 7.217      ;
; -3.085 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.430      ; 7.461      ;
; -3.084 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.069      ; 7.302      ;
; -3.073 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.134      ; 7.159      ;
; -3.071 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.120      ; 7.327      ;
; -3.056 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.485      ; 7.677      ;
; -3.056 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.136      ; 7.183      ;
; -3.052 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.031      ; 7.232      ;
; -3.050 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.069      ; 7.268      ;
; -3.035 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.136      ; 7.162      ;
; -3.034 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.478      ; 7.648      ;
; -3.032 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.427      ; 7.608      ;
; -3.030 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.031      ; 7.210      ;
; -3.029 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.430      ; 7.405      ;
; -3.021 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.485      ; 7.642      ;
; -3.018 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.976      ; 7.062      ;
; -3.008 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.477      ; 7.621      ;
; -2.998 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.065      ; 7.009      ;
; -2.991 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.120      ; 7.247      ;
; -2.986 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.478      ; 7.600      ;
; -2.982 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.751      ; 6.724      ;
; -2.972 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.135      ; 7.098      ;
; -2.969 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.069      ; 7.187      ;
; -2.968 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.595      ; 6.631      ;
; -2.962 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.595      ; 6.625      ;
; -2.962 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.591      ; 6.621      ;
; -2.957 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.751      ; 6.699      ;
; -2.919 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.755      ; 6.665      ;
; -2.917 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.434      ; 7.500      ;
; -2.913 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.751      ; 6.655      ;
; -2.898 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.426      ; 7.473      ;
; -2.897 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.591      ; 6.556      ;
; -2.891 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.595      ; 6.554      ;
; -2.885 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.069      ; 7.103      ;
; -2.848 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.751      ; 6.590      ;
; -2.846 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.755      ; 6.592      ;
; -2.838 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.595      ; 6.501      ;
; -2.834 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.434      ; 7.417      ;
; -2.825 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.427      ; 7.401      ;
; -2.805 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.069      ; 7.023      ;
; -2.799 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.434      ; 7.382      ;
; -2.770 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.755      ; 6.516      ;
; -2.758 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.976      ; 6.802      ;
; -2.748 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.755      ; 6.494      ;
; -2.725 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.754      ; 6.431      ;
; -2.718 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.754      ; 6.424      ;
; -2.712 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.750      ; 6.414      ;
; -2.697 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 4.135      ; 6.823      ;
; -2.674 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.072      ; 6.692      ;
; -2.654 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.754      ; 6.360      ;
; -2.647 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.750      ; 6.349      ;
; -2.601 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.754      ; 6.307      ;
; -2.568 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[11] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.974      ; 6.677      ;
; -2.549 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.120      ; 6.805      ;
; -2.545 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[1]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.590      ; 5.933      ;
; -2.541 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 5.062      ; 6.752      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                                                                                                                      ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                        ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.277 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.620      ; 2.716      ;
; -2.264 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.619      ; 2.702      ;
; -2.242 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.235      ; 2.296      ;
; -2.178 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.620      ; 2.617      ;
; -2.160 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.235      ; 2.214      ;
; -2.107 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.326      ; 3.258      ;
; -2.094 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.325      ; 3.244      ;
; -2.072 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.941      ; 2.838      ;
; -2.065 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.097      ; 2.989      ;
; -2.065 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.619      ; 2.503      ;
; -2.063 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.749      ; 2.351      ;
; -2.052 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.096      ; 2.975      ;
; -2.050 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.748      ; 2.337      ;
; -2.030 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.712      ; 2.569      ;
; -2.012 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.364      ; 1.915      ;
; -2.010 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.619      ; 2.448      ;
; -2.008 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.326      ; 3.159      ;
; -1.990 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.941      ; 2.756      ;
; -1.966 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.097      ; 2.890      ;
; -1.956 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.749      ; 2.244      ;
; -1.948 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.712      ; 2.487      ;
; -1.940 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.619      ; 2.378      ;
; -1.930 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.364      ; 1.833      ;
; -1.895 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.325      ; 3.045      ;
; -1.853 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.096      ; 2.776      ;
; -1.851 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.748      ; 2.138      ;
; -1.840 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.325      ; 2.990      ;
; -1.798 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.096      ; 2.721      ;
; -1.780 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.748      ; 2.067      ;
; -1.770 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.325      ; 2.920      ;
; -1.731 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.578      ; 2.352      ;
; -1.728 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.096      ; 2.651      ;
; -1.718 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.577      ; 2.338      ;
; -1.710 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.748      ; 1.997      ;
; -1.702 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.751      ; 2.773      ;
; -1.689 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.750      ; 2.759      ;
; -1.677 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.193      ; 1.913      ;
; -1.667 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.366      ; 2.353      ;
; -1.624 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.578      ; 2.245      ;
; -1.611 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.025      ; 2.953      ;
; -1.603 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.751      ; 2.674      ;
; -1.598 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.024      ; 2.939      ;
; -1.595 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.193      ; 1.831      ;
; -1.585 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.366      ; 2.271      ;
; -1.576 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.640      ; 2.533      ;
; -1.576 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.619      ; 2.014      ;
; -1.519 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.487      ; 3.333      ;
; -1.519 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.577      ; 2.139      ;
; -1.512 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.025      ; 2.854      ;
; -1.506 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.486      ; 3.319      ;
; -1.494 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.640      ; 2.451      ;
; -1.490 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.750      ; 2.560      ;
; -1.484 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.102      ; 2.913      ;
; -1.445 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.577      ; 2.065      ;
; -1.435 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.750      ; 2.505      ;
; -1.420 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.487      ; 3.234      ;
; -1.406 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.325      ; 2.556      ;
; -1.402 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.102      ; 2.831      ;
; -1.399 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.024      ; 2.740      ;
; -1.375 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.577      ; 1.995      ;
; -1.365 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.750      ; 2.435      ;
; -1.364 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.096      ; 2.287      ;
; -1.346 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.748      ; 1.633      ;
; -1.344 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.024      ; 2.685      ;
; -1.307 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.486      ; 3.120      ;
; -1.274 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.024      ; 2.615      ;
; -1.252 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.486      ; 3.065      ;
; -1.182 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.486      ; 2.995      ;
; -1.054 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.755      ; 2.352      ;
; -1.041 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.754      ; 2.338      ;
; -1.013 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.577      ; 1.633      ;
; -1.013 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.493      ; 3.333      ;
; -1.001 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.750      ; 2.071      ;
; -1.000 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.370      ; 1.913      ;
; -1.000 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.492      ; 3.319      ;
; -0.978 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.108      ; 2.913      ;
; -0.976 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.160      ; 2.953      ;
; -0.963 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.159      ; 2.939      ;
; -0.947 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.755      ; 2.245      ;
; -0.941 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.775      ; 2.533      ;
; -0.918 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.370      ; 1.831      ;
; -0.914 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.493      ; 3.234      ;
; -0.910 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.024      ; 2.251      ;
; -0.896 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.108      ; 2.831      ;
; -0.877 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.344      ; 2.053      ;
; -0.877 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.160      ; 2.854      ;
; -0.865 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.386      ; 2.359      ;
; -0.859 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.775      ; 2.451      ;
; -0.848 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.517      ; 2.474      ;
; -0.842 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.754      ; 2.139      ;
; -0.818 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.486      ; 2.631      ;
; -0.801 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.492      ; 3.120      ;
; -0.768 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.754      ; 2.065      ;
; -0.764 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.159      ; 2.740      ;
; -0.757 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.791      ; 2.654      ;
; -0.746 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.492      ; 3.065      ;
; -0.726 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.671      ; 2.716      ;
; -0.713 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.670      ; 2.702      ;
; -0.709 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.159      ; 2.685      ;
; -0.703 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 2.230      ; 3.258      ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.427 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.320      ; 3.973      ;
; -2.243 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.312      ; 4.149      ;
; -2.225 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.320      ; 4.175      ;
; -2.211 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.320      ; 4.189      ;
; -2.203 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.312      ; 4.189      ;
; -2.199 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.312      ; 4.193      ;
; -2.193 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.971      ; 3.858      ;
; -2.159 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.320      ; 4.241      ;
; -2.144 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.312      ; 4.248      ;
; -2.119 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.962      ; 3.923      ;
; -2.116 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.970      ; 3.934      ;
; -2.099 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.977      ; 3.958      ;
; -2.037 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.176      ; 4.219      ;
; -2.029 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.968      ; 4.019      ;
; -2.020 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.321      ; 4.381      ;
; -2.012 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.976      ; 4.044      ;
; -2.008 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.859      ; 3.931      ;
; -1.980 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.864      ; 3.964      ;
; -1.965 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.321      ; 4.436      ;
; -1.958 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.176      ; 4.298      ;
; -1.956 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.328      ; 4.452      ;
; -1.954 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.312      ; 4.438      ;
; -1.944 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.977      ; 4.113      ;
; -1.944 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.870      ; 4.006      ;
; -1.918 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.865      ; 4.027      ;
; -1.913 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.977      ; 4.144      ;
; -1.907 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.865      ; 4.038      ;
; -1.886 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.319      ; 4.513      ;
; -1.869 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 4.538      ;
; -1.862 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.214      ; 4.432      ;
; -1.854 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.968      ; 4.194      ;
; -1.848 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.826      ; 4.058      ;
; -1.844 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.328      ; 4.564      ;
; -1.841 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.976      ; 4.215      ;
; -1.839 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.209      ; 4.450      ;
; -1.836 ; SW[0]                                  ; RAMs_drive:RAM_controller|readDir_32[9]  ; SW[0]                                             ; SW[0]       ; 0.000        ; 6.259      ; 4.423      ;
; -1.829 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.865      ; 4.116      ;
; -1.828 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.328      ; 4.580      ;
; -1.827 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.977      ; 4.230      ;
; -1.821 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.176      ; 4.435      ;
; -1.815 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.176      ; 4.441      ;
; -1.812 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.977      ; 4.245      ;
; -1.802 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.221      ; 4.499      ;
; -1.800 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.977      ; 4.257      ;
; -1.796 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.216      ; 4.500      ;
; -1.774 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.319      ; 4.625      ;
; -1.769 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.176      ; 4.487      ;
; -1.766 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.847      ; 4.161      ;
; -1.764 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.847      ; 4.163      ;
; -1.764 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.968      ; 4.284      ;
; -1.763 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.848      ; 4.165      ;
; -1.759 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.848      ; 4.169      ;
; -1.759 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.968      ; 4.289      ;
; -1.759 ; SW[0]                                  ; RAMs_drive:RAM_controller|readDir_32[10] ; SW[0]                                             ; SW[0]       ; 0.000        ; 6.258      ; 4.499      ;
; -1.758 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.319      ; 4.641      ;
; -1.757 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.968      ; 4.291      ;
; -1.757 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 4.650      ;
; -1.751 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.976      ; 4.305      ;
; -1.748 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.209      ; 4.541      ;
; -1.747 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.832      ; 4.165      ;
; -1.743 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.214      ; 4.551      ;
; -1.742 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.976      ; 4.314      ;
; -1.742 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.968      ; 4.306      ;
; -1.741 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.327      ; 4.666      ;
; -1.740 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.976      ; 4.316      ;
; -1.732 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.321      ; 4.669      ;
; -1.728 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.870      ; 4.222      ;
; -1.725 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.976      ; 4.331      ;
; -1.723 ; SW[0]                                  ; RAMs_drive:RAM_controller|readDir_32[12] ; SW[0]                                             ; SW[0]       ; 0.000        ; 6.250      ; 4.527      ;
; -1.722 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.870      ; 4.228      ;
; -1.721 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.848      ; 4.207      ;
; -1.716 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.865      ; 4.229      ;
; -1.700 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.970      ; 4.350      ;
; -1.700 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.832      ; 4.212      ;
; -1.690 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.221      ; 4.611      ;
; -1.684 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.216      ; 4.612      ;
; -1.674 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.221      ; 4.627      ;
; -1.672 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.870      ; 4.278      ;
; -1.668 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.216      ; 4.628      ;
; -1.667 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.183      ; 4.596      ;
; -1.657 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.870      ; 4.293      ;
; -1.656 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.933      ; 4.357      ;
; -1.648 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.865      ; 4.297      ;
; -1.647 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.865      ; 4.298      ;
; -1.644 ; SW[0]                                  ; RAMs_drive:RAM_controller|readDir_32[7]  ; SW[0]                                             ; SW[0]       ; 0.000        ; 6.147      ; 4.503      ;
; -1.620 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.870      ; 4.330      ;
; -1.619 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.860      ; 4.321      ;
; -1.616 ; SW[0]                                  ; RAMs_drive:RAM_controller|readDir_32[8]  ; SW[0]                                             ; SW[0]       ; 0.000        ; 6.152      ; 4.536      ;
; -1.599 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.832      ; 4.313      ;
; -1.591 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.970      ; 4.459      ;
; -1.588 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.977      ; 4.469      ;
; -1.587 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.832      ; 4.325      ;
; -1.585 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.962      ; 4.457      ;
; -1.557 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.847      ; 4.370      ;
; -1.555 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.183      ; 4.708      ;
; -1.552 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.832      ; 4.360      ;
; -1.552 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.847      ; 4.375      ;
; -1.551 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.848      ; 4.377      ;
; -1.547 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.848      ; 4.381      ;
; -1.539 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.183      ; 4.724      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                                                                                                                       ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                        ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.681 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.794      ; 2.312      ;
; -1.534 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.591      ; 2.256      ;
; -1.396 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.663      ; 2.466      ;
; -1.217 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.794      ; 2.276      ;
; -1.141 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.446      ; 1.865      ;
; -1.116 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.385      ; 2.468      ;
; -1.070 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.591      ; 2.220      ;
; -1.009 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.771      ; 1.961      ;
; -0.994 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.243      ; 1.809      ;
; -0.973 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.582      ; 2.808      ;
; -0.932 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.663      ; 2.430      ;
; -0.890 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.123      ; 2.432      ;
; -0.868 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.628      ; 1.959      ;
; -0.856 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.315      ; 2.019      ;
; -0.851 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.558      ; 1.906      ;
; -0.833 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.374      ; 2.740      ;
; -0.814 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.775      ; 2.021      ;
; -0.811 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.446      ; 2.195      ;
; -0.769 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.210      ; 1.501      ;
; -0.715 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.420      ; 1.904      ;
; -0.699 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.446      ; 2.307      ;
; -0.664 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.243      ; 2.139      ;
; -0.654 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.159      ; 2.704      ;
; -0.652 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.385      ; 2.432      ;
; -0.637 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.446      ; 2.369      ;
; -0.633 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.072      ; 1.499      ;
; -0.578 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.811      ; 2.293      ;
; -0.576 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.037      ; 2.021      ;
; -0.564 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.771      ; 1.906      ;
; -0.555 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.076      ; 2.081      ;
; -0.552 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.243      ; 2.251      ;
; -0.526 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.315      ; 2.349      ;
; -0.519 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.540      ; 2.220      ;
; -0.509 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.582      ; 2.772      ;
; -0.508 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.446      ; 2.498      ;
; -0.490 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.243      ; 2.313      ;
; -0.484 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.775      ; 2.351      ;
; -0.482 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.423      ; 1.501      ;
; -0.481 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.446      ; 2.525      ;
; -0.457 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.076      ; 2.179      ;
; -0.450 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.527      ; 2.276      ;
; -0.445 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.018      ; 2.772      ;
; -0.443 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.192      ; 1.809      ;
; -0.433 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.234      ; 2.361      ;
; -0.423 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.628      ; 1.904      ;
; -0.414 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.315      ; 2.461      ;
; -0.410 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.210      ; 1.860      ;
; -0.408 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.873      ; 2.025      ;
; -0.406 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.446      ; 2.600      ;
; -0.374 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.179      ; 1.865      ;
; -0.372 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.775      ; 2.463      ;
; -0.369 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.670      ; 2.361      ;
; -0.369 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.374      ; 2.704      ;
; -0.361 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.243      ; 2.442      ;
; -0.354 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.123      ; 2.468      ;
; -0.352 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.315      ; 2.523      ;
; -0.341 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.280      ; 1.499      ;
; -0.334 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.243      ; 2.469      ;
; -0.310 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.775      ; 2.525      ;
; -0.310 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.873      ; 2.123      ;
; -0.298 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.210      ; 1.972      ;
; -0.296 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.558      ; 1.961      ;
; -0.293 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.026      ; 2.293      ;
; -0.285 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.516      ; 2.430      ;
; -0.271 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.210      ; 1.999      ;
; -0.271 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.072      ; 1.861      ;
; -0.270 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.945      ; 2.235      ;
; -0.259 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.243      ; 2.544      ;
; -0.248 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.811      ; 2.623      ;
; -0.246 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.037      ; 2.351      ;
; -0.228 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.405      ; 2.237      ;
; -0.223 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.315      ; 2.652      ;
; -0.209 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.168      ; 2.019      ;
; -0.196 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.315      ; 2.679      ;
; -0.181 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.775      ; 2.654      ;
; -0.172 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.945      ; 2.333      ;
; -0.160 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.420      ; 1.959      ;
; -0.159 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.072      ; 1.973      ;
; -0.154 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.775      ; 2.681      ;
; -0.154 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.840      ; 1.746      ;
; -0.136 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.811      ; 2.735      ;
; -0.135 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.072      ; 1.997      ;
; -0.134 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.037      ; 2.463      ;
; -0.130 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.405      ; 2.335      ;
; -0.123 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.423      ; 1.860      ;
; -0.121 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.315      ; 2.754      ;
; -0.118 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.210      ; 2.152      ;
; -0.118 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.159      ; 2.740      ;
; -0.115 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.210      ; 2.155      ;
; -0.113 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.192      ; 2.139      ;
; -0.103 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.234      ; 2.691      ;
; -0.079 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.775      ; 2.756      ;
; -0.074 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.811      ; 2.797      ;
; -0.072 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.037      ; 2.525      ;
; -0.056 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.840      ; 1.844      ;
; -0.044 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.179      ; 2.195      ;
; -0.039 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.670      ; 2.691      ;
; -0.023 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.210      ; 2.247      ;
; -0.015 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.702      ; 1.747      ;
; -0.011 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.423      ; 1.972      ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.388 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 0.825      ;
; -0.118 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 1.095      ;
; -0.116 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 1.097      ;
; -0.054 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 1.543      ;
; -0.006 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 1.207      ;
; -0.004 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 1.209      ;
; 0.190  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 0.903      ;
; 0.236  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 1.833      ;
; 0.382  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.616      ;
; 0.430  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 1.143      ;
; 0.494  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 1.591      ;
; 0.536  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 1.748      ;
; 0.540  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 1.253      ;
; 0.542  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 1.255      ;
; 0.560  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.794      ;
; 0.562  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 1.774      ;
; 0.564  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.798      ;
; 0.576  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.810      ;
; 0.595  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.815      ;
; 0.595  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.815      ;
; 0.596  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.816      ;
; 0.616  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.836      ;
; 0.652  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 1.365      ;
; 0.723  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.957      ;
; 0.730  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 1.943      ;
; 0.743  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.347      ;
; 0.765  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.369      ;
; 0.789  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.393      ;
; 0.820  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.424      ;
; 0.835  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.439      ;
; 0.843  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.077      ;
; 0.845  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.851  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
; 0.870  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.090      ;
; 0.870  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.090      ;
; 0.883  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.103      ;
; 0.885  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.105      ;
; 0.893  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 1.990      ;
; 0.932  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.536      ;
; 0.933  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.537      ;
; 0.955  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.189      ;
; 0.980  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.200      ;
; 0.982  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.202      ;
; 0.996  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.230      ;
; 0.998  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.232      ;
; 1.033  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.637      ;
; 1.055  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.659      ;
; 1.083  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.687      ;
; 1.086  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.766      ; 1.798      ;
; 1.108  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.342      ;
; 1.110  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.714      ;
; 1.125  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.729      ;
; 1.128  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.358      ;
; 1.128  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.358      ;
; 1.173  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.393      ;
; 1.204  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.423      ;
; 1.218  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.766      ; 1.930      ;
; 1.222  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.826      ;
; 1.272  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.506      ;
; 1.277  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 1.990      ;
; 1.290  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.524      ;
; 1.333  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.552      ;
; 1.359  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.578      ;
; 1.371  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.605      ;
; 1.375  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.979      ;
; 1.394  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.628      ;
; 1.404  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.623      ;
; 1.410  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.629      ;
; 1.425  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.644      ;
; 1.436  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.655      ;
; 1.451  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.670      ;
; 1.466  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.686      ;
; 1.518  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.737      ;
; 1.518  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.737      ;
; 1.522  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.741      ;
; 1.524  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.744      ;
; 1.532  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.766      ;
; 1.534  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.768      ;
; 1.547  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.781      ;
; 1.548  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.767      ;
; 1.549  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.769      ;
; 1.561  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.791      ;
; 1.564  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.798      ;
; 1.619  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.839      ;
; 1.633  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.867      ;
; 1.651  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.885      ;
; 1.660  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.890      ;
; 1.666  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.886      ;
; 1.678  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.908      ;
; 1.694  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.924      ;
; 1.694  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.924      ;
; 1.701  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.920      ;
; 1.706  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.936      ;
; 1.723  ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.958      ;
; 1.723  ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.958      ;
; 1.735  ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.970      ;
; 1.754  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.604      ;
; 1.755  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.989      ;
; 1.782  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.012      ;
; 1.805  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.035      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.342 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.555 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.790      ;
; 0.562 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.797      ;
; 0.566 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.801      ;
; 0.570 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.805      ;
; 0.574 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.809      ;
; 0.588 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.823      ;
; 0.621 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.854      ;
; 0.668 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.926      ;
; 0.693 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.928      ;
; 0.752 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.951      ;
; 0.839 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.097      ;
; 0.844 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.079      ;
; 0.850 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.085      ;
; 0.853 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.088      ;
; 0.855 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.090      ;
; 0.856 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.089      ;
; 0.857 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.090      ;
; 0.858 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.093      ;
; 0.860 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.095      ;
; 0.863 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.098      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.119      ;
; 0.919 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.152      ;
; 0.919 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.152      ;
; 0.951 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.186      ;
; 0.955 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.188      ;
; 0.956 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.191      ;
; 0.967 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.202      ;
; 0.967 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.202      ;
; 0.970 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.205      ;
; 0.972 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.207      ;
; 0.973 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.208      ;
; 0.977 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.212      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.213      ;
; 0.980 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.215      ;
; 0.980 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.215      ;
; 0.984 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.216      ;
; 0.995 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.227      ;
; 0.999 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.243      ;
; 1.050 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.249      ;
; 1.050 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.249      ;
; 1.064 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.308      ;
; 1.066 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.301      ;
; 1.069 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.304      ;
; 1.076 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.297      ;
; 1.077 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.312      ;
; 1.077 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.312      ;
; 1.078 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.274      ;
; 1.079 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.314      ;
; 1.084 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.319      ;
; 1.088 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.323      ;
; 1.092 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.288      ;
; 1.094 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.290      ;
; 1.099 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.295      ;
; 1.108 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.340      ;
; 1.115 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.311      ;
; 1.118 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.314      ;
; 1.119 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.315      ;
; 1.124 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.357      ;
; 1.125 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.358      ;
; 1.141 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.374      ;
; 1.146 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.379      ;
; 1.156 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.388      ;
; 1.167 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.399      ;
; 1.191 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.426      ;
; 1.194 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.429      ;
; 1.213 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.448      ;
; 1.227 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.462      ;
; 1.236 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.469      ;
; 1.244 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.477      ;
; 1.250 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.465      ;
; 1.252 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.485      ;
; 1.280 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.543      ;
; 1.296 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.559      ;
; 1.301 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.536      ;
; 1.316 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.538      ;
; 1.340 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.539      ;
; 1.340 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.555      ;
; 1.344 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.571      ;
; 1.353 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.588      ;
; 1.372 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.607      ;
; 1.373 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.608      ;
; 1.380 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.615      ;
; 1.385 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.620      ;
; 1.386 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.649      ;
; 1.402 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.665      ;
; 1.404 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.631      ;
; 1.420 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.647      ;
; 1.422 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.631      ;
; 1.425 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.634      ;
; 1.429 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.326     ; 1.260      ;
; 1.432 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.631      ;
; 1.435 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.650      ;
; 1.440 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.649      ;
; 1.450 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.326     ; 1.281      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.787 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 2.654      ;
; -2.787 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 2.654      ;
; -2.787 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 2.654      ;
; -2.766 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.640      ;
; -2.766 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.640      ;
; -2.766 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.640      ;
; -2.766 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.640      ;
; -2.752 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.626      ;
; -2.622 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 2.489      ;
; -2.622 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 2.489      ;
; -2.622 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 2.489      ;
; -2.608 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.482      ;
; -2.608 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.482      ;
; -2.608 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.482      ;
; -2.608 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.482      ;
; -2.607 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.062     ; 2.481      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.654      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.654      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.654      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.654      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.654      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.654      ;
; -2.436 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.654      ;
; -2.416 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.640      ;
; -2.416 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.640      ;
; -2.402 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.626      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.328 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.557      ;
; -2.312 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.327      ; 2.575      ;
; -2.276 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.529      ;
; -2.276 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.529      ;
; -2.276 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.529      ;
; -2.276 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.529      ;
; -2.276 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.529      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.489      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.489      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.489      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.489      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.489      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.489      ;
; -2.271 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.282      ; 2.489      ;
; -2.258 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.482      ;
; -2.258 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.482      ;
; -2.257 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.288      ; 2.481      ;
; -2.193 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.423      ;
; -2.193 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.423      ;
; -2.193 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.423      ;
; -2.193 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.423      ;
; -2.193 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.423      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.182 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.293      ; 2.411      ;
; -2.162 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.327      ; 2.425      ;
; -2.159 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.412      ;
; -2.159 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.412      ;
; -2.159 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.412      ;
; -2.159 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.412      ;
; -2.159 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.317      ; 2.412      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.076 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.330      ;
; -2.075 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.311      ;
; -2.075 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.311      ;
; -2.075 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.311      ;
; -2.075 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.300      ; 2.311      ;
; -2.047 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.328      ; 2.311      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.263      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.263      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.263      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.263      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.294      ; 2.263      ;
; -1.931 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.185      ;
; -1.931 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.185      ;
; -1.931 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.185      ;
; -1.931 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.185      ;
; -1.931 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.185      ;
; -1.931 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.185      ;
; -1.931 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.318      ; 2.185      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                         ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.933 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.716      ;
; -1.933 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.716      ;
; -1.911 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.694      ;
; -1.911 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.694      ;
; -1.911 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.694      ;
; -1.911 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.694      ;
; -1.911 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.694      ;
; -1.911 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.348      ; 2.694      ;
; -1.667 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.713      ; 2.815      ;
; -1.667 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.713      ; 2.815      ;
; -1.667 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.713      ; 2.815      ;
; -1.667 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.713      ; 2.815      ;
; -1.556 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.709      ;
; -1.556 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.709      ;
; -1.556 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.709      ;
; -1.556 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.709      ;
; -1.556 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.709      ;
; -1.556 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.709      ;
; -1.541 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.694      ;
; -1.541 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.718      ; 2.694      ;
; -1.254 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.537      ;
; -1.254 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.537      ;
; -1.242 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.525      ;
; -1.242 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.525      ;
; -1.242 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.525      ;
; -1.242 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.525      ;
; -1.242 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.525      ;
; -1.242 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.348      ; 2.525      ;
; -0.964 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.713      ; 2.612      ;
; -0.964 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.713      ; 2.612      ;
; -0.964 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.713      ; 2.612      ;
; -0.964 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.713      ; 2.612      ;
; -0.893 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.546      ;
; -0.893 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.546      ;
; -0.893 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.546      ;
; -0.893 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.546      ;
; -0.893 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.546      ;
; -0.893 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.546      ;
; -0.872 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.525      ;
; -0.872 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.718      ; 2.525      ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                         ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.024 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.442      ;
; 1.024 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.442      ;
; 1.044 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.462      ;
; 1.044 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.462      ;
; 1.044 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.462      ;
; 1.044 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.462      ;
; 1.044 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.462      ;
; 1.044 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.151      ; 2.462      ;
; 1.111 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.147      ; 2.525      ;
; 1.111 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.147      ; 2.525      ;
; 1.111 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.147      ; 2.525      ;
; 1.111 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.147      ; 2.525      ;
; 1.408 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 2.442      ;
; 1.408 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 2.442      ;
; 1.408 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 2.442      ;
; 1.408 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 2.442      ;
; 1.408 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 2.442      ;
; 1.408 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 2.442      ;
; 1.420 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.453      ;
; 1.420 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.766      ; 2.453      ;
; 1.690 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.608      ;
; 1.690 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.608      ;
; 1.704 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.622      ;
; 1.704 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.622      ;
; 1.704 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.622      ;
; 1.704 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.622      ;
; 1.704 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.622      ;
; 1.704 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.151      ; 2.622      ;
; 1.811 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.147      ; 2.725      ;
; 1.811 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.147      ; 2.725      ;
; 1.811 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.147      ; 2.725      ;
; 1.811 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.147      ; 2.725      ;
; 2.074 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 2.608      ;
; 2.074 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 2.608      ;
; 2.074 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 2.608      ;
; 2.074 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 2.608      ;
; 2.074 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 2.608      ;
; 2.074 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.767      ; 2.608      ;
; 2.096 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.766      ; 2.629      ;
; 2.096 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.766      ; 2.629      ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.097      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.114 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.115      ;
; 1.116 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.097      ;
; 1.116 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.097      ;
; 1.116 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.097      ;
; 1.116 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.097      ;
; 1.215 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.190      ;
; 1.215 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.190      ;
; 1.215 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.190      ;
; 1.215 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.190      ;
; 1.215 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.190      ;
; 1.229 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.240      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.258 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.734      ; 2.259      ;
; 1.259 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.240      ;
; 1.259 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.240      ;
; 1.259 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.240      ;
; 1.259 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 2.240      ;
; 1.333 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.333      ;
; 1.333 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.333      ;
; 1.333 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.333      ;
; 1.333 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.333      ;
; 1.333 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.333      ;
; 1.336 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.346      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.333      ;
; 1.373 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.348      ;
; 1.373 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.348      ;
; 1.373 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.348      ;
; 1.373 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.348      ;
; 1.373 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.708      ; 2.348      ;
; 1.430 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.400      ;
; 1.432 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.401      ;
; 1.432 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.401      ;
; 1.445 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.407      ;
; 1.445 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.407      ;
; 1.445 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.407      ;
; 1.445 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.407      ;
; 1.445 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.407      ;
; 1.445 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.407      ;
; 1.445 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.407      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.449      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.449      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.449      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.449      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.733      ; 2.449      ;
; 1.484 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.494      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.502 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 2.476      ;
; 1.573 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 2.543      ;
; 1.587 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.556      ;
; 1.587 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.702      ; 2.556      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.569      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.569      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.569      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.569      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.569      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.569      ;
; 1.607 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.695      ; 2.569      ;
; 1.795 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 2.400      ;
; 1.797 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.401      ;
; 1.797 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.401      ;
; 1.797 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.401      ;
; 1.797 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 2.401      ;
; 1.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 2.407      ;
; 1.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 2.407      ;
; 1.810 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 2.407      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                             ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Write_addressing~7|datac           ;
; 0.314  ; 0.314        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7|combout         ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[5]          ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[4]          ;
; 0.321  ; 0.321        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7clkctrl|inclk[0] ;
; 0.321  ; 0.321        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7clkctrl|outclk   ;
; 0.321  ; 0.321        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[0]          ;
; 0.321  ; 0.321        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[2]          ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[10]         ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[11]         ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[13]         ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[1]          ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[3]          ;
; 0.322  ; 0.322        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[6]          ;
; 0.337  ; 0.337        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[5]|datad               ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[4]|datad               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]~input|o                                     ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[0]|datad               ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[2]|datad               ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[10]|datad              ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[11]|datad              ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[13]|datad              ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[1]|datad               ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[3]|datad               ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[6]|datad               ;
; 0.346  ; 0.346        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[12]|datac              ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[12]         ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[14]|datac              ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]|datac              ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[7]|datac               ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[8]|datac               ;
; 0.355  ; 0.355        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[9]|datac               ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[14]         ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[15]         ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[7]          ;
; 0.355  ; 0.355        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[8]          ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[9]          ;
; 0.359  ; 0.359        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|D_out~0|combout                    ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[11]          ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[13]          ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[14]          ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|D_out~0|datad                      ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2clkctrl|inclk[0]    ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2clkctrl|outclk      ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[0]           ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[1]           ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[2]           ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[3]           ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[4]           ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[15]          ;
; 0.375  ; 0.375        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[6]           ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[5]           ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[7]           ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[8]           ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|combout            ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|combout                  ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[11]|datad               ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[13]|datad               ;
; 0.387  ; 0.387        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[14]|datad               ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]|datad                ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[1]|datad                ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[2]|datad                ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[3]|datad                ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[4]|datad                ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[12]|datac               ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]|datad               ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[6]|datad                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[12]          ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|datab              ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[10]|datac               ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[5]|datad                ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[7]|datad                ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[8]|datad                ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[9]|datac                ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[10]          ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|datab                    ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; SW[0]~input|i                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]~input|i                                     ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[9]           ;
; 0.559  ; 0.559        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[9]|datac                ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[10]          ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[10]|datac               ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[5]|datad                ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[8]|datad                ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[12]          ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[12]|datac               ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]|datad               ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[6]|datad                ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[7]|datad                ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]|datad                ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[1]|datad                ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[2]|datad                ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[3]|datad                ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[4]|datad                ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[11]|datad               ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[13]|datad               ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[14]|datad               ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|combout            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; -1.764 ; -1.764       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]|datad      ;
; -1.745 ; -1.745       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|combout  ;
; -1.744 ; -1.744       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2] ;
; -1.648 ; -1.648       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2] ;
; -1.647 ; -1.647       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|combout  ;
; -1.628 ; -1.628       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]|datad      ;
; -1.052 ; -1.052       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]|datac      ;
; -1.050 ; -1.050       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; -1.041 ; -1.041       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|combout ;
; -0.927 ; -0.927       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|combout ;
; -0.919 ; -0.919       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; -0.917 ; -0.917       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]|datac      ;
; -0.862 ; -0.862       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4] ;
; -0.861 ; -0.861       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]|datac      ;
; -0.844 ; -0.844       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]|datac      ;
; -0.842 ; -0.842       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; -0.830 ; -0.830       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|combout  ;
; -0.827 ; -0.827       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|combout  ;
; -0.684 ; -0.684       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|combout  ;
; -0.681 ; -0.681       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|combout  ;
; -0.672 ; -0.672       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; -0.670 ; -0.670       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]|datac      ;
; -0.648 ; -0.648       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]|datac      ;
; -0.647 ; -0.647       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4] ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datac    ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datac    ;
; -0.604 ; -0.604       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|combout            ;
; -0.604 ; -0.604       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|combout            ;
; -0.603 ; -0.603       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]~5|combout  ;
; -0.578 ; -0.578       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datac   ;
; -0.576 ; -0.576       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|dataa    ;
; -0.572 ; -0.572       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]|datac      ;
; -0.571 ; -0.571       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[5] ;
; -0.562 ; -0.562       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|combout            ;
; -0.544 ; -0.544       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|combout            ;
; -0.515 ; -0.515       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|combout            ;
; -0.511 ; -0.511       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[5] ;
; -0.510 ; -0.510       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]|datac      ;
; -0.500 ; -0.500       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1] ;
; -0.499 ; -0.499       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]~7|combout  ;
; -0.483 ; -0.483       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datac    ;
; -0.480 ; -0.480       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]|datad      ;
; -0.478 ; -0.478       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|combout            ;
; -0.477 ; -0.477       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]~5|combout  ;
; -0.449 ; -0.449       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|combout            ;
; -0.446 ; -0.446       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datac    ;
; -0.436 ; -0.436       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|combout            ;
; -0.435 ; -0.435       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]|datad      ;
; -0.423 ; -0.423       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|dataa    ;
; -0.416 ; -0.416       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datac   ;
; -0.415 ; -0.415       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1] ;
; -0.414 ; -0.414       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]~7|combout  ;
; -0.268 ; -0.268       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|combout  ;
; -0.266 ; -0.266       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]|datad      ;
; -0.246 ; -0.246       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.243 ; -0.243       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; -0.241 ; -0.241       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]|datac      ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.215 ; -0.215       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.196 ; -0.196       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]|datad      ;
; -0.162 ; -0.162       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]|datad      ;
; -0.150 ; -0.150       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]|datac      ;
; -0.148 ; -0.148       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; -0.143 ; -0.143       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.142 ; -0.142       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.142 ; -0.142       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.142 ; -0.142       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.123 ; -0.123       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]|datad      ;
; -0.121 ; -0.121       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.199  ; 0.199        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]|datac      ;
; 0.201  ; 0.201        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.228  ; 0.228        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.321  ; 0.321        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]|datac      ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datad    ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datad    ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~0|combout            ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~4|combout            ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~6|combout            ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[1]|datad      ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datab   ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~0|datab              ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~2|datab              ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|datab              ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|datab              ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[1]~7|dataa    ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|datab              ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|datab              ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~4|datad              ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|datad    ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~6|datad              ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|datad    ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|write_couters~0|combout       ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|write_couters~0|datac         ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[5]~5|dataa    ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|datab    ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~0|combout  ;
; 0.426  ; 0.426        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|LessThan10~0|combout          ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.824  ; 9.824        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.170 ; 10.170       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.625 ; 19.855       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.625 ; 19.841       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.626 ; 19.856       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.627 ; 19.857       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.628 ; 19.858       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.629 ; 19.859       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.629 ; 19.845       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.629 ; 19.845       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.629 ; 19.845       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.629 ; 19.845       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.631 ; 19.847       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.631 ; 19.847       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.631 ; 19.847       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.631 ; 19.847       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.631 ; 19.847       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.631 ; 19.847       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 19.631 ; 19.847       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.633 ; 19.863       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.634 ; 19.864       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 639.736 ; 639.966      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 639.737 ; 639.967      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 639.738 ; 639.968      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 639.739 ; 639.969      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; 639.775 ; 639.991      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ;
; 639.775 ; 639.991      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ;
; 639.775 ; 639.991      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ;
; 639.775 ; 639.991      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.812 ; 6.340 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 3.643 ; 3.670 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 5.812 ; 6.340 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 8.079 ; 8.614 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 5.917 ; 5.937 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 5.300 ; 5.389 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 8.079 ; 8.614 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 7.931 ; 8.472 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.542 ; 4.692 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.931 ; 8.472 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 4.387 ; 4.940 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 5.306 ; 5.871 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 5.687 ; 6.281 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 3.926 ; 4.402 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 6.569 ; 7.049 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 6.569 ; 7.049 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.281 ; 5.810 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.880 ; 2.042 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 5.281 ; 5.810 ; Rise       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -2.092 ; -2.206 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -2.092 ; -2.206 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -3.311 ; -3.734 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.446 ; -1.553 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -2.151 ; -2.248 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -1.446 ; -1.553 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -4.281 ; -4.729 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -2.446 ; -2.756 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.545 ; -2.756 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.823 ; -6.258 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -2.671 ; -3.119 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -2.788 ; -3.286 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -2.730 ; -3.220 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -2.446 ; -2.911 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.337 ; -3.729 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.337 ; -3.729 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.836  ; 1.727  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.836  ; 1.727  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.306 ; -0.742 ; Rise       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.293 ; 4.282 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.879 ; 3.906 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.138 ; 4.158 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.773 ; 3.759 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.293 ; 4.282 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.537 ; 5.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.152 ; 4.168 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.537 ; 5.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.207 ; 4.240 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.883 ; 3.899 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.145 ; 4.164 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.145 ; 4.164 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.106 ; 4.113 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.896 ; 3.915 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.043 ; 4.025 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.330 ; 3.315 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.428 ; 3.451 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.683 ; 3.702 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.330 ; 3.315 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.828 ; 3.815 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.439 ; 3.454 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.697 ; 3.711 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.076 ; 5.187 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.750 ; 3.781 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.439 ; 3.454 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.451 ; 3.469 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.689 ; 3.707 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.653 ; 3.659 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.451 ; 3.469 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.586 ; 3.566 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 57.04 MHz  ; 57.04 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;                                                               ;
; 99.54 MHz  ; 99.54 MHz       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 271.59 MHz ; 250.0 MHz       ; SW[0]                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
; 400.64 MHz ; 250.0 MHz       ; RAMs_drive:RAM_controller|v_count_write[0]          ; limit due to low minimum pulse width violation (tcl)          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -8.797 ; -625.317      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -5.692 ; -524.438      ;
; SW[0]                                               ; -3.379 ; -72.287       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -2.111 ; -13.777       ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -2.074 ; -36.126       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -1.512 ; -8.309        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.441 ; -1.224        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.297  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -2.483 ; -111.508      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -1.694 ; -30.076       ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.931 ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.934 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -3.000        ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -1.500  ; -35.537       ;
; CLOCK_50                                            ; 9.784   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.610  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.740 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -8.797 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.256     ; 3.502      ;
; -8.797 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.256     ; 3.502      ;
; -8.761 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.264     ; 3.458      ;
; -8.761 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.264     ; 3.458      ;
; -8.696 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.205     ; 3.452      ;
; -8.696 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.205     ; 3.452      ;
; -8.671 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.222     ; 3.410      ;
; -8.671 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.222     ; 3.410      ;
; -8.662 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.252     ; 3.371      ;
; -8.662 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.252     ; 3.371      ;
; -8.657 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.253     ; 3.365      ;
; -8.657 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.253     ; 3.365      ;
; -8.637 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.253     ; 3.345      ;
; -8.637 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.253     ; 3.345      ;
; -8.608 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.269     ; 3.300      ;
; -8.608 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.269     ; 3.300      ;
; -8.600 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.210     ; 3.351      ;
; -8.600 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.210     ; 3.351      ;
; -8.596 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.257     ; 3.300      ;
; -8.596 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.257     ; 3.300      ;
; -8.572 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.262     ; 3.271      ;
; -8.572 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.262     ; 3.271      ;
; -8.551 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.261     ; 3.251      ;
; -8.551 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.261     ; 3.251      ;
; -8.520 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.209     ; 3.272      ;
; -8.520 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.209     ; 3.272      ;
; -8.513 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.265     ; 3.209      ;
; -8.513 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.265     ; 3.209      ;
; -8.491 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.252     ; 3.200      ;
; -8.491 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.252     ; 3.200      ;
; -8.486 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.267     ; 3.180      ;
; -8.486 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.267     ; 3.180      ;
; -8.471 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.261     ; 3.171      ;
; -8.471 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.261     ; 3.171      ;
; -8.447 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.202     ; 3.206      ;
; -8.447 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.202     ; 3.206      ;
; -8.428 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.206     ; 3.183      ;
; -8.428 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.206     ; 3.183      ;
; -8.420 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.270     ; 3.111      ;
; -8.420 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.270     ; 3.111      ;
; -8.416 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.217     ; 3.160      ;
; -8.416 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.217     ; 3.160      ;
; -8.409 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.270     ; 3.100      ;
; -8.409 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.270     ; 3.100      ;
; -8.408 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.206     ; 3.163      ;
; -8.408 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.206     ; 3.163      ;
; -8.396 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.216     ; 3.141      ;
; -8.396 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.216     ; 3.141      ;
; -8.389 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.262     ; 3.088      ;
; -8.389 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.262     ; 3.088      ;
; -8.382 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.264     ; 3.079      ;
; -8.382 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.264     ; 3.079      ;
; -8.371 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.238     ; 3.094      ;
; -8.370 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.238     ; 3.093      ;
; -8.362 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.263     ; 3.060      ;
; -8.362 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.263     ; 3.060      ;
; -8.349 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.260     ; 3.050      ;
; -8.349 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.260     ; 3.050      ;
; -8.345 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.233     ; 3.073      ;
; -8.344 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.215     ; 3.090      ;
; -8.344 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.215     ; 3.090      ;
; -8.339 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.207     ; 3.093      ;
; -8.339 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.207     ; 3.093      ;
; -8.332 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.260     ; 3.033      ;
; -8.332 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.260     ; 3.033      ;
; -8.322 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.206     ; 3.077      ;
; -8.322 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.206     ; 3.077      ;
; -8.303 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.269     ; 2.995      ;
; -8.303 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.269     ; 2.995      ;
; -8.300 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.270     ; 2.991      ;
; -8.300 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.270     ; 2.991      ;
; -8.299 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.214     ; 3.046      ;
; -8.299 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.214     ; 3.046      ;
; -8.276 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.202     ; 3.035      ;
; -8.276 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.202     ; 3.035      ;
; -8.272 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.211     ; 3.022      ;
; -8.272 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.211     ; 3.022      ;
; -8.240 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.214     ; 2.987      ;
; -8.240 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.214     ; 2.987      ;
; -8.236 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.266     ; 2.931      ;
; -8.236 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.266     ; 2.931      ;
; -8.236 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.218     ; 2.979      ;
; -8.236 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.218     ; 2.979      ;
; -8.222 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.203     ; 2.980      ;
; -8.222 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.203     ; 2.980      ;
; -8.203 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.203     ; 2.961      ;
; -8.203 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.203     ; 2.961      ;
; -8.200 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.220     ; 2.941      ;
; -8.200 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.220     ; 2.941      ;
; -8.194 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.261     ; 2.894      ;
; -8.194 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.261     ; 2.894      ;
; -8.186 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.214     ; 2.933      ;
; -8.186 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.214     ; 2.933      ;
; -8.168 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.219     ; 2.910      ;
; -8.168 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.219     ; 2.910      ;
; -8.161 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.212     ; 2.910      ;
; -8.161 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.212     ; 2.910      ;
; -8.147 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.213     ; 2.895      ;
; -8.147 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.213     ; 2.895      ;
; -8.146 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -5.272     ; 2.835      ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -5.692 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.977     ; 2.675      ;
; -5.692 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.973     ; 2.679      ;
; -5.692 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.977     ; 2.675      ;
; -5.632 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.989     ; 2.603      ;
; -5.632 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.989     ; 2.603      ;
; -5.631 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.985     ; 2.606      ;
; -5.612 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.991     ; 2.581      ;
; -5.612 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.987     ; 2.585      ;
; -5.612 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.991     ; 2.581      ;
; -5.576 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.979     ; 2.557      ;
; -5.576 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.975     ; 2.561      ;
; -5.576 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.979     ; 2.557      ;
; -5.551 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.823     ; 2.688      ;
; -5.551 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.819     ; 2.692      ;
; -5.551 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.823     ; 2.688      ;
; -5.550 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.987     ; 2.523      ;
; -5.550 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.983     ; 2.527      ;
; -5.550 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.987     ; 2.523      ;
; -5.543 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.974     ; 2.529      ;
; -5.543 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.970     ; 2.533      ;
; -5.543 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.974     ; 2.529      ;
; -5.518 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.998     ; 2.480      ;
; -5.518 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.994     ; 2.484      ;
; -5.518 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.998     ; 2.480      ;
; -5.513 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.991     ; 2.482      ;
; -5.513 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.991     ; 2.482      ;
; -5.512 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.987     ; 2.485      ;
; -5.511 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.989     ; 2.482      ;
; -5.511 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.989     ; 2.482      ;
; -5.510 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.985     ; 2.485      ;
; -5.505 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.986     ; 2.479      ;
; -5.505 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.982     ; 2.483      ;
; -5.505 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.986     ; 2.479      ;
; -5.476 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.001     ; 2.435      ;
; -5.476 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.997     ; 2.439      ;
; -5.476 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.001     ; 2.435      ;
; -5.474 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.973     ; 2.461      ;
; -5.474 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.969     ; 2.465      ;
; -5.474 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.973     ; 2.461      ;
; -5.467 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.990     ; 2.437      ;
; -5.467 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.986     ; 2.441      ;
; -5.467 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.990     ; 2.437      ;
; -5.461 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.986     ; 2.435      ;
; -5.461 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.982     ; 2.439      ;
; -5.461 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.986     ; 2.435      ;
; -5.454 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.984     ; 2.430      ;
; -5.454 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.980     ; 2.434      ;
; -5.454 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.984     ; 2.430      ;
; -5.452 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.978     ; 2.434      ;
; -5.452 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.978     ; 2.434      ;
; -5.451 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.974     ; 2.437      ;
; -5.447 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.983     ; 2.424      ;
; -5.447 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.979     ; 2.428      ;
; -5.447 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.983     ; 2.424      ;
; -5.446 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.985     ; 2.421      ;
; -5.446 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.981     ; 2.425      ;
; -5.446 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.985     ; 2.421      ;
; -5.445 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.985     ; 2.420      ;
; -5.445 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.981     ; 2.424      ;
; -5.445 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.985     ; 2.420      ;
; -5.436 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.841     ; 2.555      ;
; -5.436 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.841     ; 2.555      ;
; -5.436 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.837     ; 2.559      ;
; -5.434 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.839     ; 2.555      ;
; -5.434 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.839     ; 2.555      ;
; -5.433 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.835     ; 2.558      ;
; -5.432 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.987     ; 2.405      ;
; -5.432 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.983     ; 2.409      ;
; -5.432 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.987     ; 2.405      ;
; -5.426 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.827     ; 2.559      ;
; -5.426 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.827     ; 2.559      ;
; -5.425 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.823     ; 2.562      ;
; -5.414 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.997     ; 2.377      ;
; -5.414 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.993     ; 2.381      ;
; -5.414 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.997     ; 2.377      ;
; -5.410 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.824     ; 2.546      ;
; -5.410 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.820     ; 2.550      ;
; -5.410 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.824     ; 2.546      ;
; -5.408 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.989     ; 2.379      ;
; -5.408 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.985     ; 2.383      ;
; -5.408 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.989     ; 2.379      ;
; -5.405 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.832     ; 2.533      ;
; -5.405 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.828     ; 2.537      ;
; -5.405 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.832     ; 2.533      ;
; -5.403 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.975     ; 2.388      ;
; -5.403 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.975     ; 2.388      ;
; -5.402 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.971     ; 2.391      ;
; -5.397 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.983     ; 2.374      ;
; -5.397 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.983     ; 2.374      ;
; -5.397 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.979     ; 2.378      ;
; -5.389 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.839     ; 2.510      ;
; -5.389 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.839     ; 2.510      ;
; -5.388 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.835     ; 2.513      ;
; -5.387 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.973     ; 2.374      ;
; -5.387 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.969     ; 2.378      ;
; -5.387 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.973     ; 2.374      ;
; -5.379 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.973     ; 2.366      ;
; -5.379 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.969     ; 2.370      ;
; -5.379 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.973     ; 2.366      ;
; -5.364 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.000     ; 2.324      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                          ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -3.379 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.504      ; 7.100      ;
; -3.298 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.532      ; 7.047      ;
; -3.269 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.532      ; 7.018      ;
; -3.137 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.864      ; 7.218      ;
; -3.133 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.486      ; 6.670      ;
; -3.121 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.487      ; 6.659      ;
; -3.084 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.459      ; 6.594      ;
; -3.076 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.495      ; 6.622      ;
; -3.052 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.819      ; 6.922      ;
; -3.044 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.495      ; 6.590      ;
; -3.040 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.819      ; 6.910      ;
; -3.033 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.459      ; 6.543      ;
; -3.018 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.504      ; 6.739      ;
; -3.002 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.485      ; 6.710      ;
; -3.001 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.406      ; 6.460      ;
; -2.995 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.406      ; 6.454      ;
; -2.994 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.540      ; 6.751      ;
; -2.976 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.495      ; 6.522      ;
; -2.962 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.540      ; 6.719      ;
; -2.953 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.601      ; 6.713      ;
; -2.944 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.457      ; 6.624      ;
; -2.938 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.531      ; 6.686      ;
; -2.936 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.495      ; 6.482      ;
; -2.930 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.864      ; 7.011      ;
; -2.926 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.484      ; 6.633      ;
; -2.913 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.827      ; 6.791      ;
; -2.913 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.818      ; 6.782      ;
; -2.899 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.817      ; 6.939      ;
; -2.898 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.744      ; 6.695      ;
; -2.894 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.540      ; 6.651      ;
; -2.870 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.495      ; 6.416      ;
; -2.856 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.819      ; 6.726      ;
; -2.854 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.540      ; 6.611      ;
; -2.849 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.601      ; 6.609      ;
; -2.845 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.817      ; 6.885      ;
; -2.843 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.827      ; 6.721      ;
; -2.831 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.872      ; 6.920      ;
; -2.824 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.816      ; 6.863      ;
; -2.818 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.457      ; 6.498      ;
; -2.810 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.827      ; 6.688      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.487      ; 6.344      ;
; -2.804 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.817      ; 6.844      ;
; -2.804 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.493      ; 6.520      ;
; -2.799 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.744      ; 6.596      ;
; -2.788 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.540      ; 6.545      ;
; -2.787 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.819      ; 6.657      ;
; -2.781 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.744      ; 6.578      ;
; -2.772 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.493      ; 6.488      ;
; -2.769 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.744      ; 6.566      ;
; -2.767 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.817      ; 6.807      ;
; -2.761 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.872      ; 6.850      ;
; -2.754 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.863      ; 6.834      ;
; -2.746 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.864      ; 6.827      ;
; -2.746 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.744      ; 6.543      ;
; -2.745 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.864      ; 6.826      ;
; -2.743 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.745      ; 6.576      ;
; -2.732 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.601      ; 6.492      ;
; -2.728 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.872      ; 6.817      ;
; -2.704 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.493      ; 6.420      ;
; -2.704 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.745      ; 6.537      ;
; -2.697 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.601      ; 6.457      ;
; -2.696 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.744      ; 6.493      ;
; -2.670 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.744      ; 6.467      ;
; -2.641 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.825      ; 6.689      ;
; -2.634 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.493      ; 6.350      ;
; -2.626 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.745      ; 6.459      ;
; -2.591 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.263      ; 6.013      ;
; -2.588 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.745      ; 6.421      ;
; -2.586 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.745      ; 6.419      ;
; -2.574 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.601      ; 6.334      ;
; -2.571 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.825      ; 6.619      ;
; -2.570 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.407      ; 6.065      ;
; -2.568 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.493      ; 6.284      ;
; -2.552 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.268      ; 5.979      ;
; -2.538 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.825      ; 6.586      ;
; -2.531 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.412      ; 6.031      ;
; -2.528 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.407      ; 6.023      ;
; -2.522 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.407      ; 6.017      ;
; -2.508 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.263      ; 5.930      ;
; -2.487 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.407      ; 5.982      ;
; -2.487 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.745      ; 6.320      ;
; -2.475 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.495      ; 6.021      ;
; -2.470 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.268      ; 5.897      ;
; -2.444 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.268      ; 5.871      ;
; -2.434 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.268      ; 5.861      ;
; -2.423 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.412      ; 5.923      ;
; -2.412 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.412      ; 5.912      ;
; -2.393 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.540      ; 6.150      ;
; -2.378 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.485      ; 6.086      ;
; -2.372 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.412      ; 5.872      ;
; -2.365 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.406      ; 5.824      ;
; -2.363 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.745      ; 6.196      ;
; -2.348 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.601      ; 6.108      ;
; -2.333 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[1]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.258      ; 5.511      ;
; -2.326 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.411      ; 5.790      ;
; -2.282 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.406      ; 5.741      ;
; -2.249 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.411      ; 5.713      ;
; -2.218 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.411      ; 5.682      ;
; -2.213 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 3.411      ; 5.677      ;
; -2.210 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 4.509      ; 5.936      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                                                                                                                       ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                        ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.111 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.463      ; 2.448      ;
; -2.074 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.463      ; 2.411      ;
; -2.059 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.125      ; 2.058      ;
; -2.018 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.463      ; 2.355      ;
; -1.984 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.125      ; 1.983      ;
; -1.958 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.092      ; 2.930      ;
; -1.930 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.881      ; 2.693      ;
; -1.921 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.092      ; 2.893      ;
; -1.914 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.586      ; 2.133      ;
; -1.908 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.463      ; 2.245      ;
; -1.906 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.754      ; 2.540      ;
; -1.893 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.881      ; 2.656      ;
; -1.889 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.586      ; 2.108      ;
; -1.878 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.543      ; 2.303      ;
; -1.877 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.248      ; 1.758      ;
; -1.865 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.092      ; 2.837      ;
; -1.850 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.463      ; 2.187      ;
; -1.837 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.881      ; 2.600      ;
; -1.831 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.754      ; 2.465      ;
; -1.820 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.586      ; 2.039      ;
; -1.803 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.543      ; 2.228      ;
; -1.788 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.463      ; 2.125      ;
; -1.783 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.248      ; 1.664      ;
; -1.755 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.092      ; 2.727      ;
; -1.727 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.881      ; 2.490      ;
; -1.723 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.586      ; 1.942      ;
; -1.697 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.092      ; 2.669      ;
; -1.669 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.881      ; 2.432      ;
; -1.653 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.586      ; 1.872      ;
; -1.635 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.092      ; 2.607      ;
; -1.607 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.881      ; 2.370      ;
; -1.569 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.586      ; 1.788      ;
; -1.546 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.450      ; 2.133      ;
; -1.521 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.450      ; 2.108      ;
; -1.517 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.608      ; 2.500      ;
; -1.509 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.112      ; 1.758      ;
; -1.480 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.608      ; 2.463      ;
; -1.465 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.270      ; 2.110      ;
; -1.463 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.463      ; 1.800      ;
; -1.452 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.450      ; 2.039      ;
; -1.445 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.841      ; 2.658      ;
; -1.424 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.608      ; 2.407      ;
; -1.415 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.112      ; 1.664      ;
; -1.408 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.841      ; 2.621      ;
; -1.393 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.503      ; 2.268      ;
; -1.390 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.270      ; 2.035      ;
; -1.356 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.246      ; 2.984      ;
; -1.355 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.450      ; 1.942      ;
; -1.352 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.841      ; 2.565      ;
; -1.319 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.246      ; 2.947      ;
; -1.318 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.503      ; 2.193      ;
; -1.314 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.608      ; 2.297      ;
; -1.310 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.092      ; 2.282      ;
; -1.304 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.908      ; 2.594      ;
; -1.285 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.450      ; 1.872      ;
; -1.282 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.881      ; 2.045      ;
; -1.264 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.586      ; 1.483      ;
; -1.263 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.246      ; 2.891      ;
; -1.256 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.608      ; 2.239      ;
; -1.242 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.841      ; 2.455      ;
; -1.229 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.908      ; 2.519      ;
; -1.201 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.450      ; 1.788      ;
; -1.194 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.608      ; 2.177      ;
; -1.184 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.841      ; 2.397      ;
; -1.153 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.246      ; 2.781      ;
; -1.122 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.841      ; 2.335      ;
; -1.095 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.246      ; 2.723      ;
; -1.033 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.246      ; 2.661      ;
; -1.003 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.493      ; 2.133      ;
; -0.978 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.493      ; 2.108      ;
; -0.966 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.155      ; 1.758      ;
; -0.948 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.154      ; 2.984      ;
; -0.947 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.839      ; 2.658      ;
; -0.911 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.154      ; 2.947      ;
; -0.910 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.839      ; 2.621      ;
; -0.909 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.493      ; 2.039      ;
; -0.896 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.450      ; 1.483      ;
; -0.896 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.816      ; 2.594      ;
; -0.895 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.501      ; 2.268      ;
; -0.872 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.155      ; 1.664      ;
; -0.869 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.608      ; 1.852      ;
; -0.855 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.154      ; 2.891      ;
; -0.854 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.839      ; 2.565      ;
; -0.821 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.816      ; 2.519      ;
; -0.820 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.501      ; 2.193      ;
; -0.812 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.493      ; 1.942      ;
; -0.797 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.841      ; 2.010      ;
; -0.748 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.233      ; 2.125      ;
; -0.745 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.154      ; 2.781      ;
; -0.744 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.839      ; 2.455      ;
; -0.742 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.493      ; 1.872      ;
; -0.735 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.220      ; 1.862      ;
; -0.708 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.246      ; 2.336      ;
; -0.694 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.378      ; 2.217      ;
; -0.687 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.154      ; 2.723      ;
; -0.686 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.839      ; 2.397      ;
; -0.658 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.493      ; 1.788      ;
; -0.655 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.419      ; 2.448      ;
; -0.645 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 1.905      ; 2.930      ;
; -0.625 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 2.154      ; 2.661      ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                           ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -2.074 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.612      ; 3.618      ;
; -1.917 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.613      ; 3.776      ;
; -1.905 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.606      ; 3.781      ;
; -1.903 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.295      ; 3.472      ;
; -1.899 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.613      ; 3.794      ;
; -1.891 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.607      ; 3.796      ;
; -1.889 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.607      ; 3.798      ;
; -1.842 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.613      ; 3.851      ;
; -1.825 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.607      ; 3.862      ;
; -1.812 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.294      ; 3.562      ;
; -1.809 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.288      ; 3.559      ;
; -1.790 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.302      ; 3.592      ;
; -1.725 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.614      ; 3.969      ;
; -1.719 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.480      ; 3.841      ;
; -1.719 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.190      ; 3.551      ;
; -1.697 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.301      ; 3.684      ;
; -1.695 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.194      ; 3.579      ;
; -1.694 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.295      ; 3.681      ;
; -1.687 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.302      ; 3.695      ;
; -1.682 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.614      ; 4.012      ;
; -1.677 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.621      ; 4.024      ;
; -1.672 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.201      ; 3.609      ;
; -1.651 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.614      ; 4.043      ;
; -1.648 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.295      ; 3.727      ;
; -1.642 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.481      ; 3.919      ;
; -1.641 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.197      ; 3.636      ;
; -1.641 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.302      ; 3.741      ;
; -1.636 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.620      ; 4.064      ;
; -1.633 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.301      ; 3.748      ;
; -1.626 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.607      ; 4.061      ;
; -1.615 ; SW[0]                                      ; RAMs_drive:RAM_controller|readDir_32[9]   ; SW[0]                                               ; SW[0]       ; 0.000        ; 5.671      ; 4.056      ;
; -1.604 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.197      ; 3.673      ;
; -1.578 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.621      ; 4.123      ;
; -1.577 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.302      ; 3.805      ;
; -1.566 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.621      ; 4.135      ;
; -1.563 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.162      ; 3.679      ;
; -1.559 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.520      ; 4.041      ;
; -1.557 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.513      ; 4.036      ;
; -1.553 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.516      ; 4.043      ;
; -1.552 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.614      ; 4.142      ;
; -1.545 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.302      ; 3.837      ;
; -1.544 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.481      ; 4.017      ;
; -1.541 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.295      ; 3.834      ;
; -1.540 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.295      ; 3.835      ;
; -1.540 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.614      ; 4.154      ;
; -1.537 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.620      ; 4.163      ;
; -1.536 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.302      ; 3.846      ;
; -1.530 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.197      ; 3.747      ;
; -1.528 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.509      ; 4.061      ;
; -1.526 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.301      ; 3.855      ;
; -1.525 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.301      ; 3.856      ;
; -1.525 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.620      ; 4.175      ;
; -1.516 ; SW[0]                                      ; RAMs_drive:RAM_controller|readDir_32[10]  ; SW[0]                                               ; SW[0]       ; 0.000        ; 5.670      ; 4.154      ;
; -1.515 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.201      ; 3.766      ;
; -1.515 ; SW[0]                                      ; RAMs_drive:RAM_controller|readDir_32[12]  ; SW[0]                                               ; SW[0]       ; 0.000        ; 5.664      ; 4.149      ;
; -1.503 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.295      ; 3.872      ;
; -1.501 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.614      ; 4.193      ;
; -1.500 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.178      ; 3.758      ;
; -1.499 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.481      ; 4.062      ;
; -1.491 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.179      ; 3.768      ;
; -1.490 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.179      ; 3.769      ;
; -1.489 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.178      ; 3.769      ;
; -1.488 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.301      ; 3.893      ;
; -1.487 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.481      ; 4.074      ;
; -1.476 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.301      ; 3.905      ;
; -1.475 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.295      ; 3.900      ;
; -1.468 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.197      ; 3.809      ;
; -1.465 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.201      ; 3.816      ;
; -1.460 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.520      ; 4.140      ;
; -1.458 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.179      ; 3.801      ;
; -1.454 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.516      ; 4.142      ;
; -1.452 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.513      ; 4.141      ;
; -1.451 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.169      ; 3.798      ;
; -1.450 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.509      ; 4.139      ;
; -1.448 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.520      ; 4.152      ;
; -1.442 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.516      ; 4.154      ;
; -1.434 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.488      ; 4.134      ;
; -1.431 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.169      ; 3.818      ;
; -1.427 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.201      ; 3.854      ;
; -1.421 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.294      ; 3.953      ;
; -1.418 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.201      ; 3.863      ;
; -1.418 ; SW[0]                                      ; RAMs_drive:RAM_controller|readDir_32[7]   ; SW[0]                                               ; SW[0]       ; 0.000        ; 5.566      ; 4.148      ;
; -1.412 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.197      ; 3.865      ;
; -1.399 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.261      ; 3.942      ;
; -1.394 ; SW[0]                                      ; RAMs_drive:RAM_controller|readDir_32[8]   ; SW[0]                                               ; SW[0]       ; 0.000        ; 5.570      ; 4.176      ;
; -1.378 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.197      ; 3.899      ;
; -1.366 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[8]  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.955      ; 2.669      ;
; -1.354 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.201      ; 3.927      ;
; -1.348 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.191      ; 3.923      ;
; -1.347 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[11] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.802      ; 2.535      ;
; -1.346 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.169      ; 3.903      ;
; -1.342 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.302      ; 4.040      ;
; -1.335 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.488      ; 4.233      ;
; -1.334 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.178      ; 3.924      ;
; -1.330 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.293      ; 4.043      ;
; -1.325 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.179      ; 3.934      ;
; -1.324 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.179      ; 3.935      ;
; -1.323 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.178      ; 3.935      ;
; -1.323 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.169      ; 3.926      ;
; -1.323 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.000        ; 5.488      ; 4.245      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                        ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.512 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.429      ; 2.097      ;
; -1.343 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.209      ; 2.046      ;
; -1.247 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.308      ; 2.241      ;
; -1.037 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.429      ; 2.072      ;
; -0.964 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.027      ; 2.243      ;
; -0.916 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.491      ; 1.755      ;
; -0.869 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.025      ; 1.716      ;
; -0.867 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.209      ; 2.022      ;
; -0.830 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.198      ; 2.548      ;
; -0.786 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.358      ; 1.752      ;
; -0.768 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.308      ; 2.220      ;
; -0.761 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.296      ; 1.715      ;
; -0.747 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.789      ; 2.222      ;
; -0.711 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 3.017      ; 2.486      ;
; -0.700 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.805      ; 1.665      ;
; -0.646 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.178      ; 1.712      ;
; -0.604 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.904      ; 1.860      ;
; -0.593 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.892      ; 1.359      ;
; -0.583 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.385      ; 1.862      ;
; -0.573 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.025      ; 2.012      ;
; -0.552 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.821      ; 2.449      ;
; -0.485 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.027      ; 2.222      ;
; -0.479 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.025      ; 2.106      ;
; -0.478 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.774      ; 1.356      ;
; -0.456 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.491      ; 1.715      ;
; -0.440 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.282      ; 2.022      ;
; -0.430 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.025      ; 2.155      ;
; -0.404 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.805      ; 1.961      ;
; -0.386 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.714      ; 2.508      ;
; -0.384 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.417      ; 2.093      ;
; -0.380 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.272      ; 2.072      ;
; -0.370 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.198      ; 2.508      ;
; -0.355 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.701      ; 1.906      ;
; -0.326 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.358      ; 1.712      ;
; -0.321 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.623      ; 1.862      ;
; -0.321 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.026      ; 2.265      ;
; -0.310 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.805      ; 2.055      ;
; -0.308 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.904      ; 2.156      ;
; -0.290 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.025      ; 2.295      ;
; -0.288 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.087      ; 1.359      ;
; -0.287 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.385      ; 2.158      ;
; -0.273 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.878      ; 1.665      ;
; -0.265 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.701      ; 1.996      ;
; -0.260 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.805      ; 2.105      ;
; -0.253 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.892      ; 1.699      ;
; -0.248 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.017      ; 2.449      ;
; -0.230 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 3.026      ; 2.356      ;
; -0.226 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.789      ; 2.243      ;
; -0.222 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.262      ; 2.220      ;
; -0.221 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.296      ; 1.755      ;
; -0.218 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.310      ; 2.152      ;
; -0.214 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.904      ; 2.250      ;
; -0.212 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.868      ; 1.716      ;
; -0.202 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.794      ; 2.152      ;
; -0.193 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.385      ; 2.252      ;
; -0.186 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.481      ; 1.855      ;
; -0.177 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.892      ; 1.775      ;
; -0.161 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.904      ; 2.303      ;
; -0.158 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.954      ; 1.356      ;
; -0.154 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.892      ; 1.798      ;
; -0.152 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.806      ; 2.214      ;
; -0.140 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.385      ; 2.305      ;
; -0.138 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.774      ; 1.696      ;
; -0.120 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.805      ; 2.245      ;
; -0.106 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.178      ; 1.752      ;
; -0.096 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.481      ; 1.945      ;
; -0.090 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.580      ; 2.050      ;
; -0.080 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.613      ; 2.093      ;
; -0.076 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.417      ; 2.401      ;
; -0.069 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.061      ; 2.052      ;
; -0.062 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.774      ; 1.772      ;
; -0.061 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.806      ; 2.305      ;
; -0.058 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.858      ; 1.860      ;
; -0.056 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.905      ; 2.409      ;
; -0.049 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.568      ; 1.579      ;
; -0.039 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.774      ; 1.795      ;
; -0.035 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.386      ; 2.411      ;
; -0.025 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.623      ; 2.158      ;
; -0.021 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.904      ; 2.443      ;
; -0.018 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.893      ; 1.935      ;
; -0.015 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.821      ; 2.486      ;
; -0.014 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.892      ; 1.938      ;
; 0.000  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.385      ; 2.445      ;
; 0.000  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.580      ; 2.140      ;
; 0.018  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.417      ; 2.495      ;
; 0.021  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.061      ; 2.142      ;
; 0.023  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.878      ; 1.961      ;
; 0.024  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.568      ; 1.652      ;
; 0.035  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.905      ; 2.500      ;
; 0.052  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.087      ; 1.699      ;
; 0.055  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.417      ; 2.532      ;
; 0.056  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.386      ; 2.502      ;
; 0.066  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.450      ; 1.576      ;
; 0.069  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.623      ; 2.252      ;
; 0.072  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.893      ; 2.025      ;
; 0.084  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.868      ; 2.012      ;
; 0.084  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.282      ; 2.046      ;
; 0.097  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.310      ; 2.467      ;
; 0.097  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.775      ; 1.932      ;
; 0.101  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.774      ; 1.935      ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.441 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 0.743      ;
; -0.207 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 0.977      ;
; -0.200 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 0.984      ;
; -0.161 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 1.361      ;
; -0.111 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 1.073      ;
; -0.104 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 1.080      ;
; 0.113  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 1.635      ;
; 0.122  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 0.806      ;
; 0.337  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 1.021      ;
; 0.340  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.552      ;
; 0.363  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 1.547      ;
; 0.383  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 1.405      ;
; 0.409  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 1.593      ;
; 0.426  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 1.110      ;
; 0.433  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 1.117      ;
; 0.502  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.715      ;
; 0.506  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.719      ;
; 0.515  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.728      ;
; 0.522  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 1.206      ;
; 0.536  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.734      ;
; 0.537  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.537  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.548  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 1.732      ;
; 0.553  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.751      ;
; 0.652  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.865      ;
; 0.656  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.192      ;
; 0.692  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.229      ;
; 0.723  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.259      ;
; 0.735  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.271      ;
; 0.736  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.272      ;
; 0.745  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 1.767      ;
; 0.748  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.755  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.968      ;
; 0.755  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.968      ;
; 0.780  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.978      ;
; 0.782  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.980      ;
; 0.786  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.793  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.991      ;
; 0.821  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.357      ;
; 0.831  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.367      ;
; 0.844  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.057      ;
; 0.871  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.069      ;
; 0.878  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.076      ;
; 0.896  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.109      ;
; 0.899  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.112      ;
; 0.925  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 1.609      ;
; 0.930  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.466      ;
; 0.959  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.496      ;
; 0.966  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.503      ;
; 0.983  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.196      ;
; 0.997  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.533      ;
; 1.010  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.546      ;
; 1.017  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 1.701      ;
; 1.025  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.233      ;
; 1.025  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.233      ;
; 1.072  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.270      ;
; 1.086  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 1.770      ;
; 1.095  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.631      ;
; 1.100  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.299      ;
; 1.142  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.355      ;
; 1.158  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.371      ;
; 1.180  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.378      ;
; 1.226  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.424      ;
; 1.226  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.438      ;
; 1.247  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.460      ;
; 1.247  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.445      ;
; 1.250  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.787      ;
; 1.260  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.458      ;
; 1.279  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.478      ;
; 1.293  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.491      ;
; 1.306  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.504      ;
; 1.329  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.527      ;
; 1.345  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.543      ;
; 1.378  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.590      ;
; 1.382  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.595      ;
; 1.388  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.601      ;
; 1.391  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.589      ;
; 1.392  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.590      ;
; 1.392  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.590      ;
; 1.396  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.594      ;
; 1.398  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.606      ;
; 1.401  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.600      ;
; 1.419  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.631      ;
; 1.445  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.643      ;
; 1.465  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.678      ;
; 1.481  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.689      ;
; 1.481  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.694      ;
; 1.497  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.705      ;
; 1.530  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.728      ;
; 1.532  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.740      ;
; 1.532  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.740      ;
; 1.546  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.745      ;
; 1.548  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.756      ;
; 1.564  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.270     ; 1.438      ;
; 1.566  ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.778      ;
; 1.566  ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.778      ;
; 1.570  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.783      ;
; 1.586  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.794      ;
; 1.591  ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.803      ;
; 1.631  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.839      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.297 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.500 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.713      ;
; 0.504 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.717      ;
; 0.509 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.722      ;
; 0.513 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.726      ;
; 0.514 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.727      ;
; 0.528 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.741      ;
; 0.569 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.781      ;
; 0.615 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.851      ;
; 0.633 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.846      ;
; 0.687 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.868      ;
; 0.753 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.966      ;
; 0.758 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.994      ;
; 0.758 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.971      ;
; 0.758 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.971      ;
; 0.762 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.765 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.769 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.982      ;
; 0.770 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.983      ;
; 0.773 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.986      ;
; 0.773 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.986      ;
; 0.815 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.035      ;
; 0.841 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.053      ;
; 0.842 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.054      ;
; 0.854 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.067      ;
; 0.858 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.071      ;
; 0.858 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.071      ;
; 0.859 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.072      ;
; 0.860 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.073      ;
; 0.861 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.074      ;
; 0.865 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.078      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.091      ;
; 0.879 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.092      ;
; 0.882 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.095      ;
; 0.883 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.096      ;
; 0.889 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.102      ;
; 0.900 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.111      ;
; 0.908 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.119      ;
; 0.916 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.136      ;
; 0.943 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.156      ;
; 0.950 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.163      ;
; 0.959 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.140      ;
; 0.960 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.141      ;
; 0.961 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.174      ;
; 0.963 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.176      ;
; 0.967 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.180      ;
; 0.974 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.187      ;
; 0.976 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.180      ;
; 0.977 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.197      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.191      ;
; 0.996 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.172      ;
; 1.008 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.184      ;
; 1.009 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.220      ;
; 1.011 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.224      ;
; 1.013 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.189      ;
; 1.013 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.189      ;
; 1.013 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.226      ;
; 1.020 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.233      ;
; 1.025 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.238      ;
; 1.030 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.206      ;
; 1.032 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.208      ;
; 1.038 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.214      ;
; 1.050 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.263      ;
; 1.051 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.262      ;
; 1.060 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.271      ;
; 1.070 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.283      ;
; 1.100 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.313      ;
; 1.105 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.318      ;
; 1.106 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.319      ;
; 1.112 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.325      ;
; 1.116 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.329      ;
; 1.125 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.318      ;
; 1.148 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.389      ;
; 1.159 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.372      ;
; 1.160 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.401      ;
; 1.186 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.367      ;
; 1.193 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.398      ;
; 1.200 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.393      ;
; 1.213 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.426      ;
; 1.224 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.432      ;
; 1.227 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.440      ;
; 1.229 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.442      ;
; 1.239 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.447      ;
; 1.240 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.481      ;
; 1.251 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.459      ;
; 1.252 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.493      ;
; 1.261 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.474      ;
; 1.266 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.479      ;
; 1.276 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.464      ;
; 1.279 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.467      ;
; 1.282 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.463      ;
; 1.285 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.478      ;
; 1.286 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.467      ;
; 1.299 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.487      ;
; 1.301 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.494      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.469      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.469      ;
; -2.483 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.469      ;
; -2.462 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.455      ;
; -2.462 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.455      ;
; -2.462 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.455      ;
; -2.462 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.455      ;
; -2.451 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 2.445      ;
; -2.337 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.323      ;
; -2.337 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.323      ;
; -2.337 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.050      ; 2.323      ;
; -2.334 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.327      ;
; -2.334 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.327      ;
; -2.334 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.327      ;
; -2.334 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.057      ; 2.327      ;
; -2.330 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.058      ; 2.324      ;
; -2.164 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.469      ;
; -2.164 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.469      ;
; -2.164 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.469      ;
; -2.164 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.469      ;
; -2.164 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.469      ;
; -2.164 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.469      ;
; -2.164 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.469      ;
; -2.143 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.455      ;
; -2.143 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.455      ;
; -2.132 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.377      ; 2.445      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.071 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.386      ;
; -2.061 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.410      ; 2.407      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.364      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.364      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.364      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.364      ;
; -2.025 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.364      ;
; -2.018 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.323      ;
; -2.018 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.323      ;
; -2.018 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.323      ;
; -2.018 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.323      ;
; -2.018 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.323      ;
; -2.018 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.323      ;
; -2.018 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.369      ; 2.323      ;
; -2.015 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.327      ;
; -2.015 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.376      ; 2.327      ;
; -2.011 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.377      ; 2.324      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.947 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.379      ; 2.262      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.261      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.261      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.261      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.261      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.261      ;
; -1.930 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.410      ; 2.276      ;
; -1.917 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.256      ;
; -1.917 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.256      ;
; -1.917 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.256      ;
; -1.917 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.256      ;
; -1.917 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.403      ; 2.256      ;
; -1.846 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.166      ;
; -1.846 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.166      ;
; -1.846 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.166      ;
; -1.846 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.166      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.837 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.177      ;
; -1.819 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.411      ; 2.166      ;
; -1.805 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.121      ;
; -1.805 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.121      ;
; -1.805 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.121      ;
; -1.805 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.121      ;
; -1.805 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.380      ; 2.121      ;
; -1.709 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.029      ;
; -1.709 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.029      ;
; -1.709 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.029      ;
; -1.709 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.384      ; 2.029      ;
; -1.707 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.047      ;
; -1.707 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.047      ;
; -1.707 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.404      ; 2.047      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.694 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.403      ; 2.532      ;
; -1.694 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.403      ; 2.532      ;
; -1.675 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.404      ; 2.514      ;
; -1.675 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.404      ; 2.514      ;
; -1.675 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.404      ; 2.514      ;
; -1.675 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.404      ; 2.514      ;
; -1.675 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.404      ; 2.514      ;
; -1.675 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.404      ; 2.514      ;
; -1.450 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.723      ; 2.608      ;
; -1.450 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.723      ; 2.608      ;
; -1.450 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.723      ; 2.608      ;
; -1.450 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.723      ; 2.608      ;
; -1.356 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.727      ; 2.518      ;
; -1.356 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.727      ; 2.518      ;
; -1.356 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.727      ; 2.518      ;
; -1.356 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.727      ; 2.518      ;
; -1.356 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.727      ; 2.518      ;
; -1.356 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.727      ; 2.518      ;
; -1.351 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.728      ; 2.514      ;
; -1.351 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.728      ; 2.514      ;
; -1.041 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.403      ; 2.379      ;
; -1.041 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.403      ; 2.379      ;
; -1.029 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.404      ; 2.368      ;
; -1.029 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.404      ; 2.368      ;
; -1.029 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.404      ; 2.368      ;
; -1.029 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.404      ; 2.368      ;
; -1.029 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.404      ; 2.368      ;
; -1.029 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.404      ; 2.368      ;
; -0.782 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.723      ; 2.440      ;
; -0.782 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.723      ; 2.440      ;
; -0.782 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.723      ; 2.440      ;
; -0.782 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.723      ; 2.440      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.727      ; 2.379      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.727      ; 2.379      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.727      ; 2.379      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.727      ; 2.379      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.727      ; 2.379      ;
; -0.717 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.727      ; 2.379      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.728      ; 2.368      ;
; -0.705 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.728      ; 2.368      ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.931 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.293      ;
; 0.931 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.293      ;
; 0.942 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.304      ;
; 0.942 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.304      ;
; 0.942 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.304      ;
; 0.942 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.304      ;
; 0.942 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.304      ;
; 0.942 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 2.304      ;
; 1.005 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 2.362      ;
; 1.005 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 2.362      ;
; 1.005 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 2.362      ;
; 1.005 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.103      ; 2.362      ;
; 1.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.293      ;
; 1.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.293      ;
; 1.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.293      ;
; 1.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.293      ;
; 1.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.293      ;
; 1.269 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.293      ;
; 1.280 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.304      ;
; 1.280 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.770      ; 2.304      ;
; 1.574 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.436      ;
; 1.574 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.436      ;
; 1.578 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.440      ;
; 1.578 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.440      ;
; 1.578 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.440      ;
; 1.578 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.440      ;
; 1.578 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.440      ;
; 1.578 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.108      ; 2.440      ;
; 1.669 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.103      ; 2.526      ;
; 1.669 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.103      ; 2.526      ;
; 1.669 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.103      ; 2.526      ;
; 1.669 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.103      ; 2.526      ;
; 1.912 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.436      ;
; 1.912 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.436      ;
; 1.912 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.436      ;
; 1.912 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.436      ;
; 1.912 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.436      ;
; 1.912 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.436      ;
; 1.928 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.452      ;
; 1.928 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.770      ; 2.452      ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.934 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 1.968      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 1.984      ;
; 0.962 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 1.968      ;
; 0.962 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 1.968      ;
; 0.962 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 1.968      ;
; 0.962 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 1.968      ;
; 1.055 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.056      ;
; 1.055 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.056      ;
; 1.055 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.056      ;
; 1.055 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.056      ;
; 1.055 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.056      ;
; 1.067 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.780      ; 2.101      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.772      ; 2.112      ;
; 1.095 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.101      ;
; 1.095 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.101      ;
; 1.095 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.101      ;
; 1.095 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.101      ;
; 1.161 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.186      ;
; 1.161 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.186      ;
; 1.161 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.186      ;
; 1.161 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.186      ;
; 1.161 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.186      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.779      ; 2.204      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.192      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.193      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.193      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.193      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.193      ;
; 1.192 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.747      ; 2.193      ;
; 1.253 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.251      ;
; 1.256 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.253      ;
; 1.256 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.253      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.250      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.250      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.250      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.250      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.250      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.250      ;
; 1.261 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.250      ;
; 1.267 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.292      ;
; 1.267 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.292      ;
; 1.267 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.292      ;
; 1.267 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.292      ;
; 1.267 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.771      ; 2.292      ;
; 1.300 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.779      ; 2.333      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.312 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.746      ; 2.312      ;
; 1.371 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.744      ; 2.369      ;
; 1.382 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.379      ;
; 1.382 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.743      ; 2.379      ;
; 1.403 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.392      ;
; 1.403 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.392      ;
; 1.403 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.392      ;
; 1.403 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.392      ;
; 1.403 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.392      ;
; 1.403 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.392      ;
; 1.403 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.735      ; 2.392      ;
; 1.585 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.251      ;
; 1.588 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.253      ;
; 1.588 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.253      ;
; 1.588 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.253      ;
; 1.588 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.253      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.250      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.250      ;
; 1.593 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.250      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                             ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[14]          ;
; 0.290  ; 0.290        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[13]          ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[0]           ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[1]           ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[2]           ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[3]           ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[4]           ;
; 0.296  ; 0.296        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[11]          ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[15]          ;
; 0.301  ; 0.301        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[7]           ;
; 0.302  ; 0.302        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[5]           ;
; 0.302  ; 0.302        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[6]           ;
; 0.302  ; 0.302        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[8]           ;
; 0.311  ; 0.311        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2clkctrl|inclk[0]    ;
; 0.311  ; 0.311        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2clkctrl|outclk      ;
; 0.311  ; 0.311        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[14]|datad               ;
; 0.312  ; 0.312        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[13]|datad               ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]|datad                ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[1]|datad                ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[2]|datad                ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[3]|datad                ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[4]|datad                ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[11]|datad               ;
; 0.323  ; 0.323        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]|datad               ;
; 0.323  ; 0.323        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[7]|datad                ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[5]|datad                ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[6]|datad                ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[8]|datad                ;
; 0.325  ; 0.325        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[12]          ;
; 0.327  ; 0.327        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[12]|datac               ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[10]          ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[9]           ;
; 0.329  ; 0.329        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[10]|datac               ;
; 0.329  ; 0.329        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[9]|datac                ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]~input|o                                     ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Write_addressing~7|datac           ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7|combout         ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[0]          ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[1]          ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[2]          ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[3]          ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[5]          ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[11]         ;
; 0.360  ; 0.360        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[4]          ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[10]         ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[13]         ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[6]          ;
; 0.367  ; 0.367        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|combout            ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|D_out~0|combout                    ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7clkctrl|inclk[0] ;
; 0.379  ; 0.379        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7clkctrl|outclk   ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[0]|datad               ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[1]|datad               ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[2]|datad               ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[3]|datad               ;
; 0.380  ; 0.380        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[5]|datad               ;
; 0.381  ; 0.381        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|datab              ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[11]|datad              ;
; 0.382  ; 0.382        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[4]|datad               ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[10]|datad              ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[13]|datad              ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[6]|datad               ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|D_out~0|datad                      ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[12]         ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[12]|datac              ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|combout                  ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[14]         ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[15]         ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[7]          ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[8]          ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[9]          ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[14]|datac              ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]|datac              ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[7]|datac               ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[8]|datac               ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[9]|datac               ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|datab                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; SW[0]~input|i                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]~input|i                                     ;
; 0.587  ; 0.587        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|datab                    ;
; 0.591  ; 0.591        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|combout                  ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[14]|datac              ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]|datac              ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[7]|datac               ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[8]|datac               ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[9]|datac               ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[14]         ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[15]         ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[7]          ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[8]          ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[9]          ;
; 0.600  ; 0.600        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|combout            ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[12]|datac              ;
; 0.605  ; 0.605        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|datab              ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[12]         ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|D_out~0|datad                      ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[10]|datad              ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[11]|datad              ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|writeDir_32[13]|datad              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; -1.500 ; -1.500       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2] ;
; -1.493 ; -1.493       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]|datad      ;
; -1.493 ; -1.493       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|combout  ;
; -1.476 ; -1.476       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]|datad      ;
; -1.475 ; -1.475       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|combout  ;
; -1.471 ; -1.471       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2] ;
; -0.884 ; -0.884       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|combout ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]|datac      ;
; -0.847 ; -0.847       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; -0.834 ; -0.834       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]|datac      ;
; -0.800 ; -0.800       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|combout ;
; -0.717 ; -0.717       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]|datac      ;
; -0.715 ; -0.715       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4] ;
; -0.688 ; -0.688       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|combout  ;
; -0.686 ; -0.686       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|combout  ;
; -0.655 ; -0.655       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]|datac      ;
; -0.650 ; -0.650       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; -0.615 ; -0.615       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; -0.610 ; -0.610       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]|datac      ;
; -0.576 ; -0.576       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|combout  ;
; -0.575 ; -0.575       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|combout  ;
; -0.548 ; -0.548       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4] ;
; -0.546 ; -0.546       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]|datac      ;
; -0.523 ; -0.523       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datac    ;
; -0.520 ; -0.520       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datac    ;
; -0.492 ; -0.492       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|combout            ;
; -0.491 ; -0.491       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]~5|combout  ;
; -0.489 ; -0.489       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|combout            ;
; -0.467 ; -0.467       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datac   ;
; -0.464 ; -0.464       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[5] ;
; -0.462 ; -0.462       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]|datac      ;
; -0.457 ; -0.457       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|combout            ;
; -0.436 ; -0.436       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|combout            ;
; -0.432 ; -0.432       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|dataa    ;
; -0.427 ; -0.427       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|combout            ;
; -0.422 ; -0.422       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]|datac      ;
; -0.420 ; -0.420       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[5] ;
; -0.417 ; -0.417       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1] ;
; -0.398 ; -0.398       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datac    ;
; -0.396 ; -0.396       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|combout            ;
; -0.394 ; -0.394       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]~7|combout  ;
; -0.393 ; -0.393       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]|datad      ;
; -0.392 ; -0.392       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]~5|combout  ;
; -0.384 ; -0.384       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|dataa    ;
; -0.369 ; -0.369       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|combout            ;
; -0.367 ; -0.367       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datac    ;
; -0.359 ; -0.359       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|combout            ;
; -0.340 ; -0.340       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datac   ;
; -0.339 ; -0.339       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]|datad      ;
; -0.338 ; -0.338       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]~7|combout  ;
; -0.317 ; -0.317       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1] ;
; -0.229 ; -0.229       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; -0.224 ; -0.224       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]|datac      ;
; -0.212 ; -0.212       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|combout  ;
; -0.174 ; -0.174       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]|datad      ;
; -0.165 ; -0.165       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.151 ; -0.151       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]|datad      ;
; -0.150 ; -0.150       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.141 ; -0.141       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.108 ; -0.108       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.087 ; -0.087       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]|datad      ;
; -0.087 ; -0.087       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.086 ; -0.086       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]|datad      ;
; -0.085 ; -0.085       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|combout  ;
; -0.064 ; -0.064       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; -0.062 ; -0.062       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|combout  ;
; -0.051 ; -0.051       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]|datac      ;
; -0.046 ; -0.046       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.302  ; 0.302        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]|datac      ;
; 0.303  ; 0.303        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]|datac      ;
; 0.308  ; 0.308        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[6]|datac      ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|datab    ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datad    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datad    ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[1]~7|datab    ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[0]|datac      ;
; 0.417  ; 0.417        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~0|combout            ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[1]|datad      ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[1]~7|combout  ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|datad    ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~4|combout            ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[4]~6|combout  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datab   ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|datab              ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~0|datab              ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~2|datab              ;
; 0.427  ; 0.427        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[6]~10|combout ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~6|combout            ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|datab              ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|datab              ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|datab              ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|write_couters~0|datac         ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.784  ; 9.784        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.786  ; 9.786        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.213 ; 10.213       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 19.613 ; 19.829       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 19.622 ; 19.838       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.628 ; 19.858       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.629 ; 19.859       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.630 ; 19.860       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.631 ; 19.861       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.632 ; 19.862       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.740 ; 639.970      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 639.741 ; 639.971      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 639.742 ; 639.972      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 639.743 ; 639.973      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 639.744 ; 639.974      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 639.745 ; 639.975      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 639.746 ; 639.976      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 639.747 ; 639.977      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 639.747 ; 639.977      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 639.747 ; 639.977      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 639.747 ; 639.977      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 639.788 ; 640.018      ; 0.230          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 639.788 ; 640.018      ; 0.230          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 639.789 ; 640.019      ; 0.230          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 639.790 ; 640.020      ; 0.230          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.120 ; 5.495 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 3.228 ; 3.310 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 5.120 ; 5.495 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 7.186 ; 7.539 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 5.272 ; 5.376 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 4.759 ; 4.834 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 7.186 ; 7.539 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 7.108 ; 7.452 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.093 ; 4.264 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.108 ; 7.452 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 3.852 ; 4.293 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 4.702 ; 5.173 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 5.058 ; 5.566 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 3.423 ; 3.835 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.858 ; 6.197 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 5.858 ; 6.197 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 4.665 ; 5.009 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.650 ; 1.821 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 4.665 ; 5.009 ; Rise       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.853 ; -1.988 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.853 ; -1.988 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -2.841 ; -3.203 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.287 ; -1.422 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.932 ; -2.034 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -1.287 ; -1.422 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -3.750 ; -4.098 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -2.090 ; -2.496 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.294 ; -2.505 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.194 ; -5.467 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -2.298 ; -2.679 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -2.404 ; -2.839 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -2.353 ; -2.763 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -2.090 ; -2.496 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.911 ; -3.223 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -2.911 ; -3.223 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.615  ; 1.492  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.615  ; 1.492  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.224 ; -0.551 ; Rise       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.210 ; 4.162 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.827 ; 3.804 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.097 ; 4.066 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.750 ; 3.699 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.210 ; 4.162 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.475 ; 5.526 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.099 ; 4.067 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.475 ; 5.526 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.153 ; 4.148 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.859 ; 3.827 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.094 ; 4.063 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.094 ; 4.063 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.064 ; 4.014 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.869 ; 3.836 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.980 ; 3.939 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 3.356 ; 3.305 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.427 ; 3.403 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.692 ; 3.662 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.356 ; 3.305 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.796 ; 3.748 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.464 ; 3.432 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.694 ; 3.663 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.063 ; 5.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.746 ; 3.741 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.464 ; 3.432 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.473 ; 3.441 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.689 ; 3.659 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.661 ; 3.612 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.473 ; 3.441 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.573 ; 3.532 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -5.711 ; -407.231      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -3.377 ; -309.962      ;
; SW[0]                                               ; -2.166 ; -42.225       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -1.095 ; -6.377        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; SW[0]                                               ; -1.643 ; -30.201       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -0.918 ; -5.251        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.297 ; -0.861        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.179  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -1.957 ; -91.567       ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -1.227 ; -21.990       ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.464 ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 0.571 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; SW[0]                                               ; -3.000  ; -3.000        ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; -0.807  ; -9.639        ;
; CLOCK_50                                            ; 9.584   ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 19.604  ; 0.000         ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 639.742 ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -5.711 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 2.237      ;
; -5.711 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 2.237      ;
; -5.693 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.408     ; 2.235      ;
; -5.693 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.408     ; 2.235      ;
; -5.687 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 2.219      ;
; -5.687 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.418     ; 2.219      ;
; -5.683 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.415     ; 2.218      ;
; -5.683 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.415     ; 2.218      ;
; -5.678 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.419     ; 2.209      ;
; -5.678 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.419     ; 2.209      ;
; -5.676 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.404     ; 2.222      ;
; -5.655 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.430     ; 2.175      ;
; -5.655 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.430     ; 2.175      ;
; -5.626 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 2.160      ;
; -5.626 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 2.160      ;
; -5.616 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.417     ; 2.149      ;
; -5.616 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.417     ; 2.149      ;
; -5.609 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.415     ; 2.144      ;
; -5.609 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.415     ; 2.144      ;
; -5.609 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.386     ; 2.173      ;
; -5.609 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.386     ; 2.173      ;
; -5.604 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.390     ; 2.164      ;
; -5.604 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.390     ; 2.164      ;
; -5.602 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.401     ; 2.151      ;
; -5.602 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.401     ; 2.151      ;
; -5.571 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.423     ; 2.098      ;
; -5.571 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.423     ; 2.098      ;
; -5.569 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 2.097      ;
; -5.569 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 2.097      ;
; -5.562 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.395     ; 2.117      ;
; -5.562 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.395     ; 2.117      ;
; -5.555 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 2.083      ;
; -5.555 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 2.083      ;
; -5.537 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.431     ; 2.056      ;
; -5.537 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.431     ; 2.056      ;
; -5.533 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.387     ; 2.096      ;
; -5.533 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.387     ; 2.096      ;
; -5.532 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 2.058      ;
; -5.532 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 2.058      ;
; -5.529 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 2.050      ;
; -5.529 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 2.050      ;
; -5.523 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.388     ; 2.085      ;
; -5.523 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.388     ; 2.085      ;
; -5.515 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.423     ; 2.042      ;
; -5.515 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.423     ; 2.042      ;
; -5.511 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 2.036      ;
; -5.511 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.425     ; 2.036      ;
; -5.501 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 2.023      ;
; -5.501 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 2.023      ;
; -5.499 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 2.025      ;
; -5.499 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.424     ; 2.025      ;
; -5.496 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.389     ; 2.057      ;
; -5.496 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.389     ; 2.057      ;
; -5.478 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.394     ; 2.034      ;
; -5.478 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.394     ; 2.034      ;
; -5.467 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.402     ; 2.015      ;
; -5.467 ; RAMs_drive:RAM_controller|readDir_32[0]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.401     ; 2.016      ;
; -5.461 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.383     ; 2.028      ;
; -5.461 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.383     ; 2.028      ;
; -5.456 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.387     ; 2.019      ;
; -5.456 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.387     ; 2.019      ;
; -5.454 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.386     ; 2.018      ;
; -5.454 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.386     ; 2.018      ;
; -5.437 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 1.966      ;
; -5.437 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 1.966      ;
; -5.427 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 1.956      ;
; -5.427 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.421     ; 1.956      ;
; -5.425 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.395     ; 1.980      ;
; -5.425 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.395     ; 1.980      ;
; -5.405 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.383     ; 1.972      ;
; -5.405 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.383     ; 1.972      ;
; -5.392 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 1.920      ;
; -5.392 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.422     ; 1.920      ;
; -5.386 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 1.908      ;
; -5.386 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 1.908      ;
; -5.376 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.393     ; 1.933      ;
; -5.376 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.393     ; 1.933      ;
; -5.369 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 1.890      ;
; -5.369 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.429     ; 1.890      ;
; -5.365 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.390     ; 1.925      ;
; -5.365 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.390     ; 1.925      ;
; -5.364 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.426     ; 1.888      ;
; -5.364 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.426     ; 1.888      ;
; -5.359 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 1.881      ;
; -5.359 ; RAMs_drive:RAM_controller|readDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.428     ; 1.881      ;
; -5.359 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.398     ; 1.911      ;
; -5.359 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.398     ; 1.911      ;
; -5.353 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.384     ; 1.919      ;
; -5.353 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.384     ; 1.919      ;
; -5.343 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.385     ; 1.908      ;
; -5.343 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.385     ; 1.908      ;
; -5.339 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.393     ; 1.896      ;
; -5.339 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.393     ; 1.896      ;
; -5.334 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.392     ; 1.892      ;
; -5.334 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.392     ; 1.892      ;
; -5.328 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.392     ; 1.886      ;
; -5.328 ; RAMs_drive:RAM_controller|readDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.392     ; 1.886      ;
; -5.320 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.396     ; 1.874      ;
; -5.320 ; RAMs_drive:RAM_controller|readDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.396     ; 1.874      ;
; -5.312 ; RAMs_drive:RAM_controller|readDir_32[4]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.416     ; 1.846      ;
+--------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -3.377 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.620     ; 1.706      ;
; -3.377 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.620     ; 1.706      ;
; -3.375 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.617     ; 1.707      ;
; -3.366 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.630     ; 1.685      ;
; -3.366 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.630     ; 1.685      ;
; -3.364 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.627     ; 1.686      ;
; -3.354 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.633     ; 1.670      ;
; -3.354 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.633     ; 1.670      ;
; -3.352 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.630     ; 1.671      ;
; -3.326 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.633     ; 1.642      ;
; -3.326 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.633     ; 1.642      ;
; -3.324 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.630     ; 1.643      ;
; -3.320 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.619     ; 1.650      ;
; -3.320 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.619     ; 1.650      ;
; -3.318 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.616     ; 1.651      ;
; -3.314 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.631     ; 1.632      ;
; -3.314 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.631     ; 1.632      ;
; -3.312 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.628     ; 1.633      ;
; -3.308 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.627     ; 1.630      ;
; -3.308 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.627     ; 1.630      ;
; -3.306 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.624     ; 1.631      ;
; -3.301 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.627     ; 1.623      ;
; -3.301 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.627     ; 1.623      ;
; -3.301 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.622     ; 1.628      ;
; -3.301 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.622     ; 1.628      ;
; -3.299 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.624     ; 1.624      ;
; -3.299 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.619     ; 1.629      ;
; -3.289 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.528     ; 1.710      ;
; -3.289 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.528     ; 1.710      ;
; -3.287 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.525     ; 1.711      ;
; -3.280 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.543     ; 1.686      ;
; -3.280 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.543     ; 1.686      ;
; -3.278 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.540     ; 1.687      ;
; -3.268 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.541     ; 1.676      ;
; -3.268 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.541     ; 1.676      ;
; -3.266 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.530     ; 1.685      ;
; -3.266 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.530     ; 1.685      ;
; -3.266 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.538     ; 1.677      ;
; -3.264 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.527     ; 1.686      ;
; -3.262 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.638     ; 1.573      ;
; -3.262 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.638     ; 1.573      ;
; -3.261 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.640     ; 1.570      ;
; -3.261 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.640     ; 1.570      ;
; -3.260 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.635     ; 1.574      ;
; -3.259 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.637     ; 1.571      ;
; -3.255 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.540     ; 1.664      ;
; -3.255 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.540     ; 1.664      ;
; -3.254 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.621     ; 1.582      ;
; -3.254 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.621     ; 1.582      ;
; -3.253 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 1.665      ;
; -3.252 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.618     ; 1.583      ;
; -3.238 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.625     ; 1.562      ;
; -3.238 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.625     ; 1.562      ;
; -3.236 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.622     ; 1.563      ;
; -3.234 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.632     ; 1.551      ;
; -3.234 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.632     ; 1.551      ;
; -3.232 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.629     ; 1.552      ;
; -3.225 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.620     ; 1.554      ;
; -3.225 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.620     ; 1.554      ;
; -3.224 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.628     ; 1.545      ;
; -3.224 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.628     ; 1.545      ;
; -3.224 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.626     ; 1.547      ;
; -3.224 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.626     ; 1.547      ;
; -3.223 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.617     ; 1.555      ;
; -3.222 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.625     ; 1.546      ;
; -3.222 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.623     ; 1.548      ;
; -3.213 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.620      ;
; -3.213 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.542     ; 1.620      ;
; -3.211 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.539     ; 1.621      ;
; -3.209 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.626     ; 1.532      ;
; -3.209 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.626     ; 1.532      ;
; -3.207 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.623     ; 1.533      ;
; -3.205 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.625     ; 1.529      ;
; -3.205 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.625     ; 1.529      ;
; -3.204 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.619     ; 1.534      ;
; -3.204 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.616     ; 1.537      ;
; -3.204 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.619     ; 1.534      ;
; -3.203 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.622     ; 1.530      ;
; -3.201 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.629     ; 1.521      ;
; -3.201 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.629     ; 1.521      ;
; -3.199 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.626     ; 1.522      ;
; -3.197 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.618     ; 1.528      ;
; -3.197 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.618     ; 1.528      ;
; -3.197 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 1.609      ;
; -3.197 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 1.609      ;
; -3.197 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.637     ; 1.509      ;
; -3.197 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.637     ; 1.509      ;
; -3.195 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.615     ; 1.529      ;
; -3.195 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.534     ; 1.610      ;
; -3.195 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.634     ; 1.510      ;
; -3.194 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.529     ; 1.614      ;
; -3.194 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.529     ; 1.614      ;
; -3.193 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 1.607      ;
; -3.193 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.535     ; 1.607      ;
; -3.192 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.526     ; 1.615      ;
; -3.191 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.532     ; 1.608      ;
; -3.188 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.627     ; 1.510      ;
; -3.188 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.627     ; 1.510      ;
; -3.188 ; RAMs_drive:RAM_controller|writeDir_32[11] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.530     ; 1.607      ;
; -3.187 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.626     ; 1.510      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                          ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -2.166 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.936      ; 4.582      ;
; -2.151 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.938      ; 4.448      ;
; -2.098 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.132      ; 4.710      ;
; -2.086 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.966      ; 4.523      ;
; -2.083 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.134      ; 4.576      ;
; -2.052 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.132      ; 4.664      ;
; -2.037 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.134      ; 4.530      ;
; -2.018 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.924      ; 4.301      ;
; -2.018 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 4.651      ;
; -2.016 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.924      ; 4.299      ;
; -1.972 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 4.605      ;
; -1.967 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.952      ; 4.390      ;
; -1.960 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 4.593      ;
; -1.953 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.938      ; 4.250      ;
; -1.946 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.966      ; 4.383      ;
; -1.945 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.922      ; 4.347      ;
; -1.934 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.132      ; 4.546      ;
; -1.933 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.922      ; 4.335      ;
; -1.919 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.134      ; 4.412      ;
; -1.896 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.134      ; 4.389      ;
; -1.884 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.943      ; 4.186      ;
; -1.876 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.134      ; 4.369      ;
; -1.869 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.971      ; 4.311      ;
; -1.861 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.943      ; 4.163      ;
; -1.846 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.971      ; 4.288      ;
; -1.832 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.952      ; 4.255      ;
; -1.825 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.132      ; 4.437      ;
; -1.816 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.943      ; 4.118      ;
; -1.806 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.966      ; 4.243      ;
; -1.805 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.936      ; 4.221      ;
; -1.805 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.132      ; 4.417      ;
; -1.803 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.139      ; 4.301      ;
; -1.801 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.971      ; 4.243      ;
; -1.788 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.167      ; 4.426      ;
; -1.759 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 4.392      ;
; -1.755 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.139      ; 4.253      ;
; -1.748 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 4.381      ;
; -1.740 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.167      ; 4.378      ;
; -1.732 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.139      ; 4.230      ;
; -1.729 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.938      ; 4.026      ;
; -1.720 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.941      ; 4.141      ;
; -1.717 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.167      ; 4.355      ;
; -1.708 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.943      ; 4.010      ;
; -1.697 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.941      ; 4.118      ;
; -1.660 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.943      ; 3.962      ;
; -1.656 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.971      ; 4.098      ;
; -1.652 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.941      ; 4.073      ;
; -1.639 ; VGA_generator:VGA_controller|Hcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.137      ; 4.256      ;
; -1.608 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.971      ; 4.050      ;
; -1.591 ; VGA_generator:VGA_controller|Hcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.137      ; 4.208      ;
; -1.568 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.137      ; 4.185      ;
; -1.560 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.941      ; 3.981      ;
; -1.512 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.941      ; 3.933      ;
; -1.511 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.199      ; 4.076      ;
; -1.468 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.199      ; 4.033      ;
; -1.466 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.966      ; 3.902      ;
; -1.450 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.943      ; 3.752      ;
; -1.439 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.338      ; 4.206      ;
; -1.434 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.945      ; 3.850      ;
; -1.434 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.945      ; 3.850      ;
; -1.432 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.936      ; 3.848      ;
; -1.432 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.114      ; 3.975      ;
; -1.428 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.971      ; 3.870      ;
; -1.427 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.948      ; 3.844      ;
; -1.423 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.952      ; 3.845      ;
; -1.419 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.952      ; 3.841      ;
; -1.403 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.013      ; 3.825      ;
; -1.403 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.018      ; 3.830      ;
; -1.403 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.019      ; 3.831      ;
; -1.402 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.931      ; 3.804      ;
; -1.398 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 4.030      ;
; -1.394 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.158      ; 4.021      ;
; -1.390 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 4.022      ;
; -1.381 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.425      ; 4.172      ;
; -1.377 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.114      ; 3.920      ;
; -1.375 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.999      ; 3.783      ;
; -1.372 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.338      ; 4.139      ;
; -1.371 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.004      ; 3.784      ;
; -1.370 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.005      ; 3.784      ;
; -1.369 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.141      ; 3.981      ;
; -1.368 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.966      ; 3.804      ;
; -1.366 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.019      ; 3.794      ;
; -1.360 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.013      ; 3.782      ;
; -1.360 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.018      ; 3.787      ;
; -1.357 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.425      ; 4.148      ;
; -1.354 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.962      ; 3.785      ;
; -1.353 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.112      ; 3.894      ;
; -1.352 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.963      ; 3.785      ;
; -1.352 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.162      ; 3.984      ;
; -1.349 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.962      ; 3.780      ;
; -1.348 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.966      ; 3.784      ;
; -1.342 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.209      ; 3.960      ;
; -1.341 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.114      ; 3.884      ;
; -1.338 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.952      ; 3.760      ;
; -1.338 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.214      ; 3.961      ;
; -1.337 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 3.215      ; 3.961      ;
; -1.336 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.426      ; 4.153      ;
; -1.333 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.950      ; 3.754      ;
; -1.329 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]       ; 0.001        ; 2.963      ; 3.762      ;
; -1.329 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_32[14] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 1.000        ; 2.202      ; 3.922      ;
+--------+--------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                                                                                                                       ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                        ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.095 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.356      ; 1.539      ;
; -1.087 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.130      ; 1.305      ;
; -1.082 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.357      ; 1.527      ;
; -1.047 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.130      ; 1.265      ;
; -1.030 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.357      ; 1.475      ;
; -1.018 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.741      ; 1.855      ;
; -1.010 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.515      ; 1.621      ;
; -1.005 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.742      ; 1.843      ;
; -0.997 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.380      ; 1.304      ;
; -0.989 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.154      ; 1.070      ;
; -0.984 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.381      ; 1.292      ;
; -0.979 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.615      ; 1.691      ;
; -0.971 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.389      ; 1.457      ;
; -0.970 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.356      ; 1.414      ;
; -0.970 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.515      ; 1.581      ;
; -0.966 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.616      ; 1.679      ;
; -0.958 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.356      ; 1.402      ;
; -0.953 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.742      ; 1.791      ;
; -0.949 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.154      ; 1.030      ;
; -0.932 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.381      ; 1.240      ;
; -0.931 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.389      ; 1.417      ;
; -0.930 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.356      ; 1.374      ;
; -0.914 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.616      ; 1.627      ;
; -0.893 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.741      ; 1.730      ;
; -0.881 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.741      ; 1.718      ;
; -0.872 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.380      ; 1.179      ;
; -0.860 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.380      ; 1.167      ;
; -0.854 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.615      ; 1.566      ;
; -0.853 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.741      ; 1.690      ;
; -0.842 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.615      ; 1.554      ;
; -0.832 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.380      ; 1.139      ;
; -0.814 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.615      ; 1.526      ;
; -0.713 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.356      ; 1.157      ;
; -0.636 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.741      ; 1.473      ;
; -0.615 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.380      ; 0.922      ;
; -0.613 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.375      ; 1.576      ;
; -0.611 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.262      ; 1.302      ;
; -0.605 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.149      ; 1.342      ;
; -0.603 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.036      ; 1.068      ;
; -0.600 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.376      ; 1.564      ;
; -0.598 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.263      ; 1.290      ;
; -0.597 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.615      ; 1.309      ;
; -0.565 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.149      ; 1.302      ;
; -0.563 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.036      ; 1.028      ;
; -0.553 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.532      ; 1.673      ;
; -0.548 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.376      ; 1.512      ;
; -0.546 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.263      ; 1.238      ;
; -0.545 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.306      ; 1.439      ;
; -0.540 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.533      ; 1.661      ;
; -0.511 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.816      ; 1.924      ;
; -0.505 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.306      ; 1.399      ;
; -0.503 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.590      ; 1.690      ;
; -0.498 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.817      ; 1.912      ;
; -0.488 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.375      ; 1.451      ;
; -0.488 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.533      ; 1.609      ;
; -0.486 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.262      ; 1.177      ;
; -0.476 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.375      ; 1.439      ;
; -0.474 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.262      ; 1.165      ;
; -0.465 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.908      ; 1.302      ;
; -0.463 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.590      ; 1.650      ;
; -0.462 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.365      ; 1.924      ;
; -0.457 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.682      ; 1.068      ;
; -0.454 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.139      ; 1.690      ;
; -0.452 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.909      ; 1.290      ;
; -0.449 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.366      ; 1.912      ;
; -0.448 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.375      ; 1.411      ;
; -0.446 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.262      ; 1.137      ;
; -0.446 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.817      ; 1.860      ;
; -0.428 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.532      ; 1.548      ;
; -0.417 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.682      ; 1.028      ;
; -0.416 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.532      ; 1.536      ;
; -0.414 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.139      ; 1.650      ;
; -0.400 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.909      ; 1.238      ;
; -0.398 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.187      ; 1.673      ;
; -0.397 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.366      ; 1.860      ;
; -0.390 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.961      ; 1.439      ;
; -0.388 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.532      ; 1.508      ;
; -0.386 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.816      ; 1.799      ;
; -0.385 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.188      ; 1.661      ;
; -0.374 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.816      ; 1.787      ;
; -0.350 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.961      ; 1.399      ;
; -0.346 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.816      ; 1.759      ;
; -0.340 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.908      ; 1.177      ;
; -0.337 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.365      ; 1.799      ;
; -0.333 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.188      ; 1.609      ;
; -0.328 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.908      ; 1.165      ;
; -0.325 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.365      ; 1.787      ;
; -0.300 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.908      ; 1.137      ;
; -0.297 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.365      ; 1.759      ;
; -0.286 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.839      ; 1.408      ;
; -0.284 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.726      ; 1.134      ;
; -0.273 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.187      ; 1.548      ;
; -0.261 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.187      ; 1.536      ;
; -0.233 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.187      ; 1.508      ;
; -0.231 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.375      ; 1.194      ;
; -0.230 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.820      ; 1.333      ;
; -0.229 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.262      ; 0.920      ;
; -0.226 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 0.996      ; 1.505      ;
; -0.184 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.500        ; 1.280      ; 1.756      ;
; -0.171 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 1.000        ; 0.532      ; 1.291      ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                    ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.643 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.652      ; 2.089      ;
; -1.527 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.647      ; 2.200      ;
; -1.518 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.653      ; 2.215      ;
; -1.512 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.653      ; 2.221      ;
; -1.497 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.648      ; 2.231      ;
; -1.490 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.653      ; 2.243      ;
; -1.490 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.648      ; 2.238      ;
; -1.464 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.465      ; 2.081      ;
; -1.464 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.648      ; 2.264      ;
; -1.461 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.470      ; 2.089      ;
; -1.426 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.118      ;
; -1.424 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.576      ; 2.232      ;
; -1.418 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.654      ; 2.316      ;
; -1.411 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.469      ; 2.138      ;
; -1.409 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.135      ;
; -1.407 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.459      ; 2.132      ;
; -1.395 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.654      ; 2.339      ;
; -1.374 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.648      ; 2.354      ;
; -1.372 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.406      ; 2.114      ;
; -1.371 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.658      ; 2.367      ;
; -1.369 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.414      ; 2.125      ;
; -1.366 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.577      ; 2.291      ;
; -1.362 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.411      ; 2.129      ;
; -1.356 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.409      ; 2.133      ;
; -1.343 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.470      ; 2.207      ;
; -1.337 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.470      ; 2.213      ;
; -1.334 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.411      ; 2.157      ;
; -1.321 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.657      ; 2.416      ;
; -1.319 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.652      ; 2.413      ;
; -1.319 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.595      ; 2.356      ;
; -1.316 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.598      ; 2.362      ;
; -1.313 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.470      ; 2.237      ;
; -1.307 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.577      ; 2.350      ;
; -1.304 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.658      ; 2.434      ;
; -1.301 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.470      ; 2.249      ;
; -1.300 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.411      ; 2.191      ;
; -1.293 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.577      ; 2.364      ;
; -1.291 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.658      ; 2.447      ;
; -1.286 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.469      ; 2.263      ;
; -1.279 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.602      ; 2.403      ;
; -1.279 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.265      ;
; -1.277 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.599      ; 2.402      ;
; -1.274 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.470      ; 2.276      ;
; -1.271 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.577      ; 2.386      ;
; -1.266 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.469      ; 2.283      ;
; -1.264 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.280      ;
; -1.263 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.388      ; 2.205      ;
; -1.263 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.469      ; 2.286      ;
; -1.261 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.283      ;
; -1.260 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.654      ; 2.474      ;
; -1.258 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.393      ; 2.215      ;
; -1.254 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.657      ; 2.483      ;
; -1.252 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.652      ; 2.480      ;
; -1.251 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.469      ; 2.298      ;
; -1.249 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.295      ;
; -1.247 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.598      ; 2.431      ;
; -1.241 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.657      ; 2.496      ;
; -1.240 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.304      ;
; -1.239 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.652      ; 2.493      ;
; -1.235 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.414      ; 2.259      ;
; -1.231 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.411      ; 2.260      ;
; -1.230 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.595      ; 2.445      ;
; -1.229 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.414      ; 2.265      ;
; -1.223 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.446      ; 2.303      ;
; -1.221 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.401      ; 2.260      ;
; -1.221 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.414      ; 2.273      ;
; -1.219 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.400      ; 2.261      ;
; -1.217 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.400      ; 2.263      ;
; -1.217 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.411      ; 2.274      ;
; -1.217 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.469      ; 2.332      ;
; -1.213 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.393      ; 2.260      ;
; -1.212 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.401      ; 2.269      ;
; -1.212 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.602      ; 2.470      ;
; -1.210 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.599      ; 2.469      ;
; -1.210 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.334      ;
; -1.209 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.411      ; 2.282      ;
; -1.209 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.414      ; 2.285      ;
; -1.201 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.414      ; 2.293      ;
; -1.199 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.602      ; 2.483      ;
; -1.197 ; VGA_generator:VGA_controller|Hcount[0] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.599      ; 2.482      ;
; -1.195 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.401      ; 2.286      ;
; -1.190 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.581      ; 2.471      ;
; -1.178 ; SW[0]                                  ; RAMs_drive:RAM_controller|readDir_32[9]  ; SW[0]                                             ; SW[0]       ; 0.000        ; 3.585      ; 2.407      ;
; -1.169 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.470      ; 2.381      ;
; -1.155 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_32[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.464      ; 2.389      ;
; -1.151 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.393      ; 2.322      ;
; -1.148 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.411      ; 2.343      ;
; -1.148 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.406      ; 2.338      ;
; -1.144 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.393      ; 2.329      ;
; -1.140 ; SW[0]                                  ; RAMs_drive:RAM_controller|readDir_32[10] ; SW[0]                                             ; SW[0]       ; 0.000        ; 3.584      ; 2.444      ;
; -1.137 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.401      ; 2.344      ;
; -1.135 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.465      ; 2.410      ;
; -1.135 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.400      ; 2.345      ;
; -1.134 ; VGA_generator:VGA_controller|Vcount[0] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.459      ; 2.405      ;
; -1.133 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.400      ; 2.347      ;
; -1.131 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.566      ; 2.515      ;
; -1.128 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.598      ; 2.550      ;
; -1.128 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.401      ; 2.353      ;
; -1.124 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.459      ; 2.415      ;
; -1.123 ; VGA_generator:VGA_controller|Hcount[1] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.581      ; 2.538      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                                                                                                                        ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                        ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.918 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.084      ; 1.271      ;
; -0.878 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.022      ; 1.249      ;
; -0.751 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.001      ; 1.355      ;
; -0.629 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.881      ; 1.357      ;
; -0.579 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 2.034      ; 1.560      ;
; -0.545 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.772      ; 1.332      ;
; -0.541 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.502      ; 1.066      ;
; -0.525 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.562      ; 1.097      ;
; -0.488 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.877      ; 1.494      ;
; -0.486 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.422      ; 1.041      ;
; -0.467 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.427      ; 1.065      ;
; -0.466 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.212      ; 0.806      ;
; -0.443 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.084      ; 1.246      ;
; -0.430 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.794      ; 1.469      ;
; -0.423 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.874      ; 1.011      ;
; -0.410 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.584      ; 1.234      ;
; -0.406 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.341      ; 1.040      ;
; -0.403 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.022      ; 1.224      ;
; -0.386 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.131      ; 0.805      ;
; -0.383 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.812      ; 0.989      ;
; -0.349 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.562      ; 1.273      ;
; -0.316 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.435      ; 1.224      ;
; -0.296 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.225      ; 0.989      ;
; -0.291 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.432      ; 1.246      ;
; -0.290 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.212      ; 0.982      ;
; -0.284 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.714      ; 1.535      ;
; -0.279 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.562      ; 1.343      ;
; -0.276 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.001      ; 1.330      ;
; -0.271 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.222      ; 1.011      ;
; -0.264 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.504      ; 1.300      ;
; -0.256 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.791      ; 1.095      ;
; -0.247 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.874      ; 1.187      ;
; -0.241 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.562      ; 1.381      ;
; -0.234 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.584      ; 1.410      ;
; -0.220 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.212      ; 1.052      ;
; -0.210 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.131      ; 0.981      ;
; -0.207 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.812      ; 1.165      ;
; -0.196 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.421      ; 1.330      ;
; -0.184 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.345      ; 1.221      ;
; -0.182 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.212      ; 1.090      ;
; -0.177 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.874      ; 1.257      ;
; -0.176 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.211      ; 1.095      ;
; -0.164 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.584      ; 1.480      ;
; -0.160 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.562      ; 1.462      ;
; -0.158 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.562      ; 1.464      ;
; -0.154 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.881      ; 1.332      ;
; -0.140 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.131      ; 1.051      ;
; -0.139 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.874      ; 1.295      ;
; -0.137 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.812      ; 1.235      ;
; -0.135 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.345      ; 1.270      ;
; -0.134 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.671      ; 1.097      ;
; -0.126 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.584      ; 1.518      ;
; -0.125 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 0.995      ; 0.930      ;
; -0.120 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.225      ; 1.165      ;
; -0.104 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.562      ; 1.518      ;
; -0.104 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 2.034      ; 1.535      ;
; -0.102 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.131      ; 1.089      ;
; -0.101 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.212      ; 1.171      ;
; -0.099 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.212      ; 1.173      ;
; -0.099 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.812      ; 1.273      ;
; -0.095 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.222      ; 1.187      ;
; -0.088 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.504      ; 1.476      ;
; -0.084 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.824      ; 1.300      ;
; -0.082 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.657      ; 1.135      ;
; -0.080 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.791      ; 1.271      ;
; -0.076 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 0.995      ; 0.979      ;
; -0.069 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.367      ; 1.358      ;
; -0.066 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.502      ; 1.041      ;
; -0.058 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.874      ; 1.376      ;
; -0.056 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.874      ; 1.378      ;
; -0.050 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.225      ; 1.235      ;
; -0.046 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.292      ; 0.806      ;
; -0.045 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 0.914      ; 0.929      ;
; -0.045 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.584      ; 1.599      ;
; -0.045 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.212      ; 1.227      ;
; -0.043 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.584      ; 1.601      ;
; -0.042 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.595      ; 1.113      ;
; -0.033 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.657      ; 1.184      ;
; -0.025 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.222      ; 1.257      ;
; -0.021 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.131      ; 1.170      ;
; -0.020 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.367      ; 1.407      ;
; -0.020 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.772      ; 1.357      ;
; -0.019 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.131      ; 1.172      ;
; -0.018 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.504      ; 1.546      ;
; -0.018 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.812      ; 1.354      ;
; -0.016 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.812      ; 1.356      ;
; -0.013 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.877      ; 1.469      ;
; -0.012 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.225      ; 1.273      ;
; -0.010 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.791      ; 1.341      ;
; -0.002 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.874      ; 1.432      ;
; 0.000  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.211      ; 1.271      ;
; 0.004  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 0.914      ; 0.978      ;
; 0.007  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.667      ; 1.234      ;
; 0.007  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.595      ; 1.162      ;
; 0.008  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.427      ; 1.040      ;
; 0.011  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.584      ; 1.655      ;
; 0.013  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.222      ; 1.295      ;
; 0.020  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; 0.000        ; 1.504      ; 1.584      ;
; 0.028  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.217      ; 0.805      ;
; 0.028  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; -0.500       ; 1.791      ; 1.379      ;
+--------+--------------------------------------------+----------------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.297 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.446      ;
; -0.148 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.595      ;
; -0.145 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.598      ;
; -0.110 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 0.859      ;
; -0.082 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.661      ;
; -0.079 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.664      ;
; 0.040  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.009      ;
; 0.198  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.329      ;
; 0.207  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.949      ;
; 0.220  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.962      ;
; 0.252  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 0.495      ;
; 0.297  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.428      ;
; 0.299  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.430      ;
; 0.305  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.436      ;
; 0.318  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.440      ;
; 0.319  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.441      ;
; 0.320  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.326  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.069      ;
; 0.331  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.453      ;
; 0.373  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.504      ;
; 0.383  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 0.626      ;
; 0.395  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.743      ;
; 0.395  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.743      ;
; 0.395  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.743      ;
; 0.421  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 0.890      ;
; 0.436  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.784      ;
; 0.446  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 0.689      ;
; 0.449  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.797      ;
; 0.449  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 0.692      ;
; 0.452  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.583      ;
; 0.455  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.586      ;
; 0.457  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.588      ;
; 0.467  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.469  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.591      ;
; 0.475  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.823      ;
; 0.477  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.599      ;
; 0.480  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.602      ;
; 0.504  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.852      ;
; 0.512  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 0.755      ;
; 0.518  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.649      ;
; 0.522  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.653      ;
; 0.526  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.657      ;
; 0.532  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.654      ;
; 0.535  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.657      ;
; 0.545  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.893      ;
; 0.545  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.893      ;
; 0.564  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.912      ;
; 0.579  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.927      ;
; 0.585  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.716      ;
; 0.599  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.947      ;
; 0.609  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.738      ;
; 0.610  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.739      ;
; 0.621  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.743      ;
; 0.630  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.751      ;
; 0.631  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.100      ;
; 0.652  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 1.000      ;
; 0.674  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.805      ;
; 0.688  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.819      ;
; 0.712  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.833      ;
; 0.714  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 1.062      ;
; 0.725  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.846      ;
; 0.733  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.864      ;
; 0.735  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.856      ;
; 0.738  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.463      ; 0.980      ;
; 0.749  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.880      ;
; 0.753  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.874      ;
; 0.766  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.887      ;
; 0.766  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.887      ;
; 0.779  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.900      ;
; 0.785  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.907      ;
; 0.800  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.800  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.805  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.927      ;
; 0.811  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.463      ; 1.053      ;
; 0.816  ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[4] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.947      ;
; 0.820  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.951      ;
; 0.820  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.951      ;
; 0.821  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.942      ;
; 0.831  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.953      ;
; 0.834  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.955      ;
; 0.836  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.967      ;
; 0.845  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.974      ;
; 0.857  ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 1.100      ;
; 0.873  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.004      ;
; 0.878  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.000      ;
; 0.885  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.007      ;
; 0.887  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.018      ;
; 0.894  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.015      ;
; 0.898  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.027      ;
; 0.907  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.036      ;
; 0.908  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.037      ;
; 0.912  ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.041      ;
; 0.920  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.049      ;
; 0.941  ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.072      ;
; 0.942  ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.073      ;
; 0.943  ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.074      ;
; 0.948  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[8] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.079      ;
; 0.959  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[7] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.179     ; 0.864      ;
; 0.973  ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[5] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.102      ;
; 0.973  ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[6] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.102      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.179 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.299 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.426      ;
; 0.303 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.430      ;
; 0.305 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.432      ;
; 0.306 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.433      ;
; 0.309 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.436      ;
; 0.318 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.445      ;
; 0.325 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.452      ;
; 0.352 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|Vcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.489      ;
; 0.368 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.495      ;
; 0.391 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.502      ;
; 0.440 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|Vcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.577      ;
; 0.454 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.581      ;
; 0.455 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.582      ;
; 0.461 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.588      ;
; 0.463 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.590      ;
; 0.466 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.593      ;
; 0.467 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.594      ;
; 0.468 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.600      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.597      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.597      ;
; 0.480 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.607      ;
; 0.482 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.609      ;
; 0.508 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.512 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.639      ;
; 0.517 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.644      ;
; 0.520 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.648      ;
; 0.522 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.648      ;
; 0.523 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.650      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.662      ;
; 0.532 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.659      ;
; 0.532 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.659      ;
; 0.533 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.660      ;
; 0.533 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.660      ;
; 0.535 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.662      ;
; 0.535 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.662      ;
; 0.536 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.663      ;
; 0.546 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.657      ;
; 0.548 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|red[1]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.659      ;
; 0.553 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.674      ;
; 0.562 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 0.669      ;
; 0.568 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|video_on_h ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.700      ;
; 0.572 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 0.679      ;
; 0.573 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 0.680      ;
; 0.574 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 0.681      ;
; 0.578 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.705      ;
; 0.580 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.707      ;
; 0.581 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hcount[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 0.688      ;
; 0.582 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 0.689      ;
; 0.583 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.710      ;
; 0.584 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.711      ;
; 0.586 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.713      ;
; 0.592 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hcount[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 0.699      ;
; 0.593 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.719      ;
; 0.595 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.722      ;
; 0.597 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.724      ;
; 0.601 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.728      ;
; 0.602 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.729      ;
; 0.613 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.740      ;
; 0.613 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.740      ;
; 0.619 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.745      ;
; 0.625 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.751      ;
; 0.649 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.776      ;
; 0.650 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.777      ;
; 0.658 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.785      ;
; 0.664 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.791      ;
; 0.665 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.792      ;
; 0.670 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.797      ;
; 0.676 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.803      ;
; 0.684 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.802      ;
; 0.690 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.832      ;
; 0.694 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.815      ;
; 0.702 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.825      ;
; 0.703 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.845      ;
; 0.710 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.821      ;
; 0.712 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.839      ;
; 0.732 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.859      ;
; 0.733 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.860      ;
; 0.737 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.864      ;
; 0.743 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.870      ;
; 0.744 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.862      ;
; 0.746 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.873      ;
; 0.747 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.872      ;
; 0.753 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.173     ; 0.664      ;
; 0.754 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.896      ;
; 0.760 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.885      ;
; 0.763 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.173     ; 0.674      ;
; 0.765 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.892      ;
; 0.766 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.908      ;
; 0.768 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.879      ;
; 0.773 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.900      ;
; 0.776 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.887      ;
; 0.777 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.893      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.957 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.816      ;
; -1.957 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.816      ;
; -1.957 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.816      ;
; -1.957 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.816      ;
; -1.950 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.073     ; 1.805      ;
; -1.950 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.073     ; 1.805      ;
; -1.950 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.073     ; 1.805      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.805      ;
; -1.768 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.816      ;
; -1.768 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.816      ;
; -1.762 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.805      ;
; -1.762 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.805      ;
; -1.762 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.805      ;
; -1.762 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.805      ;
; -1.762 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.805      ;
; -1.762 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.805      ;
; -1.762 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.805      ;
; -1.757 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.805      ;
; -1.706 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.139      ; 1.773      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.702 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.753      ;
; -1.677 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.738      ;
; -1.677 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.738      ;
; -1.677 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.738      ;
; -1.677 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.738      ;
; -1.677 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.738      ;
; -1.608 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.660      ;
; -1.608 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.660      ;
; -1.608 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.660      ;
; -1.608 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.660      ;
; -1.608 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.660      ;
; -1.550 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.604      ;
; -1.550 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.604      ;
; -1.550 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.604      ;
; -1.550 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.604      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.543 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.606      ;
; -1.536 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.140      ; 1.604      ;
; -1.515 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.073     ; 1.370      ;
; -1.515 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.073     ; 1.370      ;
; -1.515 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.073     ; 1.370      ;
; -1.513 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.372      ;
; -1.513 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.372      ;
; -1.513 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.372      ;
; -1.513 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.069     ; 1.372      ;
; -1.509 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.068     ; 1.369      ;
; -1.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.370      ;
; -1.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.370      ;
; -1.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.370      ;
; -1.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.370      ;
; -1.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.370      ;
; -1.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.370      ;
; -1.327 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.115      ; 1.370      ;
; -1.324 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.372      ;
; -1.324 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.372      ;
; -1.321 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.120      ; 1.369      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.274 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.123      ; 1.325      ;
; -1.269 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.139      ; 1.336      ;
; -1.259 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.320      ;
; -1.259 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.320      ;
; -1.259 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.320      ;
; -1.259 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.320      ;
; -1.259 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.133      ; 1.320      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.236      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.236      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.236      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.236      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.124      ; 1.236      ;
; -1.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.194      ;
; -1.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.194      ;
; -1.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.194      ;
; -1.140 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.126      ; 1.194      ;
; -1.136 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.199      ;
; -1.136 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.199      ;
; -1.136 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.135      ; 1.199      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.227 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.864      ;
; -1.227 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.864      ;
; -1.214 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.851      ;
; -1.214 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.851      ;
; -1.214 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.851      ;
; -1.214 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.851      ;
; -1.214 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.851      ;
; -1.214 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.210      ; 1.851      ;
; -1.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 1.927      ;
; -1.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 1.927      ;
; -1.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 1.927      ;
; -1.075 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.425      ; 1.927      ;
; -0.997 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.851      ;
; -0.997 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.851      ;
; -0.993 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.847      ;
; -0.993 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.847      ;
; -0.993 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.847      ;
; -0.993 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.847      ;
; -0.993 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.847      ;
; -0.993 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.427      ; 1.847      ;
; -0.276 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.413      ;
; -0.276 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.413      ;
; -0.274 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.411      ;
; -0.274 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.411      ;
; -0.274 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.411      ;
; -0.274 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.411      ;
; -0.274 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.411      ;
; -0.274 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.210      ; 1.411      ;
; -0.116 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 1.468      ;
; -0.116 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 1.468      ;
; -0.116 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 1.468      ;
; -0.116 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.425      ; 1.468      ;
; -0.057 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.411      ;
; -0.057 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.411      ;
; -0.043 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.397      ;
; -0.043 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.397      ;
; -0.043 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.397      ;
; -0.043 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.397      ;
; -0.043 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.397      ;
; -0.043 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.427      ; 1.397      ;
+--------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.348      ;
; 0.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.348      ;
; 0.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.348      ;
; 0.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.348      ;
; 0.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.348      ;
; 0.464 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.348      ;
; 0.478 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.362      ;
; 0.478 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.690      ; 1.362      ;
; 0.534 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.416      ;
; 0.534 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.416      ;
; 0.534 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.416      ;
; 0.534 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.416      ;
; 0.704 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.362      ;
; 0.704 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.362      ;
; 0.704 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.362      ;
; 0.704 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.362      ;
; 0.704 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.362      ;
; 0.704 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 1.362      ;
; 0.707 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.364      ;
; 0.707 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.364      ;
; 1.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.793      ;
; 1.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.793      ;
; 1.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.793      ;
; 1.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.793      ;
; 1.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.793      ;
; 1.409 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.793      ;
; 1.412 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.796      ;
; 1.412 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.690      ; 1.796      ;
; 1.488 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.688      ; 1.870      ;
; 1.488 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.688      ; 1.870      ;
; 1.488 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.688      ; 1.870      ;
; 1.488 ; SW[0]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.688      ; 1.870      ;
; 1.638 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 1.796      ;
; 1.638 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 1.796      ;
; 1.638 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 1.796      ;
; 1.638 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 1.796      ;
; 1.638 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 1.796      ;
; 1.638 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.464      ; 1.796      ;
; 1.652 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.463      ; 1.809      ;
; 1.652 ; SW[0]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.463      ; 1.809      ;
+-------+-----------+--------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.571 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.154      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.581 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.158      ;
; 0.586 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.154      ;
; 0.586 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.154      ;
; 0.586 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.154      ;
; 0.586 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.154      ;
; 0.628 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.194      ;
; 0.628 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.194      ;
; 0.628 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.194      ;
; 0.628 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.194      ;
; 0.628 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.194      ;
; 0.698 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.274      ;
; 0.698 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.274      ;
; 0.698 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.274      ;
; 0.698 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.274      ;
; 0.698 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.274      ;
; 0.708 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.290      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.715 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.280      ;
; 0.760 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.322      ;
; 0.762 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.324      ;
; 0.762 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.324      ;
; 0.765 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.322      ;
; 0.765 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.322      ;
; 0.765 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.322      ;
; 0.765 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.322      ;
; 0.765 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.322      ;
; 0.765 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.322      ;
; 0.765 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.322      ;
; 0.956 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.322      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.324      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.324      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.324      ;
; 0.958 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 1.324      ;
; 0.961 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.322      ;
; 0.961 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.322      ;
; 0.961 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.322      ;
; 0.977 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.560      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.984 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.561      ;
; 0.992 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.560      ;
; 0.992 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.560      ;
; 0.992 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.560      ;
; 0.992 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.560      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.613      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.613      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.613      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.613      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.613      ;
; 1.112 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.688      ;
; 1.112 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.688      ;
; 1.112 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.688      ;
; 1.112 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.688      ;
; 1.112 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.688      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.138 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.371      ; 1.703      ;
; 1.140 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.722      ;
; 1.190 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.752      ;
; 1.195 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.752      ;
; 1.195 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.752      ;
; 1.195 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.752      ;
; 1.195 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.752      ;
; 1.195 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.752      ;
; 1.195 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.752      ;
; 1.195 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.752      ;
; 1.201 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.763      ;
; 1.201 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.763      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                             ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Write_addressing~7|datac           ;
; 0.045  ; 0.045        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7|combout         ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|D_out~0|combout                    ;
; 0.076  ; 0.076        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|D_out~0|datad                      ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|combout                  ;
; 0.099  ; 0.099        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|ReadEna~3|datab                    ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]~input|o                                     ;
; 0.126  ; 0.126        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7clkctrl|inclk[0] ;
; 0.126  ; 0.126        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|Write_addressing~7clkctrl|outclk   ;
; 0.136  ; 0.136        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|combout            ;
; 0.140  ; 0.140        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2|datab              ;
; 0.149  ; 0.149        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[5]          ;
; 0.151  ; 0.151        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[4]          ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[10]         ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[13]         ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[1]          ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[3]          ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[5]|datad               ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[0]          ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[11]         ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[2]          ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[6]          ;
; 0.155  ; 0.155        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[4]|datad               ;
; 0.156  ; 0.156        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[10]|datad              ;
; 0.156  ; 0.156        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[13]|datad              ;
; 0.156  ; 0.156        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[1]|datad               ;
; 0.156  ; 0.156        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[3]|datad               ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[0]|datad               ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[11]|datad              ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[2]|datad               ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[6]|datad               ;
; 0.159  ; 0.159        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[12]|datac              ;
; 0.162  ; 0.162        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[12]         ;
; 0.164  ; 0.164        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[9]|datac               ;
; 0.165  ; 0.165        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[14]|datac              ;
; 0.165  ; 0.165        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[15]|datac              ;
; 0.165  ; 0.165        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[7]|datac               ;
; 0.165  ; 0.165        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|writeDir_32[8]|datac               ;
; 0.167  ; 0.167        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[9]          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[14]         ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[15]         ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[7]          ;
; 0.168  ; 0.168        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|writeDir_32[8]          ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2clkctrl|inclk[0]    ;
; 0.176  ; 0.176        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]~2clkctrl|outclk      ;
; 0.200  ; 0.200        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[11]          ;
; 0.201  ; 0.201        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[14]          ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[13]          ;
; 0.204  ; 0.204        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[11]|datad               ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[0]           ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[2]           ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[3]           ;
; 0.205  ; 0.205        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[14]|datad               ;
; 0.205  ; 0.205        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[15]          ;
; 0.205  ; 0.205        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[1]           ;
; 0.205  ; 0.205        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[4]           ;
; 0.205  ; 0.205        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[7]           ;
; 0.206  ; 0.206        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[13]|datad               ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[5]           ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[6]           ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[8]           ;
; 0.208  ; 0.208        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]|datad                ;
; 0.208  ; 0.208        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[12]|datac               ;
; 0.208  ; 0.208        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[2]|datad                ;
; 0.208  ; 0.208        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[3]|datad                ;
; 0.209  ; 0.209        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]|datad               ;
; 0.209  ; 0.209        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[1]|datad                ;
; 0.209  ; 0.209        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[4]|datad                ;
; 0.209  ; 0.209        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[7]|datad                ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[10]|datac               ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[5]|datad                ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[6]|datad                ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[8]|datad                ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAM_controller|readDir_32[9]|datac                ;
; 0.211  ; 0.211        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[12]          ;
; 0.213  ; 0.213        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[10]          ;
; 0.213  ; 0.213        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; SW[0]~input|i                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; SW[0]~input|i                                     ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[10]          ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[9]           ;
; 0.756  ; 0.756        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[12]          ;
; 0.757  ; 0.757        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[10]|datac               ;
; 0.757  ; 0.757        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[15]|datad               ;
; 0.757  ; 0.757        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[7]|datad                ;
; 0.757  ; 0.757        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[9]|datac                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[0]|datad                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[1]|datad                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[2]|datad                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[3]|datad                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[4]|datad                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[5]|datad                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[6]|datad                ;
; 0.758  ; 0.758        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[8]|datad                ;
; 0.759  ; 0.759        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[12]|datac               ;
; 0.761  ; 0.761        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[13]|datad               ;
; 0.761  ; 0.761        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[14]|datad               ;
; 0.762  ; 0.762        ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAM_controller|readDir_32[11]|datad               ;
; 0.762  ; 0.762        ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAMs_drive:RAM_controller|readDir_32[15]          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'RAMs_drive:RAM_controller|v_count_write[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]|datad      ;
; -0.802 ; -0.802       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2] ;
; -0.778 ; -0.778       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|combout  ;
; -0.626 ; -0.626       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|combout  ;
; -0.602 ; -0.602       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2] ;
; -0.598 ; -0.598       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]|datad      ;
; -0.392 ; -0.392       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; -0.389 ; -0.389       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]|datac      ;
; -0.335 ; -0.335       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|combout ;
; -0.282 ; -0.282       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; -0.279 ; -0.279       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]|datac      ;
; -0.264 ; -0.264       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|combout ;
; -0.250 ; -0.250       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4] ;
; -0.247 ; -0.247       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]|datac      ;
; -0.230 ; -0.230       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|combout  ;
; -0.226 ; -0.226       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|combout  ;
; -0.213 ; -0.213       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]|datac      ;
; -0.210 ; -0.210       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; -0.150 ; -0.150       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|dataa    ;
; -0.132 ; -0.132       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|combout  ;
; -0.131 ; -0.131       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|combout  ;
; -0.123 ; -0.123       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datac    ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datac    ;
; -0.111 ; -0.111       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]|datac      ;
; -0.108 ; -0.108       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4] ;
; -0.102 ; -0.102       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|combout            ;
; -0.095 ; -0.095       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|combout            ;
; -0.091 ; -0.091       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]~5|combout  ;
; -0.084 ; -0.084       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]|datac      ;
; -0.084 ; -0.084       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datac   ;
; -0.081 ; -0.081       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; -0.079 ; -0.079       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|combout            ;
; -0.071 ; -0.071       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]|datac      ;
; -0.068 ; -0.068       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[5] ;
; -0.064 ; -0.064       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]~7|combout  ;
; -0.063 ; -0.063       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|combout            ;
; -0.055 ; -0.055       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[5] ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]|datac      ;
; -0.050 ; -0.050       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|combout            ;
; -0.041 ; -0.041       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1] ;
; -0.036 ; -0.036       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]|datad      ;
; -0.031 ; -0.031       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datac    ;
; -0.031 ; -0.031       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[5]~5|combout  ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|combout            ;
; -0.013 ; -0.013       ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]|datad      ;
; -0.011 ; -0.011       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|combout            ;
; -0.009 ; -0.009       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[1] ;
; -0.006 ; -0.006       ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|combout            ;
; 0.000  ; 0.000        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datac    ;
; 0.010  ; 0.010        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datac   ;
; 0.015  ; 0.015        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[1]~7|combout  ;
; 0.062  ; 0.062        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|dataa    ;
; 0.077  ; 0.077        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]|datad      ;
; 0.082  ; 0.082        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; 0.096  ; 0.096        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.097  ; 0.097        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]|datac      ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~9|combout  ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|combout  ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; 0.125  ; 0.125        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|combout  ;
; 0.128  ; 0.128        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]|datad      ;
; 0.131  ; 0.131        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]|datad      ;
; 0.136  ; 0.136        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7] ;
; 0.149  ; 0.149        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]|datac      ;
; 0.150  ; 0.150        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]|datad      ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.157  ; 0.157        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~9|combout  ;
; 0.263  ; 0.263        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[3] ;
; 0.266  ; 0.266        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]|datac      ;
; 0.320  ; 0.320        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~4|combout            ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~6|combout            ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[1]~7|dataa    ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~4|datad              ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~6|datad              ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[2]~3|datad    ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[0]~8|datad    ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~0|combout            ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]~1|combout  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[4]~6|datad    ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[7]~9|dataa    ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[0] ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[0]|datac      ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~0|datab              ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[7]~9|datab    ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~1|datab              ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~2|datab              ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~3|datab              ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[6]~10|datab   ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[6] ;
; 0.430  ; 0.430        ; 0.000          ; High Pulse Width ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Decoder1~2|combout            ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~5|datab              ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Decoder1~7|datab              ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Fall       ; RAM_controller|Parity_register[6]|datac      ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[3]~1|dataa    ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|Parity_register[5]~5|dataa    ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; RAMs_drive:RAM_controller|v_count_write[0] ; Rise       ; RAM_controller|write_couters~0|combout       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.584  ; 9.584        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.586  ; 9.586        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.629  ; 9.629        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.373 ; 10.373       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.604 ; 19.820       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 19.604 ; 19.820       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 19.604 ; 19.820       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ;
; 19.619 ; 19.849       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 19.619 ; 19.849       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 19.620 ; 19.850       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 19.621 ; 19.851       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.622 ; 19.852       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.623 ; 19.853       ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 19.642 ; 19.872       ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_24M|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ;
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ;
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ;
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ;
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ;
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ;
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ;
; 639.742 ; 639.958      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ;
; 639.745 ; 639.961      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ;
; 639.745 ; 639.961      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ;
; 639.745 ; 639.961      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ;
; 639.745 ; 639.961      ; 0.216          ; High Pulse Width ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ;
; 639.749 ; 639.979      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; 639.749 ; 639.979      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_address_reg0 ;
; 639.750 ; 639.980      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_address_reg0 ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; 639.751 ; 639.981      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; 639.752 ; 639.982      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_datain_reg0  ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 639.753 ; 639.983      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 639.754 ; 639.984      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 639.754 ; 639.984      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 639.754 ; 639.984      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 639.754 ; 639.984      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 639.754 ; 639.984      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 639.754 ; 639.984      ; 0.230          ; Low Pulse Width  ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
+---------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 3.256 ; 3.980 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 2.048 ; 2.351 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 3.256 ; 3.980 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 4.514 ; 5.337 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 3.405 ; 3.609 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 3.081 ; 3.414 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 4.514 ; 5.337 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 4.459 ; 5.312 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 2.641 ; 2.951 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 4.459 ; 5.312 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 2.554 ; 3.290 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 3.117 ; 3.942 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 3.342 ; 4.269 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 2.258 ; 2.935 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 3.696 ; 4.451 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 3.696 ; 4.451 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 2.803 ; 3.600 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 0.929 ; 1.295 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 2.803 ; 3.600 ; Rise       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.172 ; -1.541 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.172 ; -1.541 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -1.909 ; -2.496 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -0.864 ; -1.154 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.161 ; -1.538 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -0.864 ; -1.154 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -2.382 ; -3.021 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.412 ; -1.838 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.427 ; -1.838 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.247 ; -3.972 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -1.528 ; -2.159 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -1.637 ; -2.289 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -1.576 ; -2.228 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -1.412 ; -2.035 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.857 ; -2.448 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.857 ; -2.448 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.178  ; 0.819  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.178  ; 0.819  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.025 ; -0.682 ; Rise       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.521 ; 2.601 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.289 ; 2.354 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.488 ; 2.541 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.212 ; 2.284 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.521 ; 2.601 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.406 ; 3.606 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.483 ; 2.541 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.406 ; 3.606 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.524 ; 2.592 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.334 ; 2.370 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.478 ; 2.534 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.478 ; 2.534 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.462 ; 2.502 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.341 ; 2.378 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.367 ; 2.450 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.948 ; 2.018 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.020 ; 2.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.218 ; 2.268 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.948 ; 2.018 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.245 ; 2.321 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.070 ; 2.104 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.213 ; 2.268 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.133 ; 3.330 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.253 ; 2.318 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.070 ; 2.104 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.077 ; 2.112 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.208 ; 2.262 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.194 ; 2.231 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.077 ; 2.112 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.095 ; 2.174 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                     ; -9.811    ; -2.427  ; -2.787   ; 0.464   ; -3.000              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -9.811    ; 0.179   ; -2.787   ; 0.571   ; 19.604              ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -6.393    ; -0.441  ; -1.933   ; 0.464   ; 639.736             ;
;  CLOCK_50                                            ; N/A       ; N/A     ; N/A      ; N/A     ; 9.584               ;
;  RAMs_drive:RAM_controller|v_count_write[0]          ; -2.277    ; -1.681  ; N/A      ; N/A     ; -1.764              ;
;  SW[0]                                               ; -3.636    ; -2.427  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                      ; -1389.509 ; -51.861 ; -159.925 ; 0.0     ; -45.935             ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0]   ; -700.630  ; 0.000   ; -125.507 ; 0.000   ; 0.000               ;
;  CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; -592.357  ; -1.224  ; -34.418  ; 0.000   ; 0.000               ;
;  CLOCK_50                                            ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  RAMs_drive:RAM_controller|v_count_write[0]          ; -15.075   ; -9.410  ; N/A      ; N/A     ; -42.935             ;
;  SW[0]                                               ; -81.447   ; -41.765 ; N/A      ; N/A     ; -3.000              ;
+------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 5.812 ; 6.340 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 3.643 ; 3.670 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 5.812 ; 6.340 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 8.079 ; 8.614 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; 5.917 ; 5.937 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; 5.300 ; 5.389 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; 8.079 ; 8.614 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; 7.931 ; 8.472 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.542 ; 4.692 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.931 ; 8.472 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 4.387 ; 4.940 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 5.306 ; 5.871 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 5.687 ; 6.281 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 3.926 ; 4.402 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 6.569 ; 7.049 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 6.569 ; 7.049 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 5.281 ; 5.810 ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.880 ; 2.042 ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; 5.281 ; 5.810 ; Rise       ; SW[0]                                               ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.172 ; -1.541 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.172 ; -1.541 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -1.909 ; -2.496 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -0.864 ; -1.154 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]    ; CLOCK_50   ; -1.161 ; -1.538 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[1]    ; CLOCK_50   ; -0.864 ; -1.154 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[2]    ; CLOCK_50   ; -2.382 ; -3.021 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]     ; CLOCK_50   ; -1.412 ; -1.838 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.427 ; -1.838 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.247 ; -3.972 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -1.528 ; -2.159 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -1.637 ; -2.289 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -1.576 ; -2.228 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -1.412 ; -2.035 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.857 ; -2.448 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -1.857 ; -2.448 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; SW[0]      ; 1.836  ; 1.727  ; Rise       ; SW[0]                                               ;
;  SW[0]    ; SW[0]      ; 1.836  ; 1.727  ; Rise       ; SW[0]                                               ;
;  SW[2]    ; SW[0]      ; -0.025 ; -0.551 ; Rise       ; SW[0]                                               ;
+-----------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.293 ; 4.282 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.879 ; 3.906 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 4.138 ; 4.158 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.773 ; 3.759 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.293 ; 4.282 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.537 ; 5.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 4.152 ; 4.168 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.537 ; 5.650 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 4.207 ; 4.240 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.883 ; 3.899 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.145 ; 4.164 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.145 ; 4.164 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.106 ; 4.113 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.896 ; 3.915 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.043 ; 4.025 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.948 ; 2.018 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.020 ; 2.082 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.218 ; 2.268 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 1.948 ; 2.018 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.245 ; 2.321 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.070 ; 2.104 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.213 ; 2.268 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.133 ; 3.330 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.253 ; 2.318 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.070 ; 2.104 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.077 ; 2.112 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.208 ; 2.262 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.194 ; 2.231 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.077 ; 2.112 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.095 ; 2.174 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 2302     ; 234      ; 14700    ; 64       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 192      ; 192      ; 0        ; 0        ;
; SW[0]                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 12       ; 12       ; 711      ; 100      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 2432     ; 0        ; 296      ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 14       ; 14       ;
; SW[0]                                               ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 928      ; 128      ; 0        ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; 0        ; 144      ; 0        ; 144      ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0]          ; 16       ; 16       ; 16       ; 16       ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]                                               ; 11433    ; 0        ; 0        ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 0        ; 3837     ; 0        ; 0        ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; SW[0]                                               ; 289      ; 289      ; 0        ; 0        ;
; SW[0]                                               ; SW[0]                                               ; 115      ; 115      ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 2302     ; 234      ; 14700    ; 64       ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 192      ; 192      ; 0        ; 0        ;
; SW[0]                                               ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 12       ; 12       ; 711      ; 100      ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 2432     ; 0        ; 296      ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 14       ; 14       ;
; SW[0]                                               ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 928      ; 128      ; 0        ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; RAMs_drive:RAM_controller|v_count_write[0]          ; 0        ; 144      ; 0        ; 144      ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; RAMs_drive:RAM_controller|v_count_write[0]          ; 16       ; 16       ; 16       ; 16       ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; SW[0]                                               ; 11433    ; 0        ; 0        ; 0        ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                               ; 0        ; 3837     ; 0        ; 0        ;
; RAMs_drive:RAM_controller|v_count_write[0]          ; SW[0]                                               ; 289      ; 289      ; 0        ; 0        ;
; SW[0]                                               ; SW[0]                                               ; 115      ; 115      ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; SW[0]      ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 54       ; 54       ; 0        ; 0        ;
; SW[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 20       ; 20       ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; SW[0]      ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; 54       ; 54       ; 0        ; 0        ;
; SW[0]      ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 20       ; 20       ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 362   ; 362  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Jun 08 16:38:11 2024
Info: Command: quartus_sta RAMCore2 -c RAMCore2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 40 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RAMCore2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
    Info (332105): create_clock -period 1.000 -name RAMs_drive:RAM_controller|v_count_write[0] RAMs_drive:RAM_controller|v_count_write[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: RAM_controller|Par_Reg~0  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Par_Reg~1  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[0]~8  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[1]~7  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[2]~3  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[4]~6  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[5]~5  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[6]~10  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.811            -700.630 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.393            -592.357 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.636             -81.447 SW[0] 
    Info (332119):    -2.277             -15.075 RAMs_drive:RAM_controller|v_count_write[0] 
Info (332146): Worst-case hold slack is -2.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.427             -41.765 SW[0] 
    Info (332119):    -1.681              -9.410 RAMs_drive:RAM_controller|v_count_write[0] 
    Info (332119):    -0.388              -0.686 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.342               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.787            -125.507 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.933             -34.418 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.024
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.024               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.086               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 SW[0] 
    Info (332119):    -1.764             -42.935 RAMs_drive:RAM_controller|v_count_write[0] 
    Info (332119):     9.824               0.000 CLOCK_50 
    Info (332119):    19.622               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.736               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: RAM_controller|Par_Reg~0  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Par_Reg~1  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[0]~8  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[1]~7  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[2]~3  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[4]~6  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[5]~5  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[6]~10  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.797            -625.317 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.692            -524.438 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.379             -72.287 SW[0] 
    Info (332119):    -2.111             -13.777 RAMs_drive:RAM_controller|v_count_write[0] 
Info (332146): Worst-case hold slack is -2.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.074             -36.126 SW[0] 
    Info (332119):    -1.512              -8.309 RAMs_drive:RAM_controller|v_count_write[0] 
    Info (332119):    -0.441              -1.224 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.297               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.483            -111.508 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.694             -30.076 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.931               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.934               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 SW[0] 
    Info (332119):    -1.500             -35.537 RAMs_drive:RAM_controller|v_count_write[0] 
    Info (332119):     9.784               0.000 CLOCK_50 
    Info (332119):    19.610               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.740               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: RAM_controller|Par_Reg~0  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Par_Reg~1  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[0]~8  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[1]~7  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[2]~3  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[4]~6  from: datab  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[5]~5  from: datac  to: combout
    Info (332098): Cell: RAM_controller|Parity_register[6]~10  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK_24M|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: CLK_24M|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.711            -407.231 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.377            -309.962 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.166             -42.225 SW[0] 
    Info (332119):    -1.095              -6.377 RAMs_drive:RAM_controller|v_count_write[0] 
Info (332146): Worst-case hold slack is -1.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.643             -30.201 SW[0] 
    Info (332119):    -0.918              -5.251 RAMs_drive:RAM_controller|v_count_write[0] 
    Info (332119):    -0.297              -0.861 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.957             -91.567 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.227             -21.990 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.464               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.571               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -3.000 SW[0] 
    Info (332119):    -0.807              -9.639 RAMs_drive:RAM_controller|v_count_write[0] 
    Info (332119):     9.584               0.000 CLOCK_50 
    Info (332119):    19.604               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   639.742               0.000 CLK_24M|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Sat Jun 08 16:38:14 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


