#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x182ed90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1821d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1830150 .functor NOT 1, L_0x186fac0, C4<0>, C4<0>, C4<0>;
L_0x186f8a0 .functor XOR 298, L_0x186f580, L_0x186f7d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x186f9b0 .functor XOR 298, L_0x186f8a0, L_0x186f910, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x186cbc0_0 .net *"_ivl_10", 297 0, L_0x186f8a0;  1 drivers
v0x186ccc0_0 .net *"_ivl_12", 297 0, L_0x186f910;  1 drivers
v0x186cda0_0 .net *"_ivl_14", 297 0, L_0x186f9b0;  1 drivers
v0x186ce60_0 .net *"_ivl_4", 297 0, L_0x186f4e0;  1 drivers
v0x186cf40_0 .net *"_ivl_6", 297 0, L_0x186f580;  1 drivers
v0x186d070_0 .net *"_ivl_8", 297 0, L_0x186f7d0;  1 drivers
v0x186d150_0 .var "clk", 0 0;
v0x186d1f0_0 .net "in", 99 0, v0x186b800_0;  1 drivers
v0x186d290_0 .net "out_any_dut", 99 1, L_0x186f3f0;  1 drivers
v0x186d400_0 .net "out_any_ref", 99 1, L_0x186e1f0;  1 drivers
v0x186d4c0_0 .net "out_both_dut", 98 0, L_0x186eba0;  1 drivers
v0x186d590_0 .net "out_both_ref", 98 0, L_0x186dde0;  1 drivers
v0x186d660_0 .net "out_different_dut", 99 0, L_0x186efc0;  1 drivers
v0x186d730_0 .net "out_different_ref", 99 0, L_0x186e750;  1 drivers
v0x186d800_0 .var/2u "stats1", 287 0;
v0x186d8c0_0 .var/2u "strobe", 0 0;
v0x186d980_0 .net "tb_match", 0 0, L_0x186fac0;  1 drivers
v0x186da50_0 .net "tb_mismatch", 0 0, L_0x1830150;  1 drivers
E_0x1835080/0 .event negedge, v0x186b720_0;
E_0x1835080/1 .event posedge, v0x186b720_0;
E_0x1835080 .event/or E_0x1835080/0, E_0x1835080/1;
L_0x186f3f0 .part L_0x186ed10, 0, 99;
L_0x186f4e0 .concat [ 100 99 99 0], L_0x186e750, L_0x186e1f0, L_0x186dde0;
L_0x186f580 .concat [ 100 99 99 0], L_0x186e750, L_0x186e1f0, L_0x186dde0;
L_0x186f7d0 .concat [ 100 99 99 0], L_0x186efc0, L_0x186f3f0, L_0x186eba0;
L_0x186f910 .concat [ 100 99 99 0], L_0x186e750, L_0x186e1f0, L_0x186dde0;
L_0x186fac0 .cmp/eeq 298, L_0x186f4e0, L_0x186f9b0;
S_0x1821aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1821d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x186dd20 .functor AND 100, v0x186b800_0, L_0x186dbe0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x186e130 .functor OR 100, v0x186b800_0, L_0x186dff0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x186e750 .functor XOR 100, v0x186b800_0, L_0x186e610, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x183bd70_0 .net *"_ivl_1", 98 0, L_0x186db40;  1 drivers
v0x186a790_0 .net *"_ivl_11", 98 0, L_0x186df20;  1 drivers
v0x186a870_0 .net *"_ivl_12", 99 0, L_0x186dff0;  1 drivers
L_0x7fb9aa4e8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x186a930_0 .net *"_ivl_15", 0 0, L_0x7fb9aa4e8060;  1 drivers
v0x186aa10_0 .net *"_ivl_16", 99 0, L_0x186e130;  1 drivers
v0x186ab40_0 .net *"_ivl_2", 99 0, L_0x186dbe0;  1 drivers
v0x186ac20_0 .net *"_ivl_21", 0 0, L_0x186e370;  1 drivers
v0x186ad00_0 .net *"_ivl_23", 98 0, L_0x186e520;  1 drivers
v0x186ade0_0 .net *"_ivl_24", 99 0, L_0x186e610;  1 drivers
L_0x7fb9aa4e8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x186af50_0 .net *"_ivl_5", 0 0, L_0x7fb9aa4e8018;  1 drivers
v0x186b030_0 .net *"_ivl_6", 99 0, L_0x186dd20;  1 drivers
v0x186b110_0 .net "in", 99 0, v0x186b800_0;  alias, 1 drivers
v0x186b1f0_0 .net "out_any", 99 1, L_0x186e1f0;  alias, 1 drivers
v0x186b2d0_0 .net "out_both", 98 0, L_0x186dde0;  alias, 1 drivers
v0x186b3b0_0 .net "out_different", 99 0, L_0x186e750;  alias, 1 drivers
L_0x186db40 .part v0x186b800_0, 1, 99;
L_0x186dbe0 .concat [ 99 1 0 0], L_0x186db40, L_0x7fb9aa4e8018;
L_0x186dde0 .part L_0x186dd20, 0, 99;
L_0x186df20 .part v0x186b800_0, 1, 99;
L_0x186dff0 .concat [ 99 1 0 0], L_0x186df20, L_0x7fb9aa4e8060;
L_0x186e1f0 .part L_0x186e130, 0, 99;
L_0x186e370 .part v0x186b800_0, 0, 1;
L_0x186e520 .part v0x186b800_0, 1, 99;
L_0x186e610 .concat [ 99 1 0 0], L_0x186e520, L_0x186e370;
S_0x186b510 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1821d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x186b720_0 .net "clk", 0 0, v0x186d150_0;  1 drivers
v0x186b800_0 .var "in", 99 0;
v0x186b8c0_0 .net "tb_match", 0 0, L_0x186fac0;  alias, 1 drivers
E_0x1834c00 .event posedge, v0x186b720_0;
E_0x1835510 .event negedge, v0x186b720_0;
S_0x186b9c0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1821d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x186eae0 .functor AND 100, v0x186b800_0, L_0x186e9a0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x186ed10 .functor OR 100, v0x186b800_0, L_0x186e9a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x186ef00 .functor XOR 99, L_0x186ed80, L_0x186ee20, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x186f290 .functor XOR 1, L_0x186f100, L_0x186f1f0, C4<0>, C4<0>;
v0x186bc30_0 .net *"_ivl_1", 98 0, L_0x186e860;  1 drivers
v0x186bcf0_0 .net *"_ivl_15", 98 0, L_0x186ed80;  1 drivers
v0x186bdd0_0 .net *"_ivl_17", 98 0, L_0x186ee20;  1 drivers
v0x186bec0_0 .net *"_ivl_18", 98 0, L_0x186ef00;  1 drivers
v0x186bfa0_0 .net *"_ivl_24", 0 0, L_0x186f100;  1 drivers
v0x186c0d0_0 .net *"_ivl_26", 0 0, L_0x186f1f0;  1 drivers
v0x186c1b0_0 .net *"_ivl_27", 0 0, L_0x186f290;  1 drivers
v0x186c290_0 .net *"_ivl_3", 0 0, L_0x186e900;  1 drivers
v0x186c370_0 .net *"_ivl_6", 99 0, L_0x186eae0;  1 drivers
v0x186c4e0_0 .net "in", 99 0, v0x186b800_0;  alias, 1 drivers
v0x186c5a0_0 .net "out_any", 99 0, L_0x186ed10;  1 drivers
v0x186c680_0 .net "out_both", 98 0, L_0x186eba0;  alias, 1 drivers
v0x186c760_0 .net "out_different", 99 0, L_0x186efc0;  alias, 1 drivers
v0x186c840_0 .net "shifted_in", 99 0, L_0x186e9a0;  1 drivers
L_0x186e860 .part v0x186b800_0, 0, 99;
L_0x186e900 .part v0x186b800_0, 99, 1;
L_0x186e9a0 .concat [ 1 99 0 0], L_0x186e900, L_0x186e860;
L_0x186eba0 .part L_0x186eae0, 0, 99;
L_0x186ed80 .part v0x186b800_0, 1, 99;
L_0x186ee20 .part L_0x186e9a0, 0, 99;
L_0x186efc0 .concat8 [ 1 99 0 0], L_0x186f290, L_0x186ef00;
L_0x186f100 .part v0x186b800_0, 0, 1;
L_0x186f1f0 .part L_0x186e9a0, 99, 1;
S_0x186c9a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1821d00;
 .timescale -12 -12;
E_0x181ea20 .event anyedge, v0x186d8c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x186d8c0_0;
    %nor/r;
    %assign/vec4 v0x186d8c0_0, 0;
    %wait E_0x181ea20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x186b510;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x186b800_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1835510;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x186b800_0, 0;
    %wait E_0x1834c00;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x186b800_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1821d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186d8c0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1821d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x186d150_0;
    %inv;
    %store/vec4 v0x186d150_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1821d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x186b720_0, v0x186da50_0, v0x186d1f0_0, v0x186d590_0, v0x186d4c0_0, v0x186d400_0, v0x186d290_0, v0x186d730_0, v0x186d660_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1821d00;
T_5 ;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x186d800_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1821d00;
T_6 ;
    %wait E_0x1835080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186d800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
    %load/vec4 v0x186d980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186d800_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x186d590_0;
    %load/vec4 v0x186d590_0;
    %load/vec4 v0x186d4c0_0;
    %xor;
    %load/vec4 v0x186d590_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x186d400_0;
    %load/vec4 v0x186d400_0;
    %load/vec4 v0x186d290_0;
    %xor;
    %load/vec4 v0x186d400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x186d730_0;
    %load/vec4 v0x186d730_0;
    %load/vec4 v0x186d660_0;
    %xor;
    %load/vec4 v0x186d730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x186d800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186d800_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/machine/gatesv100/iter2/response3/top_module.sv";
