<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="fpga">
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga|control:inst20|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_pvl.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga|control:inst20|lpm_divide:Div1" CBX_FILE_NAME="lpm_divide_pvl.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga|control:inst20|lpm_divide:Mod0" CBX_FILE_NAME="lpm_divide_vnl.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|fpga|control:inst20|lpm_divide:Mod1" CBX_FILE_NAME="lpm_divide_vnl.tdf"/>
	</PROJECT>
</LOG_ROOT>
